Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat May 25 11:32:42 2024
| Host         : mecha-1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file calculator_timing_summary_routed.rpt -pb calculator_timing_summary_routed.pb -rpx calculator_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  17          
TIMING-20  Warning   Non-clocked latch              499         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2361)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (499)
5. checking no_input_delay (20)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2361)
---------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: loadExtPort (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: multExtPort (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: resetExtPort (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: subExtPort (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: sumExtPort (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: controller/FSM_onehot_cs_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: controller/FSM_onehot_cs_reg[10]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: controller/FSM_onehot_cs_reg[11]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: controller/FSM_onehot_cs_reg[12]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: controller/FSM_onehot_cs_reg[13]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: controller/FSM_onehot_cs_reg[14]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: controller/FSM_onehot_cs_reg[15]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: controller/FSM_onehot_cs_reg[16]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: controller/FSM_onehot_cs_reg[17]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: controller/FSM_onehot_cs_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: controller/FSM_onehot_cs_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: controller/FSM_onehot_cs_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: controller/FSM_onehot_cs_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: controller/FSM_onehot_cs_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: controller/FSM_onehot_cs_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: controller/FSM_onehot_cs_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: controller/FSM_onehot_cs_reg[8]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: controller/FSM_onehot_cs_reg[9]/Q (HIGH)

 There are 464 register/latch pins with no clock driven by root clock pin: toNum/FSM_sequential_cs_reg[0]/Q (HIGH)

 There are 464 register/latch pins with no clock driven by root clock pin: toNum/FSM_sequential_cs_reg[1]/Q (HIGH)

 There are 464 register/latch pins with no clock driven by root clock pin: toNum/FSM_sequential_cs_reg[2]/Q (HIGH)

 There are 464 register/latch pins with no clock driven by root clock pin: toOp/FSM_onehot_cs_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: transmitter/toOout/FSM_sequential_cs_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: transmitter/toOout/FSM_sequential_cs_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: transmitter/toOout/FSM_sequential_cs_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: transmitter/tr/bitCtr_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: transmitter/tr/bitCtr_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: transmitter/tr/bitCtr_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: transmitter/tr/bitCtr_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: transmitter/tr/bitCtr_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (499)
--------------------------------------------------
 There are 499 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.752       -2.815                      9                 1672        0.078        0.000                      0                 1672        4.500        0.000                       0                   639  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.752       -2.815                      9                 1672        0.078        0.000                      0                 1672        4.500        0.000                       0                   639  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            9  Failing Endpoints,  Worst Slack       -0.752ns,  Total Violation       -2.815ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.752ns  (required time - arrival time)
  Source:                 toNum/intData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toNum/dig_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.719ns  (logic 5.756ns (53.700%)  route 4.963ns (46.300%))
  Logic Levels:           19  (CARRY4=9 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.545     5.066    toNum/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  toNum/intData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  toNum/intData_reg[7]/Q
                         net (fo=57, routed)          0.854     6.377    toNum/intData_reg_n_0_[7]
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.501 r  toNum/dig[0]_i_102/O
                         net (fo=1, routed)           0.000     6.501    toNum/dig[0]_i_102_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.899 r  toNum/dig_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.899    toNum/dig_reg[0]_i_78_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  toNum/dig_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.013    toNum/dig_reg[0]_i_48_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.347 r  toNum/dig_reg[3]_i_45/O[1]
                         net (fo=4, routed)           0.439     7.785    toNum/dig_reg[3]_i_45_n_6
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.303     8.088 f  toNum/dig[3]_i_47/O
                         net (fo=2, routed)           0.315     8.404    toNum/dig[3]_i_47_n_0
    SLICE_X44Y28         LUT5 (Prop_lut5_I1_O)        0.124     8.528 r  toNum/dig[3]_i_20/O
                         net (fo=2, routed)           0.679     9.206    toNum/dig[3]_i_20_n_0
    SLICE_X42Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.330 r  toNum/dig[3]_i_24/O
                         net (fo=1, routed)           0.000     9.330    toNum/dig[3]_i_24_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.843 r  toNum/dig_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.843    toNum/dig_reg[3]_i_9_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.062 r  toNum/dig_reg[3]_i_108/O[0]
                         net (fo=9, routed)           0.625    10.687    toNum_n_46
    SLICE_X43Y29         LUT3 (Prop_lut3_I2_O)        0.295    10.982 r  dig[3]_i_103/O
                         net (fo=1, routed)           0.511    11.494    dig[3]_i_103_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.020 r  dig_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    12.020    dig_reg[3]_i_53_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.242 r  dig_reg[3]_i_26/O[0]
                         net (fo=3, routed)           0.615    12.856    toNum/dig[0]_i_3_0[0]
    SLICE_X44Y31         LUT4 (Prop_lut4_I1_O)        0.299    13.155 r  toNum/dig[3]_i_95/O
                         net (fo=1, routed)           0.000    13.155    toNum/dig[3]_i_95_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.556 r  toNum/dig_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    13.556    toNum/dig_reg[3]_i_50_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.827 f  toNum/dig_reg[3]_i_25/CO[0]
                         net (fo=3, routed)           0.507    14.334    toNum/dig_reg[3]_i_25_n_3
    SLICE_X39Y33         LUT4 (Prop_lut4_I3_O)        0.373    14.707 r  toNum/dig[1]_i_5/O
                         net (fo=1, routed)           0.154    14.861    toNum/dig[1]_i_5_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124    14.985 r  toNum/dig[1]_i_3/O
                         net (fo=1, routed)           0.000    14.985    toNum/dig[1]_i_3_n_0
    SLICE_X39Y33         MUXF7 (Prop_muxf7_I0_O)      0.238    15.223 r  toNum/dig_reg[1]_i_2/O
                         net (fo=1, routed)           0.264    15.487    toNum/dig_reg[1]_i_2_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.298    15.785 r  toNum/dig[1]_i_1/O
                         net (fo=1, routed)           0.000    15.785    toNum/dig[1]_i_1_n_0
    SLICE_X39Y33         FDRE                                         r  toNum/dig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.438    14.779    toNum/clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  toNum/dig_reg[1]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X39Y33         FDRE (Setup_fdre_C_D)        0.029    15.033    toNum/dig_reg[1]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -15.785    
  -------------------------------------------------------------------
                         slack                                 -0.752    

Slack (VIOLATED) :        -0.458ns  (required time - arrival time)
  Source:                 toNum/intData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toNum/intData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.357ns  (logic 5.086ns (49.107%)  route 5.271ns (50.893%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.548     5.069    toNum/clk_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  toNum/intData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 f  toNum/intData_reg[1]/Q
                         net (fo=44, routed)          0.752     6.277    toNum/intData_reg_n_0_[1]
    SLICE_X36Y25         LUT1 (Prop_lut1_I0_O)        0.124     6.401 r  toNum/intData[3]_i_141/O
                         net (fo=1, routed)           0.000     6.401    toNum/intData[3]_i_141_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.951 r  toNum/intData_reg[3]_i_133/CO[3]
                         net (fo=1, routed)           0.000     6.951    toNum/intData_reg[3]_i_133_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.065 r  toNum/intData_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000     7.065    toNum/intData_reg[3]_i_134_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  toNum/intData_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000     7.179    toNum/intData_reg[3]_i_114_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.513 r  toNum/intData_reg[3]_i_86/O[1]
                         net (fo=3, routed)           0.680     8.193    toNum/intData_reg[3]_i_86_n_6
    SLICE_X32Y28         LUT3 (Prop_lut3_I1_O)        0.303     8.496 f  toNum/intData[3]_i_89/O
                         net (fo=2, routed)           0.173     8.669    toNum/intData[3]_i_89_n_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124     8.793 r  toNum/intData[3]_i_58/O
                         net (fo=2, routed)           0.412     9.205    toNum/intData[3]_i_58_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.329 r  toNum/intData[3]_i_62/O
                         net (fo=1, routed)           0.000     9.329    toNum/intData[3]_i_62_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.861 r  toNum/intData_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.861    toNum/intData_reg[3]_i_44_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.195 r  toNum/intData_reg[3]_i_64/O[1]
                         net (fo=3, routed)           0.725    10.920    toNum_n_25
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.303    11.223 r  intData[3]_i_95/O
                         net (fo=1, routed)           0.000    11.223    intData[3]_i_95_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.475 r  intData_reg[3]_i_63/O[0]
                         net (fo=1, routed)           0.307    11.782    toNum/intData_reg[3]_i_39_0[0]
    SLICE_X34Y27         LUT2 (Prop_lut2_I1_O)        0.295    12.077 r  toNum/intData[3]_i_47/O
                         net (fo=1, routed)           0.000    12.077    toNum/intData[3]_i_47_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.655 f  toNum/intData_reg[3]_i_39/O[2]
                         net (fo=5, routed)           0.984    13.639    toNum/intData_reg[3]_i_39_n_5
    SLICE_X35Y22         LUT6 (Prop_lut6_I4_O)        0.301    13.940 f  toNum/intData[5]_i_5/O
                         net (fo=1, routed)           0.263    14.203    toNum/intData[5]_i_5_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I2_O)        0.124    14.327 r  toNum/intData[5]_i_2/O
                         net (fo=1, routed)           0.472    14.799    toNum/intData[5]_i_2_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I2_O)        0.124    14.923 r  toNum/intData[5]_i_1/O
                         net (fo=1, routed)           0.504    15.426    toNum/intData[5]_i_1_n_0
    SLICE_X42Y25         FDRE                                         r  toNum/intData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.430    14.771    toNum/clk_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  toNum/intData_reg[5]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X42Y25         FDRE (Setup_fdre_C_D)       -0.028    14.968    toNum/intData_reg[5]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -15.426    
  -------------------------------------------------------------------
                         slack                                 -0.458    

Slack (VIOLATED) :        -0.390ns  (required time - arrival time)
  Source:                 toNum/intData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toNum/dig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.359ns  (logic 5.344ns (51.590%)  route 5.015ns (48.410%))
  Logic Levels:           18  (CARRY4=9 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.545     5.066    toNum/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  toNum/intData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  toNum/intData_reg[7]/Q
                         net (fo=57, routed)          0.854     6.377    toNum/intData_reg_n_0_[7]
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.501 r  toNum/dig[0]_i_102/O
                         net (fo=1, routed)           0.000     6.501    toNum/dig[0]_i_102_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.899 r  toNum/dig_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.899    toNum/dig_reg[0]_i_78_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  toNum/dig_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.013    toNum/dig_reg[0]_i_48_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.347 r  toNum/dig_reg[3]_i_45/O[1]
                         net (fo=4, routed)           0.439     7.785    toNum/dig_reg[3]_i_45_n_6
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.303     8.088 f  toNum/dig[3]_i_47/O
                         net (fo=2, routed)           0.315     8.404    toNum/dig[3]_i_47_n_0
    SLICE_X44Y28         LUT5 (Prop_lut5_I1_O)        0.124     8.528 r  toNum/dig[3]_i_20/O
                         net (fo=2, routed)           0.679     9.206    toNum/dig[3]_i_20_n_0
    SLICE_X42Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.330 r  toNum/dig[3]_i_24/O
                         net (fo=1, routed)           0.000     9.330    toNum/dig[3]_i_24_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.843 r  toNum/dig_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.843    toNum/dig_reg[3]_i_9_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.062 r  toNum/dig_reg[3]_i_108/O[0]
                         net (fo=9, routed)           0.625    10.687    toNum_n_46
    SLICE_X43Y29         LUT3 (Prop_lut3_I2_O)        0.295    10.982 r  dig[3]_i_103/O
                         net (fo=1, routed)           0.511    11.494    dig[3]_i_103_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.020 r  dig_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    12.020    dig_reg[3]_i_53_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.242 r  dig_reg[3]_i_26/O[0]
                         net (fo=3, routed)           0.615    12.856    toNum/dig[0]_i_3_0[0]
    SLICE_X44Y31         LUT4 (Prop_lut4_I1_O)        0.299    13.155 r  toNum/dig[3]_i_95/O
                         net (fo=1, routed)           0.000    13.155    toNum/dig[3]_i_95_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.556 r  toNum/dig_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    13.556    toNum/dig_reg[3]_i_50_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.827 f  toNum/dig_reg[3]_i_25/CO[0]
                         net (fo=3, routed)           0.345    14.172    toNum/dig_reg[3]_i_25_n_3
    SLICE_X42Y32         LUT5 (Prop_lut5_I0_O)        0.373    14.545 r  toNum/dig[3]_i_10/O
                         net (fo=2, routed)           0.312    14.857    toNum/dig[3]_i_10_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I4_O)        0.124    14.981 r  toNum/dig[3]_i_4/O
                         net (fo=1, routed)           0.320    15.301    toNum/dig[3]_i_4_n_0
    SLICE_X43Y33         LUT5 (Prop_lut5_I3_O)        0.124    15.425 r  toNum/dig[3]_i_1/O
                         net (fo=1, routed)           0.000    15.425    toNum/dig[3]_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  toNum/dig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.440    14.781    toNum/clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  toNum/dig_reg[3]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.029    15.035    toNum/dig_reg[3]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -15.425    
  -------------------------------------------------------------------
                         slack                                 -0.390    

Slack (VIOLATED) :        -0.367ns  (required time - arrival time)
  Source:                 toNum/intData_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toNum/intData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.263ns  (logic 4.826ns (47.025%)  route 5.437ns (52.975%))
  Logic Levels:           17  (CARRY4=7 LUT2=2 LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.549     5.070    toNum/clk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  toNum/intData_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  toNum/intData_reg[6]_replica/Q
                         net (fo=11, routed)          0.746     6.272    toNum/intData_reg_n_0_[6]_repN
    SLICE_X38Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.396 r  toNum/intData[3]_i_105/O
                         net (fo=1, routed)           0.000     6.396    toNum/intData[3]_i_105_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.929 r  toNum/intData_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.929    toNum/intData_reg[3]_i_65_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.046 r  toNum/intData_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.046    toNum/intData_reg[3]_i_49_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.361 r  toNum/intData_reg[3]_i_40/O[3]
                         net (fo=10, routed)          0.689     8.050    toNum_n_14
    SLICE_X39Y24         LUT3 (Prop_lut3_I2_O)        0.307     8.357 r  intData[6]_i_15/O
                         net (fo=2, routed)           0.440     8.797    intData[6]_i_15_n_0
    SLICE_X39Y25         LUT4 (Prop_lut4_I0_O)        0.124     8.921 r  intData[6]_i_18/O
                         net (fo=1, routed)           0.000     8.921    intData[6]_i_18_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.322 r  intData_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.322    intData_reg[6]_i_13_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.544 r  intData_reg[3]_i_106/O[0]
                         net (fo=2, routed)           0.565    10.110    intData_reg[3]_i_106_n_7
    SLICE_X37Y25         LUT4 (Prop_lut4_I2_O)        0.299    10.409 r  intData[3]_i_73/O
                         net (fo=1, routed)           0.000    10.409    intData[3]_i_73_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.657 r  intData_reg[3]_i_53/O[2]
                         net (fo=1, routed)           0.560    11.216    toNum/intData_reg[3]_i_26_0[2]
    SLICE_X35Y26         LUT2 (Prop_lut2_I1_O)        0.302    11.518 r  toNum/intData[3]_i_42/O
                         net (fo=1, routed)           0.000    11.518    toNum/intData[3]_i_42_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.098 r  toNum/intData_reg[3]_i_26/O[2]
                         net (fo=3, routed)           0.506    12.604    toNum/intData_reg[3]_i_26_n_5
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.302    12.906 f  toNum/intData[3]_i_10/O
                         net (fo=5, routed)           0.514    13.420    toNum/intData[3]_i_10_n_0
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124    13.544 r  toNum/intData[6]_i_8/O
                         net (fo=1, routed)           0.484    14.027    toNum/intData[6]_i_8_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124    14.151 r  toNum/intData[6]_i_5/O
                         net (fo=1, routed)           0.436    14.587    toNum/intData[6]_i_5_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.124    14.711 r  toNum/intData[6]_i_3/O
                         net (fo=1, routed)           0.303    15.014    toNum/intData[6]_i_3_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I4_O)        0.124    15.138 r  toNum/intData[6]_i_1/O
                         net (fo=2, routed)           0.195    15.333    toNum/intData[6]_i_1_n_0
    SLICE_X40Y27         FDRE                                         r  toNum/intData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.433    14.774    toNum/clk_IBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  toNum/intData_reg[6]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X40Y27         FDRE (Setup_fdre_C_D)       -0.047    14.966    toNum/intData_reg[6]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -15.333    
  -------------------------------------------------------------------
                         slack                                 -0.367    

Slack (VIOLATED) :        -0.346ns  (required time - arrival time)
  Source:                 toNum/intData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toNum/intData_reg[2]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.207ns  (logic 5.086ns (49.829%)  route 5.121ns (50.171%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.548     5.069    toNum/clk_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  toNum/intData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 f  toNum/intData_reg[1]/Q
                         net (fo=44, routed)          0.752     6.277    toNum/intData_reg_n_0_[1]
    SLICE_X36Y25         LUT1 (Prop_lut1_I0_O)        0.124     6.401 r  toNum/intData[3]_i_141/O
                         net (fo=1, routed)           0.000     6.401    toNum/intData[3]_i_141_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.951 r  toNum/intData_reg[3]_i_133/CO[3]
                         net (fo=1, routed)           0.000     6.951    toNum/intData_reg[3]_i_133_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.065 r  toNum/intData_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000     7.065    toNum/intData_reg[3]_i_134_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  toNum/intData_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000     7.179    toNum/intData_reg[3]_i_114_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.513 r  toNum/intData_reg[3]_i_86/O[1]
                         net (fo=3, routed)           0.680     8.193    toNum/intData_reg[3]_i_86_n_6
    SLICE_X32Y28         LUT3 (Prop_lut3_I1_O)        0.303     8.496 f  toNum/intData[3]_i_89/O
                         net (fo=2, routed)           0.173     8.669    toNum/intData[3]_i_89_n_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124     8.793 r  toNum/intData[3]_i_58/O
                         net (fo=2, routed)           0.412     9.205    toNum/intData[3]_i_58_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.329 r  toNum/intData[3]_i_62/O
                         net (fo=1, routed)           0.000     9.329    toNum/intData[3]_i_62_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.861 r  toNum/intData_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.861    toNum/intData_reg[3]_i_44_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.195 r  toNum/intData_reg[3]_i_64/O[1]
                         net (fo=3, routed)           0.725    10.920    toNum_n_25
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.303    11.223 r  intData[3]_i_95/O
                         net (fo=1, routed)           0.000    11.223    intData[3]_i_95_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.475 r  intData_reg[3]_i_63/O[0]
                         net (fo=1, routed)           0.307    11.782    toNum/intData_reg[3]_i_39_0[0]
    SLICE_X34Y27         LUT2 (Prop_lut2_I1_O)        0.295    12.077 r  toNum/intData[3]_i_47/O
                         net (fo=1, routed)           0.000    12.077    toNum/intData[3]_i_47_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.655 r  toNum/intData_reg[3]_i_39/O[2]
                         net (fo=5, routed)           0.606    13.261    toNum/intData_reg[3]_i_39_n_5
    SLICE_X35Y28         LUT6 (Prop_lut6_I0_O)        0.301    13.562 f  toNum/intData[2]_i_6/O
                         net (fo=1, routed)           0.444    14.007    toNum/intData[2]_i_6_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124    14.131 r  toNum/intData[2]_i_3/O
                         net (fo=1, routed)           0.539    14.669    toNum/intData[2]_i_3_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I3_O)        0.124    14.793 r  toNum/intData[2]_i_1/O
                         net (fo=2, routed)           0.483    15.276    toNum/intData[2]_i_1_n_0
    SLICE_X45Y24         FDRE                                         r  toNum/intData_reg[2]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.431    14.772    toNum/clk_IBUF_BUFG
    SLICE_X45Y24         FDRE                                         r  toNum/intData_reg[2]_replica/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X45Y24         FDRE (Setup_fdre_C_D)       -0.067    14.930    toNum/intData_reg[2]_replica
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                         -15.276    
  -------------------------------------------------------------------
                         slack                                 -0.346    

Slack (VIOLATED) :        -0.208ns  (required time - arrival time)
  Source:                 toNum/intData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toNum/dig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.179ns  (logic 5.344ns (52.501%)  route 4.835ns (47.499%))
  Logic Levels:           18  (CARRY4=9 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.545     5.066    toNum/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  toNum/intData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  toNum/intData_reg[7]/Q
                         net (fo=57, routed)          0.854     6.377    toNum/intData_reg_n_0_[7]
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.501 r  toNum/dig[0]_i_102/O
                         net (fo=1, routed)           0.000     6.501    toNum/dig[0]_i_102_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.899 r  toNum/dig_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.899    toNum/dig_reg[0]_i_78_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  toNum/dig_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.013    toNum/dig_reg[0]_i_48_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.347 r  toNum/dig_reg[3]_i_45/O[1]
                         net (fo=4, routed)           0.439     7.785    toNum/dig_reg[3]_i_45_n_6
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.303     8.088 f  toNum/dig[3]_i_47/O
                         net (fo=2, routed)           0.315     8.404    toNum/dig[3]_i_47_n_0
    SLICE_X44Y28         LUT5 (Prop_lut5_I1_O)        0.124     8.528 r  toNum/dig[3]_i_20/O
                         net (fo=2, routed)           0.679     9.206    toNum/dig[3]_i_20_n_0
    SLICE_X42Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.330 r  toNum/dig[3]_i_24/O
                         net (fo=1, routed)           0.000     9.330    toNum/dig[3]_i_24_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.843 r  toNum/dig_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.843    toNum/dig_reg[3]_i_9_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.062 r  toNum/dig_reg[3]_i_108/O[0]
                         net (fo=9, routed)           0.625    10.687    toNum_n_46
    SLICE_X43Y29         LUT3 (Prop_lut3_I2_O)        0.295    10.982 r  dig[3]_i_103/O
                         net (fo=1, routed)           0.511    11.494    dig[3]_i_103_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.020 r  dig_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    12.020    dig_reg[3]_i_53_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.242 r  dig_reg[3]_i_26/O[0]
                         net (fo=3, routed)           0.615    12.856    toNum/dig[0]_i_3_0[0]
    SLICE_X44Y31         LUT4 (Prop_lut4_I1_O)        0.299    13.155 r  toNum/dig[3]_i_95/O
                         net (fo=1, routed)           0.000    13.155    toNum/dig[3]_i_95_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.556 r  toNum/dig_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    13.556    toNum/dig_reg[3]_i_50_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.827 f  toNum/dig_reg[3]_i_25/CO[0]
                         net (fo=3, routed)           0.345    14.172    toNum/dig_reg[3]_i_25_n_3
    SLICE_X42Y32         LUT5 (Prop_lut5_I0_O)        0.373    14.545 r  toNum/dig[3]_i_10/O
                         net (fo=2, routed)           0.301    14.846    toNum/dig[3]_i_10_n_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124    14.970 r  toNum/dig[2]_i_2/O
                         net (fo=1, routed)           0.151    15.121    toNum/dig[2]_i_2_n_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.124    15.245 r  toNum/dig[2]_i_1/O
                         net (fo=1, routed)           0.000    15.245    toNum/dig[2]_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  toNum/dig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.440    14.781    toNum/clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  toNum/dig_reg[2]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.031    15.037    toNum/dig_reg[2]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -15.245    
  -------------------------------------------------------------------
                         slack                                 -0.208    

Slack (VIOLATED) :        -0.167ns  (required time - arrival time)
  Source:                 toNum/intData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toNum/dig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.184ns  (logic 5.344ns (52.477%)  route 4.840ns (47.523%))
  Logic Levels:           18  (CARRY4=9 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.545     5.066    toNum/clk_IBUF_BUFG
    SLICE_X39Y24         FDRE                                         r  toNum/intData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  toNum/intData_reg[7]/Q
                         net (fo=57, routed)          0.854     6.377    toNum/intData_reg_n_0_[7]
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.501 r  toNum/dig[0]_i_102/O
                         net (fo=1, routed)           0.000     6.501    toNum/dig[0]_i_102_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.899 r  toNum/dig_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.899    toNum/dig_reg[0]_i_78_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  toNum/dig_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.013    toNum/dig_reg[0]_i_48_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.347 r  toNum/dig_reg[3]_i_45/O[1]
                         net (fo=4, routed)           0.439     7.785    toNum/dig_reg[3]_i_45_n_6
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.303     8.088 f  toNum/dig[3]_i_47/O
                         net (fo=2, routed)           0.315     8.404    toNum/dig[3]_i_47_n_0
    SLICE_X44Y28         LUT5 (Prop_lut5_I1_O)        0.124     8.528 r  toNum/dig[3]_i_20/O
                         net (fo=2, routed)           0.679     9.206    toNum/dig[3]_i_20_n_0
    SLICE_X42Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.330 r  toNum/dig[3]_i_24/O
                         net (fo=1, routed)           0.000     9.330    toNum/dig[3]_i_24_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.843 r  toNum/dig_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.843    toNum/dig_reg[3]_i_9_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.062 r  toNum/dig_reg[3]_i_108/O[0]
                         net (fo=9, routed)           0.625    10.687    toNum_n_46
    SLICE_X43Y29         LUT3 (Prop_lut3_I2_O)        0.295    10.982 r  dig[3]_i_103/O
                         net (fo=1, routed)           0.511    11.494    dig[3]_i_103_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.020 r  dig_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    12.020    dig_reg[3]_i_53_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.242 r  dig_reg[3]_i_26/O[0]
                         net (fo=3, routed)           0.615    12.856    toNum/dig[0]_i_3_0[0]
    SLICE_X44Y31         LUT4 (Prop_lut4_I1_O)        0.299    13.155 r  toNum/dig[3]_i_95/O
                         net (fo=1, routed)           0.000    13.155    toNum/dig[3]_i_95_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.556 r  toNum/dig_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    13.556    toNum/dig_reg[3]_i_50_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.827 f  toNum/dig_reg[3]_i_25/CO[0]
                         net (fo=3, routed)           0.327    14.155    toNum/dig_reg[3]_i_25_n_3
    SLICE_X45Y33         LUT3 (Prop_lut3_I0_O)        0.373    14.528 r  toNum/dig[0]_i_8/O
                         net (fo=1, routed)           0.309    14.837    toNum/dig[0]_i_8_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I1_O)        0.124    14.961 r  toNum/dig[0]_i_3/O
                         net (fo=1, routed)           0.165    15.126    toNum/dig[0]_i_3_n_0
    SLICE_X42Y33         LUT5 (Prop_lut5_I2_O)        0.124    15.250 r  toNum/dig[0]_i_1/O
                         net (fo=1, routed)           0.000    15.250    toNum/dig[0]_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  toNum/dig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.440    14.781    toNum/clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  toNum/dig_reg[0]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.077    15.083    toNum/dig_reg[0]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -15.250    
  -------------------------------------------------------------------
                         slack                                 -0.167    

Slack (VIOLATED) :        -0.083ns  (required time - arrival time)
  Source:                 toNum/intData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toNum/intData_reg[6]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.058ns  (logic 4.868ns (48.401%)  route 5.190ns (51.599%))
  Logic Levels:           16  (CARRY4=7 LUT2=1 LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.546     5.067    toNum/clk_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  toNum/intData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     5.585 r  toNum/intData_reg[5]/Q
                         net (fo=57, routed)          0.694     6.279    toNum/intData_reg_n_0_[5]
    SLICE_X38Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.916 r  toNum/intData_reg[3]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.916    toNum/intData_reg[3]_i_65_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  toNum/intData_reg[3]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.033    toNum/intData_reg[3]_i_49_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.348 r  toNum/intData_reg[3]_i_40/O[3]
                         net (fo=10, routed)          0.689     8.037    toNum_n_14
    SLICE_X39Y24         LUT3 (Prop_lut3_I2_O)        0.307     8.344 r  intData[6]_i_15/O
                         net (fo=2, routed)           0.440     8.784    intData[6]_i_15_n_0
    SLICE_X39Y25         LUT4 (Prop_lut4_I0_O)        0.124     8.908 r  intData[6]_i_18/O
                         net (fo=1, routed)           0.000     8.908    intData[6]_i_18_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.309 r  intData_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.309    intData_reg[6]_i_13_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.531 r  intData_reg[3]_i_106/O[0]
                         net (fo=2, routed)           0.565    10.097    intData_reg[3]_i_106_n_7
    SLICE_X37Y25         LUT4 (Prop_lut4_I2_O)        0.299    10.396 r  intData[3]_i_73/O
                         net (fo=1, routed)           0.000    10.396    intData[3]_i_73_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.644 r  intData_reg[3]_i_53/O[2]
                         net (fo=1, routed)           0.560    11.203    toNum/intData_reg[3]_i_26_0[2]
    SLICE_X35Y26         LUT2 (Prop_lut2_I1_O)        0.302    11.505 r  toNum/intData[3]_i_42/O
                         net (fo=1, routed)           0.000    11.505    toNum/intData[3]_i_42_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.085 r  toNum/intData_reg[3]_i_26/O[2]
                         net (fo=3, routed)           0.506    12.591    toNum/intData_reg[3]_i_26_n_5
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.302    12.893 f  toNum/intData[3]_i_10/O
                         net (fo=5, routed)           0.514    13.406    toNum/intData[3]_i_10_n_0
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124    13.530 r  toNum/intData[6]_i_8/O
                         net (fo=1, routed)           0.484    14.014    toNum/intData[6]_i_8_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124    14.138 r  toNum/intData[6]_i_5/O
                         net (fo=1, routed)           0.436    14.574    toNum/intData[6]_i_5_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.124    14.698 r  toNum/intData[6]_i_3/O
                         net (fo=1, routed)           0.303    15.001    toNum/intData[6]_i_3_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I4_O)        0.124    15.125 r  toNum/intData[6]_i_1/O
                         net (fo=2, routed)           0.000    15.125    toNum/intData[6]_i_1_n_0
    SLICE_X41Y27         FDRE                                         r  toNum/intData_reg[6]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.433    14.774    toNum/clk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  toNum/intData_reg[6]_replica/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X41Y27         FDRE (Setup_fdre_C_D)        0.029    15.042    toNum/intData_reg[6]_replica
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -15.125    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.043ns  (required time - arrival time)
  Source:                 toNum/intData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toNum/intData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.003ns  (logic 5.158ns (51.567%)  route 4.845ns (48.433%))
  Logic Levels:           17  (CARRY4=8 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.550     5.071    toNum/clk_IBUF_BUFG
    SLICE_X45Y22         FDRE                                         r  toNum/intData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  toNum/intData_reg[0]/Q
                         net (fo=39, routed)          0.763     6.291    toNum/intData_reg_n_0_[0]
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.947 r  toNum/intData_reg[3]_i_133/CO[3]
                         net (fo=1, routed)           0.000     6.947    toNum/intData_reg[3]_i_133_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  toNum/intData_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000     7.061    toNum/intData_reg[3]_i_134_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  toNum/intData_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000     7.175    toNum/intData_reg[3]_i_114_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  toNum/intData_reg[3]_i_86/O[1]
                         net (fo=3, routed)           0.680     8.188    toNum/intData_reg[3]_i_86_n_6
    SLICE_X32Y28         LUT3 (Prop_lut3_I1_O)        0.303     8.491 f  toNum/intData[3]_i_89/O
                         net (fo=2, routed)           0.173     8.664    toNum/intData[3]_i_89_n_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124     8.788 r  toNum/intData[3]_i_58/O
                         net (fo=2, routed)           0.412     9.200    toNum/intData[3]_i_58_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.324 r  toNum/intData[3]_i_62/O
                         net (fo=1, routed)           0.000     9.324    toNum/intData[3]_i_62_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.856 r  toNum/intData_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.856    toNum/intData_reg[3]_i_44_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.190 r  toNum/intData_reg[3]_i_64/O[1]
                         net (fo=3, routed)           0.725    10.916    toNum_n_25
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.303    11.219 r  intData[3]_i_95/O
                         net (fo=1, routed)           0.000    11.219    intData[3]_i_95_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.646 r  intData_reg[3]_i_63/O[1]
                         net (fo=1, routed)           0.427    12.073    toNum/intData_reg[3]_i_39_0[1]
    SLICE_X34Y27         LUT2 (Prop_lut2_I1_O)        0.306    12.379 r  toNum/intData[3]_i_46/O
                         net (fo=1, routed)           0.000    12.379    toNum/intData[3]_i_46_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.731 r  toNum/intData_reg[3]_i_39/O[3]
                         net (fo=5, routed)           0.621    13.352    toNum/intData_reg[3]_i_39_n_4
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.307    13.659 r  toNum/intData[4]_i_4/O
                         net (fo=1, routed)           0.566    14.225    toNum/intData[4]_i_4_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I3_O)        0.124    14.349 r  toNum/intData[4]_i_3/O
                         net (fo=1, routed)           0.151    14.500    toNum/intData[4]_i_3_n_0
    SLICE_X39Y23         LUT5 (Prop_lut5_I0_O)        0.124    14.624 r  toNum/intData[4]_i_2/O
                         net (fo=1, routed)           0.326    14.950    toNum/intData[4]_i_2_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I2_O)        0.124    15.074 r  toNum/intData[4]_i_1/O
                         net (fo=1, routed)           0.000    15.074    toNum/intData[4]_i_1_n_0
    SLICE_X40Y22         FDRE                                         r  toNum/intData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.433    14.774    toNum/clk_IBUF_BUFG
    SLICE_X40Y22         FDRE                                         r  toNum/intData_reg[4]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X40Y22         FDRE (Setup_fdre_C_D)        0.032    15.031    toNum/intData_reg[4]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -15.074    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 toNum/intData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toNum/intData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.935ns  (logic 5.274ns (53.083%)  route 4.661ns (46.917%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.550     5.071    toNum/clk_IBUF_BUFG
    SLICE_X45Y22         FDRE                                         r  toNum/intData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  toNum/intData_reg[0]/Q
                         net (fo=39, routed)          0.773     6.300    toNum/intData_reg_n_0_[0]
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.956 r  toNum/intData_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.009     6.966    toNum/intData_reg[11]_i_30_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.080 r  toNum/intData_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.080    toNum/intData_reg[11]_i_25_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.194 r  toNum/intData_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.194    toNum/intData_reg[11]_i_20_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  toNum/intData_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.308    toNum/intData_reg[11]_i_16_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.530 r  toNum/intData_reg[13]_i_20/O[0]
                         net (fo=9, routed)           0.523     8.053    toNum_n_2
    SLICE_X39Y28         LUT2 (Prop_lut2_I0_O)        0.299     8.352 r  intData[13]_i_23/O
                         net (fo=2, routed)           0.293     8.645    intData[13]_i_23_n_0
    SLICE_X37Y28         LUT4 (Prop_lut4_I0_O)        0.124     8.769 r  intData[13]_i_26/O
                         net (fo=1, routed)           0.000     8.769    intData[13]_i_26_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.349 r  intData_reg[13]_i_19/O[2]
                         net (fo=1, routed)           0.618     9.966    toNum/intData_reg[13]_i_11_0[2]
    SLICE_X37Y23         LUT2 (Prop_lut2_I1_O)        0.302    10.268 r  toNum/intData[11]_i_6/O
                         net (fo=1, routed)           0.000    10.268    toNum/intData[11]_i_6_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.669 r  toNum/intData_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.669    toNum/intData_reg[11]_i_3_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.003 r  toNum/intData_reg[13]_i_11/O[1]
                         net (fo=2, routed)           0.579    11.582    toNum_n_12
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.873    12.455 r  intData_reg[13]_i_12/CO[2]
                         net (fo=10, routed)          0.527    12.982    toNum/intData_reg[13]_5[0]
    SLICE_X36Y23         LUT3 (Prop_lut3_I1_O)        0.313    13.295 r  toNum/intData[8]_i_5/O
                         net (fo=1, routed)           0.603    13.898    toNum/intData[8]_i_5_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.124    14.022 r  toNum/intData[8]_i_3/O
                         net (fo=1, routed)           0.293    14.315    toNum/intData[8]_i_3_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I0_O)        0.124    14.439 r  toNum/intData[8]_i_2/O
                         net (fo=1, routed)           0.443    14.883    toNum/intData[8]_i_2_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I2_O)        0.124    15.007 r  toNum/intData[8]_i_1/O
                         net (fo=1, routed)           0.000    15.007    toNum/intData[8]_i_1_n_0
    SLICE_X41Y27         FDRE                                         r  toNum/intData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.433    14.774    toNum/clk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  toNum/intData_reg[8]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X41Y27         FDRE (Setup_fdre_C_D)        0.032    15.031    toNum/intData_reg[8]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -15.007    
  -------------------------------------------------------------------
                         slack                                  0.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 toNum/dig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toNum/intReg_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.193%)  route 0.245ns (56.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.558     1.441    toNum/clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  toNum/dig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  toNum/dig_reg[2]/Q
                         net (fo=50, routed)          0.245     1.827    toNum/data0[2]
    SLICE_X35Y34         LUT5 (Prop_lut5_I3_O)        0.045     1.872 r  toNum/intReg[1][2]_i_1/O
                         net (fo=1, routed)           0.000     1.872    toNum/intReg[1][2]_i_1_n_0
    SLICE_X35Y34         FDRE                                         r  toNum/intReg_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.825     1.952    toNum/clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  toNum/intReg_reg[1][2]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.091     1.794    toNum/intReg_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 toNum/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toNum/intReg_reg[8][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.487%)  route 0.324ns (63.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.555     1.438    toNum/clk_IBUF_BUFG
    SLICE_X37Y30         FDRE                                         r  toNum/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  toNum/FSM_sequential_cs_reg[1]/Q
                         net (fo=60, routed)          0.324     1.903    toNum/cs[1]
    SLICE_X35Y33         LUT4 (Prop_lut4_I3_O)        0.045     1.948 r  toNum/intReg[8][2]_i_1/O
                         net (fo=1, routed)           0.000     1.948    toNum/intReg[8][2]_i_1_n_0
    SLICE_X35Y33         FDRE                                         r  toNum/intReg_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.824     1.951    toNum/clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  toNum/intReg_reg[8][2]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.107     1.809    toNum/intReg_reg[8][2]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 transmitter/tr/intData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/tr/intData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (74.990%)  route 0.062ns (25.010%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.559     1.442    transmitter/tr/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  transmitter/tr/intData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  transmitter/tr/intData_reg[8]/Q
                         net (fo=2, routed)           0.062     1.645    transmitter/toOout/intData_reg[7]_0
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.045     1.690 r  transmitter/toOout/intData[7]_i_2__0/O
                         net (fo=1, routed)           0.000     1.690    transmitter/tr/D[7]
    SLICE_X37Y35         FDRE                                         r  transmitter/tr/intData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.827     1.954    transmitter/tr/clk_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  transmitter/tr/intData_reg[7]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.092     1.547    transmitter/tr/intData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 transmitter/toOout/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/toOout/intData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.889%)  route 0.101ns (35.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.559     1.442    transmitter/toOout/clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  transmitter/toOout/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  transmitter/toOout/addr_reg[6]/Q
                         net (fo=11, routed)          0.101     1.684    transmitter/toOout/addr_reg[6]
    SLICE_X38Y36         LUT3 (Prop_lut3_I1_O)        0.045     1.729 r  transmitter/toOout/intData[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.729    transmitter/toOout/reg[0]_0[0]
    SLICE_X38Y36         FDRE                                         r  transmitter/toOout/intData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.827     1.954    transmitter/toOout/clk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  transmitter/toOout/intData_reg[0]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X38Y36         FDRE (Hold_fdre_C_D)         0.121     1.576    transmitter/toOout/intData_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 toNum/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toNum/intReg_reg[8][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.487%)  route 0.324ns (63.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.555     1.438    toNum/clk_IBUF_BUFG
    SLICE_X37Y30         FDRE                                         r  toNum/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  toNum/FSM_sequential_cs_reg[1]/Q
                         net (fo=60, routed)          0.324     1.903    toNum/cs[1]
    SLICE_X35Y33         LUT4 (Prop_lut4_I3_O)        0.045     1.948 r  toNum/intReg[8][1]_i_1/O
                         net (fo=1, routed)           0.000     1.948    toNum/intReg[8][1]_i_1_n_0
    SLICE_X35Y33         FDRE                                         r  toNum/intReg_reg[8][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.824     1.951    toNum/clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  toNum/intReg_reg[8][1]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.092     1.794    toNum/intReg_reg[8][1]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 transmitter/toOout/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/toOout/intData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.240%)  route 0.113ns (37.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.559     1.442    transmitter/toOout/clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  transmitter/toOout/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  transmitter/toOout/addr_reg[1]/Q
                         net (fo=120, routed)         0.113     1.696    transmitter/toOout/addr_reg[1]
    SLICE_X38Y36         LUT5 (Prop_lut5_I2_O)        0.045     1.741 r  transmitter/toOout/intData[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.741    transmitter/toOout/reg[0]_0[6]
    SLICE_X38Y36         FDRE                                         r  transmitter/toOout/intData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.827     1.954    transmitter/toOout/clk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  transmitter/toOout/intData_reg[6]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X38Y36         FDRE (Hold_fdre_C_D)         0.121     1.576    transmitter/toOout/intData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 toAns/FSM_onehot_cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toAns/numDig_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.753%)  route 0.063ns (23.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.556     1.439    toAns/clk_IBUF_BUFG
    SLICE_X46Y19         FDRE                                         r  toAns/FSM_onehot_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  toAns/FSM_onehot_cs_reg[2]/Q
                         net (fo=5, routed)           0.063     1.666    toAns/count
    SLICE_X47Y19         LUT5 (Prop_lut5_I3_O)        0.045     1.711 r  toAns/numDig[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.711    toAns/numDig[1]_i_1__0_n_0
    SLICE_X47Y19         FDRE                                         r  toAns/numDig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.824     1.951    toAns/clk_IBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  toAns/numDig_reg[1]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X47Y19         FDRE (Hold_fdre_C_D)         0.091     1.543    toAns/numDig_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 toNum/dig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toNum/intReg_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.189ns (33.109%)  route 0.382ns (66.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.558     1.441    toNum/clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  toNum/dig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  toNum/dig_reg[2]/Q
                         net (fo=50, routed)          0.382     1.964    toNum/data0[2]
    SLICE_X30Y35         LUT3 (Prop_lut3_I0_O)        0.048     2.012 r  toNum/intReg[4][2]_i_1/O
                         net (fo=1, routed)           0.000     2.012    toNum/intReg[4][2]_i_1_n_0
    SLICE_X30Y35         FDRE                                         r  toNum/intReg_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.827     1.954    toNum/clk_IBUF_BUFG
    SLICE_X30Y35         FDRE                                         r  toNum/intReg_reg[4][2]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X30Y35         FDRE (Hold_fdre_C_D)         0.131     1.836    toNum/intReg_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 transmitter/toOout/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/tr/intData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.791%)  route 0.125ns (40.209%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.559     1.442    transmitter/toOout/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  transmitter/toOout/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  transmitter/toOout/FSM_sequential_cs_reg[1]/Q
                         net (fo=19, routed)          0.125     1.708    transmitter/toOout/cs[1]
    SLICE_X38Y34         LUT5 (Prop_lut5_I2_O)        0.045     1.753 r  transmitter/toOout/intData[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.753    transmitter/tr/D[4]
    SLICE_X38Y34         FDRE                                         r  transmitter/tr/intData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.826     1.953    transmitter/tr/clk_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  transmitter/tr/intData_reg[4]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X38Y34         FDRE (Hold_fdre_C_D)         0.121     1.576    transmitter/tr/intData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 toNum/intAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toNum/intReg_reg[53][5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.431%)  route 0.354ns (65.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.562     1.445    toNum/clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  toNum/intAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  toNum/intAddr_reg[1]/Q
                         net (fo=115, routed)         0.354     1.940    toNum/intAddr_reg[1]_0[0]
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.045     1.985 r  toNum/intReg[53][5]_i_1/O
                         net (fo=1, routed)           0.000     1.985    toNum/intReg[53][5]_i_1_n_0
    SLICE_X35Y42         FDSE                                         r  toNum/intReg_reg[53][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.830     1.957    toNum/clk_IBUF_BUFG
    SLICE_X35Y42         FDSE                                         r  toNum/intReg_reg[53][5]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X35Y42         FDSE (Hold_fdse_C_D)         0.092     1.800    toNum/intReg_reg[53][5]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y30   controller/FSM_onehot_cs_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y31   controller/FSM_onehot_cs_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y30   controller/FSM_onehot_cs_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y30   controller/FSM_onehot_cs_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y29   controller/FSM_onehot_cs_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y30   controller/FSM_onehot_cs_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y28   controller/FSM_onehot_cs_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y24   controller/FSM_onehot_cs_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y30   controller/FSM_onehot_cs_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y30   controller/FSM_onehot_cs_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y30   controller/FSM_onehot_cs_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y31   controller/FSM_onehot_cs_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y31   controller/FSM_onehot_cs_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y30   controller/FSM_onehot_cs_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y30   controller/FSM_onehot_cs_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y30   controller/FSM_onehot_cs_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y30   controller/FSM_onehot_cs_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y29   controller/FSM_onehot_cs_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y29   controller/FSM_onehot_cs_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y30   controller/FSM_onehot_cs_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y30   controller/FSM_onehot_cs_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y31   controller/FSM_onehot_cs_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y31   controller/FSM_onehot_cs_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y30   controller/FSM_onehot_cs_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y30   controller/FSM_onehot_cs_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y30   controller/FSM_onehot_cs_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y30   controller/FSM_onehot_cs_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y29   controller/FSM_onehot_cs_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y29   controller/FSM_onehot_cs_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 subExtPort
                            (input port)
  Destination:            controller/FSM_onehot_ns_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.363ns  (logic 1.926ns (30.273%)  route 4.437ns (69.727%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  subExtPort (IN)
                         net (fo=0)                   0.000     0.000    subExtPort
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  subExtPort_IBUF_inst/O
                         net (fo=4, routed)           3.173     4.626    controller/subExtPort_IBUF
    SLICE_X50Y27         LUT3 (Prop_lut3_I2_O)        0.146     4.772 f  controller/FSM_onehot_ns_reg[0]_i_2/O
                         net (fo=1, routed)           0.940     5.712    controller/FSM_onehot_ns_reg[0]_i_2_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.328     6.040 r  controller/FSM_onehot_ns_reg[0]_i_1/O
                         net (fo=1, routed)           0.324     6.363    controller/FSM_onehot_ns_reg[0]_i_1_n_0
    SLICE_X53Y30         LDCE                                         r  controller/FSM_onehot_ns_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loadExtPort
                            (input port)
  Destination:            controller/FSM_onehot_ns_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.308ns  (logic 1.601ns (30.169%)  route 3.706ns (69.831%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  loadExtPort (IN)
                         net (fo=0)                   0.000     0.000    loadExtPort
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  loadExtPort_IBUF_inst/O
                         net (fo=4, routed)           3.324     4.775    controller/loadExtPort_IBUF
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.150     4.925 r  controller/FSM_onehot_ns_reg[12]_i_1/O
                         net (fo=1, routed)           0.382     5.308    controller/FSM_onehot_ns_reg[12]_i_1_n_0
    SLICE_X51Y30         LDCE                                         r  controller/FSM_onehot_ns_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 subExtPort
                            (input port)
  Destination:            controller/FSM_onehot_ns_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.153ns  (logic 1.604ns (31.138%)  route 3.548ns (68.862%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  subExtPort (IN)
                         net (fo=0)                   0.000     0.000    subExtPort
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  subExtPort_IBUF_inst/O
                         net (fo=4, routed)           3.165     4.618    controller/subExtPort_IBUF
    SLICE_X50Y27         LUT3 (Prop_lut3_I1_O)        0.152     4.770 r  controller/FSM_onehot_ns_reg[7]_i_1/O
                         net (fo=1, routed)           0.383     5.153    controller/FSM_onehot_ns_reg[7]_i_1_n_0
    SLICE_X50Y27         LDCE                                         r  controller/FSM_onehot_ns_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 subExtPort
                            (input port)
  Destination:            controller/FSM_onehot_ns_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.121ns  (logic 1.576ns (30.784%)  route 3.544ns (69.216%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  subExtPort (IN)
                         net (fo=0)                   0.000     0.000    subExtPort
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  subExtPort_IBUF_inst/O
                         net (fo=4, routed)           3.165     4.618    controller/subExtPort_IBUF
    SLICE_X50Y27         LUT4 (Prop_lut4_I1_O)        0.124     4.742 r  controller/FSM_onehot_ns_reg[8]_i_1/O
                         net (fo=1, routed)           0.379     5.121    controller/FSM_onehot_ns_reg[8]_i_1_n_0
    SLICE_X50Y27         LDCE                                         r  controller/FSM_onehot_ns_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loadExtPort
                            (input port)
  Destination:            controller/FSM_onehot_ns_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.940ns  (logic 1.575ns (31.888%)  route 3.365ns (68.112%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  loadExtPort (IN)
                         net (fo=0)                   0.000     0.000    loadExtPort
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  loadExtPort_IBUF_inst/O
                         net (fo=4, routed)           3.175     4.626    controller/loadExtPort_IBUF
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.750 r  controller/FSM_onehot_ns_reg[2]_i_1/O
                         net (fo=1, routed)           0.190     4.940    controller/FSM_onehot_ns_reg[2]_i_1_n_0
    SLICE_X51Y30         LDCE                                         r  controller/FSM_onehot_ns_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sumExtPort
                            (input port)
  Destination:            controller/FSM_onehot_ns_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.759ns  (logic 1.578ns (33.155%)  route 3.181ns (66.845%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sumExtPort (IN)
                         net (fo=0)                   0.000     0.000    sumExtPort
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sumExtPort_IBUF_inst/O
                         net (fo=5, routed)           2.612     4.066    controller/sumExtPort_IBUF
    SLICE_X50Y27         LUT2 (Prop_lut2_I0_O)        0.124     4.190 r  controller/FSM_onehot_ns_reg[6]_i_1/O
                         net (fo=1, routed)           0.569     4.759    controller/FSM_onehot_ns_reg[6]_i_1_n_0
    SLICE_X50Y27         LDCE                                         r  controller/FSM_onehot_ns_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sumExtPort
                            (input port)
  Destination:            controller/FSM_onehot_ns_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.622ns  (logic 0.267ns (16.452%)  route 1.355ns (83.548%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sumExtPort (IN)
                         net (fo=0)                   0.000     0.000    sumExtPort
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  sumExtPort_IBUF_inst/O
                         net (fo=5, routed)           1.239     1.461    controller/sumExtPort_IBUF
    SLICE_X50Y27         LUT4 (Prop_lut4_I0_O)        0.045     1.506 r  controller/FSM_onehot_ns_reg[8]_i_1/O
                         net (fo=1, routed)           0.116     1.622    controller/FSM_onehot_ns_reg[8]_i_1_n_0
    SLICE_X50Y27         LDCE                                         r  controller/FSM_onehot_ns_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sumExtPort
                            (input port)
  Destination:            controller/FSM_onehot_ns_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.629ns  (logic 0.270ns (16.568%)  route 1.359ns (83.432%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sumExtPort (IN)
                         net (fo=0)                   0.000     0.000    sumExtPort
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  sumExtPort_IBUF_inst/O
                         net (fo=5, routed)           1.239     1.461    controller/sumExtPort_IBUF
    SLICE_X50Y27         LUT3 (Prop_lut3_I2_O)        0.048     1.509 r  controller/FSM_onehot_ns_reg[7]_i_1/O
                         net (fo=1, routed)           0.120     1.629    controller/FSM_onehot_ns_reg[7]_i_1_n_0
    SLICE_X50Y27         LDCE                                         r  controller/FSM_onehot_ns_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sumExtPort
                            (input port)
  Destination:            controller/FSM_onehot_ns_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.679ns  (logic 0.267ns (15.896%)  route 1.412ns (84.104%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sumExtPort (IN)
                         net (fo=0)                   0.000     0.000    sumExtPort
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  sumExtPort_IBUF_inst/O
                         net (fo=5, routed)           1.235     1.457    controller/sumExtPort_IBUF
    SLICE_X50Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.502 r  controller/FSM_onehot_ns_reg[6]_i_1/O
                         net (fo=1, routed)           0.177     1.679    controller/FSM_onehot_ns_reg[6]_i_1_n_0
    SLICE_X50Y27         LDCE                                         r  controller/FSM_onehot_ns_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loadExtPort
                            (input port)
  Destination:            controller/FSM_onehot_ns_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.725ns  (logic 0.264ns (15.325%)  route 1.461ns (84.675%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  loadExtPort (IN)
                         net (fo=0)                   0.000     0.000    loadExtPort
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  loadExtPort_IBUF_inst/O
                         net (fo=4, routed)           1.405     1.624    controller/loadExtPort_IBUF
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.045     1.669 r  controller/FSM_onehot_ns_reg[2]_i_1/O
                         net (fo=1, routed)           0.056     1.725    controller/FSM_onehot_ns_reg[2]_i_1_n_0
    SLICE_X51Y30         LDCE                                         r  controller/FSM_onehot_ns_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loadExtPort
                            (input port)
  Destination:            controller/FSM_onehot_ns_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.830ns  (logic 0.264ns (14.449%)  route 1.565ns (85.551%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  loadExtPort (IN)
                         net (fo=0)                   0.000     0.000    loadExtPort
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  loadExtPort_IBUF_inst/O
                         net (fo=4, routed)           1.464     1.684    controller/loadExtPort_IBUF
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.729 r  controller/FSM_onehot_ns_reg[0]_i_1/O
                         net (fo=1, routed)           0.101     1.830    controller/FSM_onehot_ns_reg[0]_i_1_n_0
    SLICE_X53Y30         LDCE                                         r  controller/FSM_onehot_ns_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 loadExtPort
                            (input port)
  Destination:            controller/FSM_onehot_ns_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 0.263ns (14.034%)  route 1.613ns (85.966%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  loadExtPort (IN)
                         net (fo=0)                   0.000     0.000    loadExtPort
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  loadExtPort_IBUF_inst/O
                         net (fo=4, routed)           1.494     1.713    controller/loadExtPort_IBUF
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.044     1.757 r  controller/FSM_onehot_ns_reg[12]_i_1/O
                         net (fo=1, routed)           0.119     1.877    controller/FSM_onehot_ns_reg[12]_i_1_n_0
    SLICE_X51Y30         LDCE                                         r  controller/FSM_onehot_ns_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           500 Endpoints
Min Delay           500 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/tr/intData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxExtPort
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.014ns  (logic 3.974ns (44.084%)  route 5.040ns (55.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.560     5.081    transmitter/tr/clk_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  transmitter/tr/intData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  transmitter/tr/intData_reg[0]/Q
                         net (fo=1, routed)           5.040    10.578    TxExtPort_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    14.095 r  TxExtPort_OBUF_inst/O
                         net (fo=0)                   0.000    14.095    TxExtPort
    A18                                                               r  TxExtPort (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toOp/FSM_onehot_cs_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_reg[44][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.562ns  (logic 0.608ns (9.266%)  route 5.954ns (90.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.560     5.081    toOp/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  toOp/FSM_onehot_cs_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  toOp/FSM_onehot_cs_reg[2]_rep__2/Q
                         net (fo=114, routed)         5.296    10.833    toNum/reg_reg[60][0]
    SLICE_X49Y42         LUT2 (Prop_lut2_I1_O)        0.152    10.985 r  toNum/reg_reg[44][1]_i_1/O
                         net (fo=1, routed)           0.658    11.643    toNum_n_355
    SLICE_X48Y44         LDCE                                         r  reg_reg[44][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toOp/FSM_onehot_cs_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_reg[44][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.355ns  (logic 0.580ns (9.126%)  route 5.775ns (90.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.560     5.081    toOp/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  toOp/FSM_onehot_cs_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  toOp/FSM_onehot_cs_reg[2]_rep__2/Q
                         net (fo=114, routed)         5.296    10.833    toNum/reg_reg[60][0]
    SLICE_X49Y42         LUT2 (Prop_lut2_I1_O)        0.124    10.957 r  toNum/reg_reg[44][0]_i_1/O
                         net (fo=1, routed)           0.479    11.436    toNum_n_356
    SLICE_X48Y45         LDCE                                         r  reg_reg[44][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toOp/FSM_onehot_cs_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_reg[41][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.015ns  (logic 0.608ns (10.109%)  route 5.407ns (89.891%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.560     5.081    toOp/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  toOp/FSM_onehot_cs_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  toOp/FSM_onehot_cs_reg[2]_rep__2/Q
                         net (fo=114, routed)         5.024    10.562    toNum/reg_reg[60][0]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.152    10.714 r  toNum/reg_reg[41][1]_i_1/O
                         net (fo=1, routed)           0.382    11.096    toNum_n_334
    SLICE_X48Y40         LDCE                                         r  reg_reg[41][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toOp/FSM_onehot_cs_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_reg[45][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.898ns  (logic 0.608ns (10.308%)  route 5.290ns (89.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.560     5.081    toOp/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  toOp/FSM_onehot_cs_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  toOp/FSM_onehot_cs_reg[2]_rep__2/Q
                         net (fo=114, routed)         4.675    10.212    toNum/reg_reg[60][0]
    SLICE_X48Y43         LUT2 (Prop_lut2_I1_O)        0.152    10.364 r  toNum/reg_reg[45][1]_i_1/O
                         net (fo=1, routed)           0.616    10.979    toNum_n_362
    SLICE_X47Y43         LDCE                                         r  reg_reg[45][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toOp/FSM_onehot_cs_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_reg[45][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.865ns  (logic 0.580ns (9.888%)  route 5.285ns (90.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.560     5.081    toOp/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  toOp/FSM_onehot_cs_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  toOp/FSM_onehot_cs_reg[2]_rep__2/Q
                         net (fo=114, routed)         4.675    10.212    toNum/reg_reg[60][0]
    SLICE_X48Y43         LUT2 (Prop_lut2_I1_O)        0.124    10.336 r  toNum/reg_reg[45][0]_i_1/O
                         net (fo=1, routed)           0.611    10.947    toNum_n_363
    SLICE_X48Y45         LDCE                                         r  reg_reg[45][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toOp/FSM_onehot_cs_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_reg[41][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.604ns  (logic 0.580ns (10.349%)  route 5.024ns (89.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.560     5.081    toOp/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  toOp/FSM_onehot_cs_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  toOp/FSM_onehot_cs_reg[2]_rep__2/Q
                         net (fo=114, routed)         5.024    10.562    toNum/reg_reg[60][0]
    SLICE_X48Y40         LUT2 (Prop_lut2_I1_O)        0.124    10.686 r  toNum/reg_reg[41][0]_i_1/O
                         net (fo=1, routed)           0.000    10.686    toNum_n_335
    SLICE_X48Y40         LDCE                                         r  reg_reg[41][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toOp/FSM_onehot_cs_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_reg[34][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.591ns  (logic 0.608ns (10.875%)  route 4.983ns (89.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.560     5.081    toOp/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  toOp/FSM_onehot_cs_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  toOp/FSM_onehot_cs_reg[2]_rep__2/Q
                         net (fo=114, routed)         4.601    10.138    toNum/reg_reg[60][0]
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.152    10.290 r  toNum/reg_reg[34][1]_i_1/O
                         net (fo=1, routed)           0.382    10.672    toNum_n_285
    SLICE_X44Y43         LDCE                                         r  reg_reg[34][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toOp/FSM_onehot_cs_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_reg[47][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.530ns  (logic 0.576ns (10.416%)  route 4.954ns (89.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.560     5.081    toOp/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  toOp/FSM_onehot_cs_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  toOp/FSM_onehot_cs_reg[2]_rep__2/Q
                         net (fo=114, routed)         4.290     9.827    toNum/reg_reg[60][0]
    SLICE_X48Y42         LUT2 (Prop_lut2_I1_O)        0.120     9.947 r  toNum/reg_reg[47][1]_i_1/O
                         net (fo=1, routed)           0.664    10.611    toNum_n_376
    SLICE_X48Y44         LDCE                                         r  reg_reg[47][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toOp/FSM_onehot_cs_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_reg[40][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.525ns  (logic 0.608ns (11.005%)  route 4.917ns (88.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.560     5.081    toOp/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  toOp/FSM_onehot_cs_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  toOp/FSM_onehot_cs_reg[2]_rep__2/Q
                         net (fo=114, routed)         4.534    10.072    toNum/reg_reg[60][0]
    SLICE_X48Y44         LUT2 (Prop_lut2_I1_O)        0.152    10.224 r  toNum/reg_reg[40][1]_i_1/O
                         net (fo=1, routed)           0.382    10.606    toNum_n_327
    SLICE_X48Y44         LDCE                                         r  reg_reg[40][1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/FSM_onehot_cs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/FSM_onehot_ns_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.556     1.439    controller/clk_IBUF_BUFG
    SLICE_X51Y28         FDRE                                         r  controller/FSM_onehot_cs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  controller/FSM_onehot_cs_reg[4]/Q
                         net (fo=2, routed)           0.122     1.702    controller/FSM_onehot_cs_reg_n_0_[4]
    SLICE_X50Y29         LDCE                                         r  controller/FSM_onehot_ns_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_onehot_cs_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/FSM_onehot_ns_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.421%)  route 0.133ns (48.579%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.553     1.436    controller/clk_IBUF_BUFG
    SLICE_X49Y24         FDRE                                         r  controller/FSM_onehot_cs_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  controller/FSM_onehot_cs_reg[16]/Q
                         net (fo=3, routed)           0.133     1.710    controller/Q[4]
    SLICE_X50Y24         LDCE                                         r  controller/FSM_onehot_ns_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/intReg_reg[50][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_reg[50][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.562     1.445    toNum/clk_IBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  toNum/intReg_reg[50][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  toNum/intReg_reg[50][0]/Q
                         net (fo=1, routed)           0.082     1.691    toNum/regPort[50][0]
    SLICE_X31Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.736 r  toNum/reg_reg[50][0]_i_1/O
                         net (fo=1, routed)           0.000     1.736    toNum_n_398
    SLICE_X31Y41         LDCE                                         r  reg_reg[50][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/intReg_reg[19][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_reg[19][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.560     1.443    toNum/clk_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  toNum/intReg_reg[19][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  toNum/intReg_reg[19][0]/Q
                         net (fo=1, routed)           0.130     1.715    toNum/regPort[19][0]
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.760 r  toNum/reg_reg[19][0]_i_1/O
                         net (fo=1, routed)           0.000     1.760    toNum_n_181
    SLICE_X46Y33         LDCE                                         r  reg_reg[19][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_onehot_cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/FSM_onehot_ns_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.141ns (43.036%)  route 0.187ns (56.964%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.556     1.439    controller/clk_IBUF_BUFG
    SLICE_X51Y28         FDRE                                         r  controller/FSM_onehot_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  controller/FSM_onehot_cs_reg[2]/Q
                         net (fo=20, routed)          0.187     1.767    controller/AEnPort
    SLICE_X51Y26         LDCE                                         r  controller/FSM_onehot_ns_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/intReg_reg[64][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_reg[64][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.561     1.444    toNum/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  toNum/intReg_reg[64][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  toNum/intReg_reg[64][3]/Q
                         net (fo=1, routed)           0.137     1.722    toNum/regPort[64][3]
    SLICE_X37Y38         LUT2 (Prop_lut2_I0_O)        0.045     1.767 r  toNum/reg_reg[64][3]_i_1/O
                         net (fo=1, routed)           0.000     1.767    toNum_n_493
    SLICE_X37Y38         LDCE                                         r  reg_reg[64][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_onehot_cs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/FSM_onehot_ns_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.838%)  route 0.188ns (57.162%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.557     1.440    controller/clk_IBUF_BUFG
    SLICE_X51Y29         FDRE                                         r  controller/FSM_onehot_cs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  controller/FSM_onehot_cs_reg[13]/Q
                         net (fo=3, routed)           0.188     1.769    controller/Q[2]
    SLICE_X51Y30         LDCE                                         r  controller/FSM_onehot_ns_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/intReg_reg[62][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_reg[62][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.334%)  route 0.144ns (43.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.561     1.444    toNum/clk_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  toNum/intReg_reg[62][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  toNum/intReg_reg[62][3]/Q
                         net (fo=1, routed)           0.144     1.729    toNum/regPort[62][3]
    SLICE_X34Y40         LUT2 (Prop_lut2_I0_O)        0.045     1.774 r  toNum/reg_reg[62][3]_i_1/O
                         net (fo=1, routed)           0.000     1.774    toNum_n_479
    SLICE_X34Y40         LDCE                                         r  reg_reg[62][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/FSM_onehot_cs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/FSM_onehot_ns_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.141ns (40.549%)  route 0.207ns (59.451%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.558     1.441    controller/clk_IBUF_BUFG
    SLICE_X48Y30         FDRE                                         r  controller/FSM_onehot_cs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  controller/FSM_onehot_cs_reg[9]/Q
                         net (fo=4, routed)           0.207     1.789    controller/Q[1]
    SLICE_X50Y31         LDCE                                         r  controller/FSM_onehot_ns_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toNum/intReg_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_reg[5][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.209ns (57.257%)  route 0.156ns (42.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.556     1.439    toNum/clk_IBUF_BUFG
    SLICE_X30Y31         FDRE                                         r  toNum/intReg_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  toNum/intReg_reg[5][0]/Q
                         net (fo=1, routed)           0.156     1.759    toNum/regPort[5][0]
    SLICE_X28Y32         LUT2 (Prop_lut2_I0_O)        0.045     1.804 r  toNum/reg_reg[5][0]_i_1/O
                         net (fo=1, routed)           0.000     1.804    toNum_n_83
    SLICE_X28Y32         LDCE                                         r  reg_reg[5][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           135 Endpoints
Min Delay           135 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            toNum/numDig_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.749ns  (logic 2.003ns (29.677%)  route 4.746ns (70.323%))
  Logic Levels:           7  (CARRY4=2 LDCE=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         LDCE                         0.000     0.000 r  num_reg[5]/G
    SLICE_X40Y20         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  num_reg[5]/Q
                         net (fo=16, routed)          2.066     2.625    toNum/Q[5]
    SLICE_X46Y23         LUT2 (Prop_lut2_I0_O)        0.124     2.749 r  toNum/numDig[2]_i_20/O
                         net (fo=1, routed)           0.000     2.749    toNum/numDig[2]_i_20_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.282 r  toNum/numDig_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.282    toNum/numDig_reg[2]_i_6_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.511 f  toNum/numDig_reg[2]_i_4/CO[2]
                         net (fo=2, routed)           1.572     5.083    toNum/numDig25_in
    SLICE_X46Y27         LUT3 (Prop_lut3_I1_O)        0.310     5.393 f  toNum/numDig[2]_i_3/O
                         net (fo=2, routed)           0.391     5.783    toNum/numDig[2]_i_3_n_0
    SLICE_X46Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.907 r  toNum/numDig[1]_i_2/O
                         net (fo=1, routed)           0.718     6.625    toNum/numDig[1]_i_2_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.749 r  toNum/numDig[1]_i_1/O
                         net (fo=1, routed)           0.000     6.749    toNum/numDig[1]_i_1_n_0
    SLICE_X44Y26         FDRE                                         r  toNum/numDig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.433     4.774    toNum/clk_IBUF_BUFG
    SLICE_X44Y26         FDRE                                         r  toNum/numDig_reg[1]/C

Slack:                    inf
  Source:                 num_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            toNum/intData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.611ns  (logic 1.697ns (25.669%)  route 4.914ns (74.331%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         LDCE                         0.000     0.000 r  num_reg[6]/G
    SLICE_X40Y20         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  num_reg[6]/Q
                         net (fo=13, routed)          2.371     2.930    toNum/Q[6]
    SLICE_X41Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.054 r  toNum/intData[12]_i_11/O
                         net (fo=1, routed)           0.000     3.054    toNum/intData[12]_i_11_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.281 r  toNum/intData_reg[12]_i_4/O[1]
                         net (fo=1, routed)           0.812     4.093    toNum/intData1[6]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.331     4.424 r  toNum/intData[6]_i_2/O
                         net (fo=2, routed)           1.233     5.657    toNum/intData[6]_i_2_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I2_O)        0.332     5.989 r  toNum/intData[6]_i_3/O
                         net (fo=1, routed)           0.303     6.292    toNum/intData[6]_i_3_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I4_O)        0.124     6.416 r  toNum/intData[6]_i_1/O
                         net (fo=2, routed)           0.195     6.611    toNum/intData[6]_i_1_n_0
    SLICE_X40Y27         FDRE                                         r  toNum/intData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.433     4.774    toNum/clk_IBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  toNum/intData_reg[6]/C

Slack:                    inf
  Source:                 num_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            toNum/intData_reg[6]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.416ns  (logic 1.697ns (26.449%)  route 4.719ns (73.551%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         LDCE                         0.000     0.000 r  num_reg[6]/G
    SLICE_X40Y20         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  num_reg[6]/Q
                         net (fo=13, routed)          2.371     2.930    toNum/Q[6]
    SLICE_X41Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.054 r  toNum/intData[12]_i_11/O
                         net (fo=1, routed)           0.000     3.054    toNum/intData[12]_i_11_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.281 r  toNum/intData_reg[12]_i_4/O[1]
                         net (fo=1, routed)           0.812     4.093    toNum/intData1[6]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.331     4.424 r  toNum/intData[6]_i_2/O
                         net (fo=2, routed)           1.233     5.657    toNum/intData[6]_i_2_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I2_O)        0.332     5.989 r  toNum/intData[6]_i_3/O
                         net (fo=1, routed)           0.303     6.292    toNum/intData[6]_i_3_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I4_O)        0.124     6.416 r  toNum/intData[6]_i_1/O
                         net (fo=2, routed)           0.000     6.416    toNum/intData[6]_i_1_n_0
    SLICE_X41Y27         FDRE                                         r  toNum/intData_reg[6]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.433     4.774    toNum/clk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  toNum/intData_reg[6]_replica/C

Slack:                    inf
  Source:                 num_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            toNum/numDig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.084ns  (logic 1.879ns (30.884%)  route 4.205ns (69.116%))
  Logic Levels:           6  (CARRY4=2 LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         LDCE                         0.000     0.000 r  num_reg[5]/G
    SLICE_X40Y20         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  num_reg[5]/Q
                         net (fo=16, routed)          2.066     2.625    toNum/Q[5]
    SLICE_X46Y23         LUT2 (Prop_lut2_I0_O)        0.124     2.749 r  toNum/numDig[2]_i_20/O
                         net (fo=1, routed)           0.000     2.749    toNum/numDig[2]_i_20_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.282 r  toNum/numDig_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.282    toNum/numDig_reg[2]_i_6_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.511 r  toNum/numDig_reg[2]_i_4/CO[2]
                         net (fo=2, routed)           1.572     5.083    toNum/numDig25_in
    SLICE_X46Y27         LUT3 (Prop_lut3_I1_O)        0.310     5.393 r  toNum/numDig[2]_i_3/O
                         net (fo=2, routed)           0.567     5.960    toNum/numDig[2]_i_3_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.084 r  toNum/numDig[2]_i_1/O
                         net (fo=1, routed)           0.000     6.084    toNum/numDig[2]_i_1_n_0
    SLICE_X44Y27         FDRE                                         r  toNum/numDig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.434     4.775    toNum/clk_IBUF_BUFG
    SLICE_X44Y27         FDRE                                         r  toNum/numDig_reg[2]/C

Slack:                    inf
  Source:                 num_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            toNum/intData_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.938ns  (logic 1.878ns (31.628%)  route 4.060ns (68.372%))
  Logic Levels:           6  (CARRY4=2 LDCE=1 LUT1=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         LDCE                         0.000     0.000 r  num_reg[6]/G
    SLICE_X40Y20         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  num_reg[6]/Q
                         net (fo=13, routed)          2.371     2.930    toNum/Q[6]
    SLICE_X41Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.054 r  toNum/intData[12]_i_11/O
                         net (fo=1, routed)           0.000     3.054    toNum/intData[12]_i_11_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.604 r  toNum/intData_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.009     3.613    toNum/intData_reg[12]_i_4_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.835 r  toNum/intData_reg[12]_i_2/O[0]
                         net (fo=1, routed)           1.016     4.851    toNum/intData1[9]
    SLICE_X35Y23         LUT5 (Prop_lut5_I1_O)        0.299     5.150 r  toNum/intData[9]_i_2/O
                         net (fo=1, routed)           0.664     5.814    toNum/intData[9]_i_2_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.938 r  toNum/intData[9]_i_1/O
                         net (fo=1, routed)           0.000     5.938    toNum/intData[9]_i_1_n_0
    SLICE_X44Y25         FDRE                                         r  toNum/intData_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.431     4.772    toNum/clk_IBUF_BUFG
    SLICE_X44Y25         FDRE                                         r  toNum/intData_reg[9]/C

Slack:                    inf
  Source:                 num_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            toNum/intData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.813ns  (logic 1.984ns (34.132%)  route 3.829ns (65.868%))
  Logic Levels:           7  (CARRY4=2 LDCE=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         LDCE                         0.000     0.000 r  num_reg[1]/G
    SLICE_X41Y18         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  num_reg[1]/Q
                         net (fo=4, routed)           1.204     1.763    toNum/Q[1]
    SLICE_X41Y23         LUT1 (Prop_lut1_I0_O)        0.124     1.887 r  toNum/intData[3]_i_21/O
                         net (fo=1, routed)           0.000     1.887    toNum/intData[3]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.419 r  toNum/intData_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.419    toNum/intData_reg[3]_i_8_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.641 r  toNum/intData_reg[12]_i_4/O[0]
                         net (fo=1, routed)           0.718     3.359    toNum/intData1[5]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.299     3.658 r  toNum/intData[5]_i_6/O
                         net (fo=1, routed)           0.932     4.590    toNum/intData[5]_i_6_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I5_O)        0.124     4.714 r  toNum/intData[5]_i_2/O
                         net (fo=1, routed)           0.472     5.185    toNum/intData[5]_i_2_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.309 r  toNum/intData[5]_i_1/O
                         net (fo=1, routed)           0.504     5.813    toNum/intData[5]_i_1_n_0
    SLICE_X42Y25         FDRE                                         r  toNum/intData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.430     4.771    toNum/clk_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  toNum/intData_reg[5]/C

Slack:                    inf
  Source:                 inputExtPort[5]
                            (input port)
  Destination:            path/ARG/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.810ns  (logic 1.618ns (27.850%)  route 4.192ns (72.150%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  inputExtPort[5] (IN)
                         net (fo=0)                   0.000     0.000    inputExtPort[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  inputExtPort_IBUF[5]_inst/O
                         net (fo=4, routed)           3.621     5.087    controller/inputExtPort_IBUF[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.152     5.239 r  controller/ARG_i_11/O
                         net (fo=1, routed)           0.571     5.810    path/B[5]
    DSP48_X1Y8           DSP48E1                                      r  path/ARG/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.530     4.871    path/clk_IBUF_BUFG
    DSP48_X1Y8           DSP48E1                                      r  path/ARG/CLK

Slack:                    inf
  Source:                 inputExtPort[5]
                            (input port)
  Destination:            path/ARG/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.744ns  (logic 1.590ns (27.684%)  route 4.153ns (72.316%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  inputExtPort[5] (IN)
                         net (fo=0)                   0.000     0.000    inputExtPort[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  inputExtPort_IBUF[5]_inst/O
                         net (fo=4, routed)           3.621     5.087    controller/inputExtPort_IBUF[5]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.124     5.211 r  controller/ARG_i_27/O
                         net (fo=1, routed)           0.533     5.744    path/A[5]
    DSP48_X1Y8           DSP48E1                                      r  path/ARG/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.530     4.871    path/clk_IBUF_BUFG
    DSP48_X1Y8           DSP48E1                                      r  path/ARG/CLK

Slack:                    inf
  Source:                 num_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            toNum/numDig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.743ns  (logic 1.879ns (32.716%)  route 3.864ns (67.284%))
  Logic Levels:           6  (CARRY4=2 LDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         LDCE                         0.000     0.000 r  num_reg[5]/G
    SLICE_X40Y20         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  num_reg[5]/Q
                         net (fo=16, routed)          2.066     2.625    toNum/Q[5]
    SLICE_X46Y23         LUT2 (Prop_lut2_I0_O)        0.124     2.749 r  toNum/numDig[2]_i_20/O
                         net (fo=1, routed)           0.000     2.749    toNum/numDig[2]_i_20_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.282 r  toNum/numDig_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.282    toNum/numDig_reg[2]_i_6_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.511 f  toNum/numDig_reg[2]_i_4/CO[2]
                         net (fo=2, routed)           1.347     4.857    toNum/numDig25_in
    SLICE_X46Y27         LUT6 (Prop_lut6_I4_O)        0.310     5.167 r  toNum/numDig[0]_i_2/O
                         net (fo=1, routed)           0.452     5.619    toNum/numDig[0]_i_2_n_0
    SLICE_X46Y27         LUT6 (Prop_lut6_I0_O)        0.124     5.743 r  toNum/numDig[0]_i_1/O
                         net (fo=1, routed)           0.000     5.743    toNum/numDig[0]_i_1_n_0
    SLICE_X46Y27         FDRE                                         r  toNum/numDig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.434     4.775    toNum/clk_IBUF_BUFG
    SLICE_X46Y27         FDRE                                         r  toNum/numDig_reg[0]/C

Slack:                    inf
  Source:                 inputExtPort[7]
                            (input port)
  Destination:            path/ARG/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.631ns  (logic 1.609ns (28.573%)  route 4.022ns (71.427%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  inputExtPort[7] (IN)
                         net (fo=0)                   0.000     0.000    inputExtPort[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  inputExtPort_IBUF[7]_inst/O
                         net (fo=4, routed)           3.452     4.911    controller/inputExtPort_IBUF[7]
    SLICE_X54Y21         LUT2 (Prop_lut2_I1_O)        0.150     5.061 r  controller/ARG_i_9/O
                         net (fo=1, routed)           0.570     5.631    path/B[7]
    DSP48_X1Y8           DSP48E1                                      r  path/ARG/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         1.530     4.871    path/clk_IBUF_BUFG
    DSP48_X1Y8           DSP48E1                                      r  path/ARG/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/FSM_onehot_ns_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            controller/FSM_onehot_cs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.768%)  route 0.102ns (39.232%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         LDCE                         0.000     0.000 r  controller/FSM_onehot_ns_reg[12]/G
    SLICE_X51Y30         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  controller/FSM_onehot_ns_reg[12]/Q
                         net (fo=1, routed)           0.102     0.260    controller/FSM_onehot_ns_reg_n_0_[12]
    SLICE_X52Y30         FDRE                                         r  controller/FSM_onehot_cs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.827     1.954    controller/clk_IBUF_BUFG
    SLICE_X52Y30         FDRE                                         r  controller/FSM_onehot_cs_reg[12]/C

Slack:                    inf
  Source:                 controller/FSM_onehot_ns_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            controller/FSM_onehot_cs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.768%)  route 0.102ns (39.232%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         LDCE                         0.000     0.000 r  controller/FSM_onehot_ns_reg[14]/G
    SLICE_X51Y30         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  controller/FSM_onehot_ns_reg[14]/Q
                         net (fo=1, routed)           0.102     0.260    controller/FSM_onehot_ns_reg_n_0_[14]
    SLICE_X52Y30         FDRE                                         r  controller/FSM_onehot_cs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.827     1.954    controller/clk_IBUF_BUFG
    SLICE_X52Y30         FDRE                                         r  controller/FSM_onehot_cs_reg[14]/C

Slack:                    inf
  Source:                 controller/FSM_onehot_ns_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            controller/FSM_onehot_cs_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         LDCE                         0.000     0.000 r  controller/FSM_onehot_ns_reg[15]/G
    SLICE_X50Y29         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  controller/FSM_onehot_ns_reg[15]/Q
                         net (fo=1, routed)           0.110     0.288    controller/FSM_onehot_ns_reg_n_0_[15]
    SLICE_X51Y28         FDRE                                         r  controller/FSM_onehot_cs_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.825     1.952    controller/clk_IBUF_BUFG
    SLICE_X51Y28         FDRE                                         r  controller/FSM_onehot_cs_reg[15]/C

Slack:                    inf
  Source:                 controller/FSM_onehot_ns_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            controller/FSM_onehot_cs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         LDCE                         0.000     0.000 r  controller/FSM_onehot_ns_reg[7]/G
    SLICE_X50Y27         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  controller/FSM_onehot_ns_reg[7]/Q
                         net (fo=1, routed)           0.110     0.288    controller/FSM_onehot_ns_reg_n_0_[7]
    SLICE_X50Y28         FDRE                                         r  controller/FSM_onehot_cs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.825     1.952    controller/clk_IBUF_BUFG
    SLICE_X50Y28         FDRE                                         r  controller/FSM_onehot_cs_reg[7]/C

Slack:                    inf
  Source:                 controller/FSM_onehot_ns_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            controller/FSM_onehot_cs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.178ns (55.428%)  route 0.143ns (44.572%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         LDCE                         0.000     0.000 r  controller/FSM_onehot_ns_reg[11]/G
    SLICE_X50Y31         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  controller/FSM_onehot_ns_reg[11]/Q
                         net (fo=1, routed)           0.143     0.321    controller/FSM_onehot_ns_reg_n_0_[11]
    SLICE_X50Y30         FDRE                                         r  controller/FSM_onehot_cs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.827     1.954    controller/clk_IBUF_BUFG
    SLICE_X50Y30         FDRE                                         r  controller/FSM_onehot_cs_reg[11]/C

Slack:                    inf
  Source:                 controller/FSM_onehot_ns_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            controller/FSM_onehot_cs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.178ns (52.465%)  route 0.161ns (47.535%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         LDCE                         0.000     0.000 r  controller/FSM_onehot_ns_reg[13]/G
    SLICE_X52Y29         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  controller/FSM_onehot_ns_reg[13]/Q
                         net (fo=1, routed)           0.161     0.339    controller/FSM_onehot_ns_reg_n_0_[13]
    SLICE_X51Y29         FDRE                                         r  controller/FSM_onehot_cs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.826     1.953    controller/clk_IBUF_BUFG
    SLICE_X51Y29         FDRE                                         r  controller/FSM_onehot_cs_reg[13]/C

Slack:                    inf
  Source:                 controller/FSM_onehot_ns_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            controller/FSM_onehot_cs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.178ns (52.065%)  route 0.164ns (47.935%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         LDCE                         0.000     0.000 r  controller/FSM_onehot_ns_reg[5]/G
    SLICE_X50Y29         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  controller/FSM_onehot_ns_reg[5]/Q
                         net (fo=1, routed)           0.164     0.342    controller/FSM_onehot_ns_reg_n_0_[5]
    SLICE_X50Y30         FDRE                                         r  controller/FSM_onehot_cs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.827     1.954    controller/clk_IBUF_BUFG
    SLICE_X50Y30         FDRE                                         r  controller/FSM_onehot_cs_reg[5]/C

Slack:                    inf
  Source:                 reg_reg[64][2]/G
                            (positive level-sensitive latch)
  Destination:            transmitter/toOout/intData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.206ns (59.125%)  route 0.142ns (40.875%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         LDCE                         0.000     0.000 r  reg_reg[64][2]/G
    SLICE_X37Y38         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  reg_reg[64][2]/Q
                         net (fo=1, routed)           0.142     0.300    transmitter/toOout/intData_reg[7]_1[2]
    SLICE_X37Y36         LUT3 (Prop_lut3_I0_O)        0.048     0.348 r  transmitter/toOout/intData[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.348    transmitter/toOout/reg[0]_0[2]
    SLICE_X37Y36         FDRE                                         r  transmitter/toOout/intData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.827     1.954    transmitter/toOout/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  transmitter/toOout/intData_reg[2]/C

Slack:                    inf
  Source:                 controller/FSM_onehot_ns_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            controller/FSM_onehot_cs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.178ns (50.964%)  route 0.171ns (49.036%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         LDCE                         0.000     0.000 r  controller/FSM_onehot_ns_reg[10]/G
    SLICE_X50Y31         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  controller/FSM_onehot_ns_reg[10]/Q
                         net (fo=1, routed)           0.171     0.349    controller/FSM_onehot_ns_reg_n_0_[10]
    SLICE_X49Y31         FDRE                                         r  controller/FSM_onehot_cs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.827     1.954    controller/clk_IBUF_BUFG
    SLICE_X49Y31         FDRE                                         r  controller/FSM_onehot_cs_reg[10]/C

Slack:                    inf
  Source:                 controller/FSM_onehot_ns_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            controller/FSM_onehot_cs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.178ns (50.964%)  route 0.171ns (49.036%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         LDCE                         0.000     0.000 r  controller/FSM_onehot_ns_reg[16]/G
    SLICE_X50Y24         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  controller/FSM_onehot_ns_reg[16]/Q
                         net (fo=1, routed)           0.171     0.349    controller/FSM_onehot_ns_reg_n_0_[16]
    SLICE_X49Y24         FDRE                                         r  controller/FSM_onehot_cs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=639, routed)         0.820     1.947    controller/clk_IBUF_BUFG
    SLICE_X49Y24         FDRE                                         r  controller/FSM_onehot_cs_reg[16]/C





