// Seed: 2668365677
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2,
    input wire id_3
);
  wand id_5 = 1;
  wire id_6;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    output tri0 id_2,
    output wand id_3,
    input tri0 id_4,
    output logic id_5,
    input tri0 id_6,
    input supply0 id_7,
    output wand id_8
);
  initial begin
    if (1'b0) begin
      id_5 <= 1'b0;
    end
  end
  module_0(
      id_0, id_1, id_1, id_0
  );
endmodule
