<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>r300_reg.h source code [netbsd/sys/external/bsd/drm2/dist/drm/radeon/r300_reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/drm/radeon/r300_reg.h'; var root_path = '../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../..'>netbsd</a>/<a href='../../../../../..'>sys</a>/<a href='../../../../..'>external</a>/<a href='../../../..'>bsd</a>/<a href='../../..'>drm2</a>/<a href='../..'>dist</a>/<a href='..'>drm</a>/<a href='./'>radeon</a>/<a href='r300_reg.h.html'>r300_reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: r300_reg.h,v 1.2 2018/08/27 04:58:36 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright 2005 Nicolai Haehnle et al.</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright 2008 Advanced Micro Devices, Inc.</i></td></tr>
<tr><th id="6">6</th><td><i> * Copyright 2009 Jerome Glisse.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="9">9</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="10">10</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="11">11</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="12">12</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="13">13</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * The above copyright notice and this permission notice shall be included in</i></td></tr>
<tr><th id="16">16</th><td><i> * all copies or substantial portions of the Software.</i></td></tr>
<tr><th id="17">17</th><td><i> *</i></td></tr>
<tr><th id="18">18</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="19">19</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="20">20</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="21">21</th><td><i> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</i></td></tr>
<tr><th id="22">22</th><td><i> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</i></td></tr>
<tr><th id="23">23</th><td><i> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</i></td></tr>
<tr><th id="24">24</th><td><i> * OTHER DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="25">25</th><td><i> *</i></td></tr>
<tr><th id="26">26</th><td><i> * Authors: Nicolai Haehnle</i></td></tr>
<tr><th id="27">27</th><td><i> *          Jerome Glisse</i></td></tr>
<tr><th id="28">28</th><td><i> */</i></td></tr>
<tr><th id="29">29</th><td><u>#<span data-ppcond="29">ifndef</span> <span class="macro" data-ref="_M/_R300_REG_H_">_R300_REG_H_</span></u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/_R300_REG_H_" data-ref="_M/_R300_REG_H_">_R300_REG_H_</dfn></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/R300_SURF_TILE_MACRO" data-ref="_M/R300_SURF_TILE_MACRO">R300_SURF_TILE_MACRO</dfn> (1&lt;&lt;16)</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/R300_SURF_TILE_MICRO" data-ref="_M/R300_SURF_TILE_MICRO">R300_SURF_TILE_MICRO</dfn> (2&lt;&lt;16)</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/R300_SURF_TILE_BOTH" data-ref="_M/R300_SURF_TILE_BOTH">R300_SURF_TILE_BOTH</dfn> (3&lt;&lt;16)</u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/R300_MC_INIT_MISC_LAT_TIMER" data-ref="_M/R300_MC_INIT_MISC_LAT_TIMER">R300_MC_INIT_MISC_LAT_TIMER</dfn>	0x180</u></td></tr>
<tr><th id="38">38</th><td><u>#	define <dfn class="macro" id="_M/R300_MC_MISC__MC_CPR_INIT_LAT_SHIFT" data-ref="_M/R300_MC_MISC__MC_CPR_INIT_LAT_SHIFT">R300_MC_MISC__MC_CPR_INIT_LAT_SHIFT</dfn>	0</u></td></tr>
<tr><th id="39">39</th><td><u>#	define <dfn class="macro" id="_M/R300_MC_MISC__MC_VF_INIT_LAT_SHIFT" data-ref="_M/R300_MC_MISC__MC_VF_INIT_LAT_SHIFT">R300_MC_MISC__MC_VF_INIT_LAT_SHIFT</dfn>	4</u></td></tr>
<tr><th id="40">40</th><td><u>#	define <dfn class="macro" id="_M/R300_MC_MISC__MC_DISP0R_INIT_LAT_SHIFT" data-ref="_M/R300_MC_MISC__MC_DISP0R_INIT_LAT_SHIFT">R300_MC_MISC__MC_DISP0R_INIT_LAT_SHIFT</dfn>	8</u></td></tr>
<tr><th id="41">41</th><td><u>#	define <dfn class="macro" id="_M/R300_MC_MISC__MC_DISP1R_INIT_LAT_SHIFT" data-ref="_M/R300_MC_MISC__MC_DISP1R_INIT_LAT_SHIFT">R300_MC_MISC__MC_DISP1R_INIT_LAT_SHIFT</dfn>	12</u></td></tr>
<tr><th id="42">42</th><td><u>#	define <dfn class="macro" id="_M/R300_MC_MISC__MC_FIXED_INIT_LAT_SHIFT" data-ref="_M/R300_MC_MISC__MC_FIXED_INIT_LAT_SHIFT">R300_MC_MISC__MC_FIXED_INIT_LAT_SHIFT</dfn>	16</u></td></tr>
<tr><th id="43">43</th><td><u>#	define <dfn class="macro" id="_M/R300_MC_MISC__MC_E2R_INIT_LAT_SHIFT" data-ref="_M/R300_MC_MISC__MC_E2R_INIT_LAT_SHIFT">R300_MC_MISC__MC_E2R_INIT_LAT_SHIFT</dfn>	20</u></td></tr>
<tr><th id="44">44</th><td><u>#	define <dfn class="macro" id="_M/R300_MC_MISC__MC_SAME_PAGE_PRIO_SHIFT" data-ref="_M/R300_MC_MISC__MC_SAME_PAGE_PRIO_SHIFT">R300_MC_MISC__MC_SAME_PAGE_PRIO_SHIFT</dfn>	24</u></td></tr>
<tr><th id="45">45</th><td><u>#	define <dfn class="macro" id="_M/R300_MC_MISC__MC_GLOBW_INIT_LAT_SHIFT" data-ref="_M/R300_MC_MISC__MC_GLOBW_INIT_LAT_SHIFT">R300_MC_MISC__MC_GLOBW_INIT_LAT_SHIFT</dfn>	28</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/R300_MC_INIT_GFX_LAT_TIMER" data-ref="_M/R300_MC_INIT_GFX_LAT_TIMER">R300_MC_INIT_GFX_LAT_TIMER</dfn>	0x154</u></td></tr>
<tr><th id="48">48</th><td><u>#	define <dfn class="macro" id="_M/R300_MC_MISC__MC_G3D0R_INIT_LAT_SHIFT" data-ref="_M/R300_MC_MISC__MC_G3D0R_INIT_LAT_SHIFT">R300_MC_MISC__MC_G3D0R_INIT_LAT_SHIFT</dfn>	0</u></td></tr>
<tr><th id="49">49</th><td><u>#	define <dfn class="macro" id="_M/R300_MC_MISC__MC_G3D1R_INIT_LAT_SHIFT" data-ref="_M/R300_MC_MISC__MC_G3D1R_INIT_LAT_SHIFT">R300_MC_MISC__MC_G3D1R_INIT_LAT_SHIFT</dfn>	4</u></td></tr>
<tr><th id="50">50</th><td><u>#	define <dfn class="macro" id="_M/R300_MC_MISC__MC_G3D2R_INIT_LAT_SHIFT" data-ref="_M/R300_MC_MISC__MC_G3D2R_INIT_LAT_SHIFT">R300_MC_MISC__MC_G3D2R_INIT_LAT_SHIFT</dfn>	8</u></td></tr>
<tr><th id="51">51</th><td><u>#	define <dfn class="macro" id="_M/R300_MC_MISC__MC_G3D3R_INIT_LAT_SHIFT" data-ref="_M/R300_MC_MISC__MC_G3D3R_INIT_LAT_SHIFT">R300_MC_MISC__MC_G3D3R_INIT_LAT_SHIFT</dfn>	12</u></td></tr>
<tr><th id="52">52</th><td><u>#	define <dfn class="macro" id="_M/R300_MC_MISC__MC_TX0R_INIT_LAT_SHIFT" data-ref="_M/R300_MC_MISC__MC_TX0R_INIT_LAT_SHIFT">R300_MC_MISC__MC_TX0R_INIT_LAT_SHIFT</dfn>	16</u></td></tr>
<tr><th id="53">53</th><td><u>#	define <dfn class="macro" id="_M/R300_MC_MISC__MC_TX1R_INIT_LAT_SHIFT" data-ref="_M/R300_MC_MISC__MC_TX1R_INIT_LAT_SHIFT">R300_MC_MISC__MC_TX1R_INIT_LAT_SHIFT</dfn>	20</u></td></tr>
<tr><th id="54">54</th><td><u>#	define <dfn class="macro" id="_M/R300_MC_MISC__MC_GLOBR_INIT_LAT_SHIFT" data-ref="_M/R300_MC_MISC__MC_GLOBR_INIT_LAT_SHIFT">R300_MC_MISC__MC_GLOBR_INIT_LAT_SHIFT</dfn>	24</u></td></tr>
<tr><th id="55">55</th><td><u>#	define <dfn class="macro" id="_M/R300_MC_MISC__MC_GLOBW_FULL_LAT_SHIFT" data-ref="_M/R300_MC_MISC__MC_GLOBW_FULL_LAT_SHIFT">R300_MC_MISC__MC_GLOBW_FULL_LAT_SHIFT</dfn>	28</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><i>/*</i></td></tr>
<tr><th id="58">58</th><td><i> * This file contains registers and constants for the R300. They have been</i></td></tr>
<tr><th id="59">59</th><td><i> * found mostly by examining command buffers captured using glxtest, as well</i></td></tr>
<tr><th id="60">60</th><td><i> * as by extrapolating some known registers and constants from the R200.</i></td></tr>
<tr><th id="61">61</th><td><i> * I am fairly certain that they are correct unless stated otherwise</i></td></tr>
<tr><th id="62">62</th><td><i> * in comments.</i></td></tr>
<tr><th id="63">63</th><td><i> */</i></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/R300_SE_VPORT_XSCALE" data-ref="_M/R300_SE_VPORT_XSCALE">R300_SE_VPORT_XSCALE</dfn>                0x1D98</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/R300_SE_VPORT_XOFFSET" data-ref="_M/R300_SE_VPORT_XOFFSET">R300_SE_VPORT_XOFFSET</dfn>               0x1D9C</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/R300_SE_VPORT_YSCALE" data-ref="_M/R300_SE_VPORT_YSCALE">R300_SE_VPORT_YSCALE</dfn>                0x1DA0</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/R300_SE_VPORT_YOFFSET" data-ref="_M/R300_SE_VPORT_YOFFSET">R300_SE_VPORT_YOFFSET</dfn>               0x1DA4</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/R300_SE_VPORT_ZSCALE" data-ref="_M/R300_SE_VPORT_ZSCALE">R300_SE_VPORT_ZSCALE</dfn>                0x1DA8</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/R300_SE_VPORT_ZOFFSET" data-ref="_M/R300_SE_VPORT_ZOFFSET">R300_SE_VPORT_ZOFFSET</dfn>               0x1DAC</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><i>/*</i></td></tr>
<tr><th id="74">74</th><td><i> * Vertex Array Processing (VAP) Control</i></td></tr>
<tr><th id="75">75</th><td><i> * Stolen from r200 code from Christoph Brill (It's a guess!)</i></td></tr>
<tr><th id="76">76</th><td><i> */</i></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_CNTL" data-ref="_M/R300_VAP_CNTL">R300_VAP_CNTL</dfn>	0x2080</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i>/* This register is written directly and also starts data section</i></td></tr>
<tr><th id="80">80</th><td><i> * in many 3d CP_PACKET3's</i></td></tr>
<tr><th id="81">81</th><td><i> */</i></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_VF_CNTL" data-ref="_M/R300_VAP_VF_CNTL">R300_VAP_VF_CNTL</dfn>	0x2084</u></td></tr>
<tr><th id="83">83</th><td><u>#	define	<dfn class="macro" id="_M/R300_VAP_VF_CNTL__PRIM_TYPE__SHIFT" data-ref="_M/R300_VAP_VF_CNTL__PRIM_TYPE__SHIFT">R300_VAP_VF_CNTL__PRIM_TYPE__SHIFT</dfn>              0</u></td></tr>
<tr><th id="84">84</th><td><u>#	define  <dfn class="macro" id="_M/R300_VAP_VF_CNTL__PRIM_NONE" data-ref="_M/R300_VAP_VF_CNTL__PRIM_NONE">R300_VAP_VF_CNTL__PRIM_NONE</dfn>                     (0&lt;&lt;0)</u></td></tr>
<tr><th id="85">85</th><td><u>#	define  <dfn class="macro" id="_M/R300_VAP_VF_CNTL__PRIM_POINTS" data-ref="_M/R300_VAP_VF_CNTL__PRIM_POINTS">R300_VAP_VF_CNTL__PRIM_POINTS</dfn>                   (1&lt;&lt;0)</u></td></tr>
<tr><th id="86">86</th><td><u>#	define  <dfn class="macro" id="_M/R300_VAP_VF_CNTL__PRIM_LINES" data-ref="_M/R300_VAP_VF_CNTL__PRIM_LINES">R300_VAP_VF_CNTL__PRIM_LINES</dfn>                    (2&lt;&lt;0)</u></td></tr>
<tr><th id="87">87</th><td><u>#	define  <dfn class="macro" id="_M/R300_VAP_VF_CNTL__PRIM_LINE_STRIP" data-ref="_M/R300_VAP_VF_CNTL__PRIM_LINE_STRIP">R300_VAP_VF_CNTL__PRIM_LINE_STRIP</dfn>               (3&lt;&lt;0)</u></td></tr>
<tr><th id="88">88</th><td><u>#	define  <dfn class="macro" id="_M/R300_VAP_VF_CNTL__PRIM_TRIANGLES" data-ref="_M/R300_VAP_VF_CNTL__PRIM_TRIANGLES">R300_VAP_VF_CNTL__PRIM_TRIANGLES</dfn>                (4&lt;&lt;0)</u></td></tr>
<tr><th id="89">89</th><td><u>#	define  <dfn class="macro" id="_M/R300_VAP_VF_CNTL__PRIM_TRIANGLE_FAN" data-ref="_M/R300_VAP_VF_CNTL__PRIM_TRIANGLE_FAN">R300_VAP_VF_CNTL__PRIM_TRIANGLE_FAN</dfn>             (5&lt;&lt;0)</u></td></tr>
<tr><th id="90">90</th><td><u>#	define  <dfn class="macro" id="_M/R300_VAP_VF_CNTL__PRIM_TRIANGLE_STRIP" data-ref="_M/R300_VAP_VF_CNTL__PRIM_TRIANGLE_STRIP">R300_VAP_VF_CNTL__PRIM_TRIANGLE_STRIP</dfn>           (6&lt;&lt;0)</u></td></tr>
<tr><th id="91">91</th><td><u>#	define  <dfn class="macro" id="_M/R300_VAP_VF_CNTL__PRIM_LINE_LOOP" data-ref="_M/R300_VAP_VF_CNTL__PRIM_LINE_LOOP">R300_VAP_VF_CNTL__PRIM_LINE_LOOP</dfn>                (12&lt;&lt;0)</u></td></tr>
<tr><th id="92">92</th><td><u>#	define  <dfn class="macro" id="_M/R300_VAP_VF_CNTL__PRIM_QUADS" data-ref="_M/R300_VAP_VF_CNTL__PRIM_QUADS">R300_VAP_VF_CNTL__PRIM_QUADS</dfn>                    (13&lt;&lt;0)</u></td></tr>
<tr><th id="93">93</th><td><u>#	define  <dfn class="macro" id="_M/R300_VAP_VF_CNTL__PRIM_QUAD_STRIP" data-ref="_M/R300_VAP_VF_CNTL__PRIM_QUAD_STRIP">R300_VAP_VF_CNTL__PRIM_QUAD_STRIP</dfn>               (14&lt;&lt;0)</u></td></tr>
<tr><th id="94">94</th><td><u>#	define  <dfn class="macro" id="_M/R300_VAP_VF_CNTL__PRIM_POLYGON" data-ref="_M/R300_VAP_VF_CNTL__PRIM_POLYGON">R300_VAP_VF_CNTL__PRIM_POLYGON</dfn>                  (15&lt;&lt;0)</u></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><u>#	define	<dfn class="macro" id="_M/R300_VAP_VF_CNTL__PRIM_WALK__SHIFT" data-ref="_M/R300_VAP_VF_CNTL__PRIM_WALK__SHIFT">R300_VAP_VF_CNTL__PRIM_WALK__SHIFT</dfn>              4</u></td></tr>
<tr><th id="97">97</th><td>	<i>/* State based - direct writes to registers trigger vertex</i></td></tr>
<tr><th id="98">98</th><td><i>           generation */</i></td></tr>
<tr><th id="99">99</th><td><u>#	define	<dfn class="macro" id="_M/R300_VAP_VF_CNTL__PRIM_WALK_STATE_BASED" data-ref="_M/R300_VAP_VF_CNTL__PRIM_WALK_STATE_BASED">R300_VAP_VF_CNTL__PRIM_WALK_STATE_BASED</dfn>         (0&lt;&lt;4)</u></td></tr>
<tr><th id="100">100</th><td><u>#	define	<dfn class="macro" id="_M/R300_VAP_VF_CNTL__PRIM_WALK_INDICES" data-ref="_M/R300_VAP_VF_CNTL__PRIM_WALK_INDICES">R300_VAP_VF_CNTL__PRIM_WALK_INDICES</dfn>             (1&lt;&lt;4)</u></td></tr>
<tr><th id="101">101</th><td><u>#	define	<dfn class="macro" id="_M/R300_VAP_VF_CNTL__PRIM_WALK_VERTEX_LIST" data-ref="_M/R300_VAP_VF_CNTL__PRIM_WALK_VERTEX_LIST">R300_VAP_VF_CNTL__PRIM_WALK_VERTEX_LIST</dfn>         (2&lt;&lt;4)</u></td></tr>
<tr><th id="102">102</th><td><u>#	define	<dfn class="macro" id="_M/R300_VAP_VF_CNTL__PRIM_WALK_VERTEX_EMBEDDED" data-ref="_M/R300_VAP_VF_CNTL__PRIM_WALK_VERTEX_EMBEDDED">R300_VAP_VF_CNTL__PRIM_WALK_VERTEX_EMBEDDED</dfn>     (3&lt;&lt;4)</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>	<i>/* I don't think I saw these three used.. */</i></td></tr>
<tr><th id="105">105</th><td><u>#	define	<dfn class="macro" id="_M/R300_VAP_VF_CNTL__COLOR_ORDER__SHIFT" data-ref="_M/R300_VAP_VF_CNTL__COLOR_ORDER__SHIFT">R300_VAP_VF_CNTL__COLOR_ORDER__SHIFT</dfn>            6</u></td></tr>
<tr><th id="106">106</th><td><u>#	define	<dfn class="macro" id="_M/R300_VAP_VF_CNTL__TCL_OUTPUT_CTL_ENA__SHIFT" data-ref="_M/R300_VAP_VF_CNTL__TCL_OUTPUT_CTL_ENA__SHIFT">R300_VAP_VF_CNTL__TCL_OUTPUT_CTL_ENA__SHIFT</dfn>     9</u></td></tr>
<tr><th id="107">107</th><td><u>#	define	<dfn class="macro" id="_M/R300_VAP_VF_CNTL__PROG_STREAM_ENA__SHIFT" data-ref="_M/R300_VAP_VF_CNTL__PROG_STREAM_ENA__SHIFT">R300_VAP_VF_CNTL__PROG_STREAM_ENA__SHIFT</dfn>        10</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>	<i>/* index size - when not set the indices are assumed to be 16 bit */</i></td></tr>
<tr><th id="110">110</th><td><u>#	define	<dfn class="macro" id="_M/R300_VAP_VF_CNTL__INDEX_SIZE_32bit" data-ref="_M/R300_VAP_VF_CNTL__INDEX_SIZE_32bit">R300_VAP_VF_CNTL__INDEX_SIZE_32bit</dfn>              (1&lt;&lt;11)</u></td></tr>
<tr><th id="111">111</th><td>	<i>/* number of vertices */</i></td></tr>
<tr><th id="112">112</th><td><u>#	define	<dfn class="macro" id="_M/R300_VAP_VF_CNTL__NUM_VERTICES__SHIFT" data-ref="_M/R300_VAP_VF_CNTL__NUM_VERTICES__SHIFT">R300_VAP_VF_CNTL__NUM_VERTICES__SHIFT</dfn>           16</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><i>/* BEGIN: Wild guesses */</i></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_OUTPUT_VTX_FMT_0" data-ref="_M/R300_VAP_OUTPUT_VTX_FMT_0">R300_VAP_OUTPUT_VTX_FMT_0</dfn>           0x2090</u></td></tr>
<tr><th id="116">116</th><td><u>#       define <dfn class="macro" id="_M/R300_VAP_OUTPUT_VTX_FMT_0__POS_PRESENT" data-ref="_M/R300_VAP_OUTPUT_VTX_FMT_0__POS_PRESENT">R300_VAP_OUTPUT_VTX_FMT_0__POS_PRESENT</dfn>     (1&lt;&lt;0)</u></td></tr>
<tr><th id="117">117</th><td><u>#       define <dfn class="macro" id="_M/R300_VAP_OUTPUT_VTX_FMT_0__COLOR_PRESENT" data-ref="_M/R300_VAP_OUTPUT_VTX_FMT_0__COLOR_PRESENT">R300_VAP_OUTPUT_VTX_FMT_0__COLOR_PRESENT</dfn>   (1&lt;&lt;1)</u></td></tr>
<tr><th id="118">118</th><td><u>#       define <dfn class="macro" id="_M/R300_VAP_OUTPUT_VTX_FMT_0__COLOR_1_PRESENT" data-ref="_M/R300_VAP_OUTPUT_VTX_FMT_0__COLOR_1_PRESENT">R300_VAP_OUTPUT_VTX_FMT_0__COLOR_1_PRESENT</dfn> (1&lt;&lt;2)  /* GUESS */</u></td></tr>
<tr><th id="119">119</th><td><u>#       define <dfn class="macro" id="_M/R300_VAP_OUTPUT_VTX_FMT_0__COLOR_2_PRESENT" data-ref="_M/R300_VAP_OUTPUT_VTX_FMT_0__COLOR_2_PRESENT">R300_VAP_OUTPUT_VTX_FMT_0__COLOR_2_PRESENT</dfn> (1&lt;&lt;3)  /* GUESS */</u></td></tr>
<tr><th id="120">120</th><td><u>#       define <dfn class="macro" id="_M/R300_VAP_OUTPUT_VTX_FMT_0__COLOR_3_PRESENT" data-ref="_M/R300_VAP_OUTPUT_VTX_FMT_0__COLOR_3_PRESENT">R300_VAP_OUTPUT_VTX_FMT_0__COLOR_3_PRESENT</dfn> (1&lt;&lt;4)  /* GUESS */</u></td></tr>
<tr><th id="121">121</th><td><u>#       define <dfn class="macro" id="_M/R300_VAP_OUTPUT_VTX_FMT_0__PT_SIZE_PRESENT" data-ref="_M/R300_VAP_OUTPUT_VTX_FMT_0__PT_SIZE_PRESENT">R300_VAP_OUTPUT_VTX_FMT_0__PT_SIZE_PRESENT</dfn> (1&lt;&lt;16) /* GUESS */</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_OUTPUT_VTX_FMT_1" data-ref="_M/R300_VAP_OUTPUT_VTX_FMT_1">R300_VAP_OUTPUT_VTX_FMT_1</dfn>           0x2094</u></td></tr>
<tr><th id="124">124</th><td>	<i>/* each of the following is 3 bits wide, specifies number</i></td></tr>
<tr><th id="125">125</th><td><i>	   of components */</i></td></tr>
<tr><th id="126">126</th><td><u>#       define <dfn class="macro" id="_M/R300_VAP_OUTPUT_VTX_FMT_1__TEX_0_COMP_CNT_SHIFT" data-ref="_M/R300_VAP_OUTPUT_VTX_FMT_1__TEX_0_COMP_CNT_SHIFT">R300_VAP_OUTPUT_VTX_FMT_1__TEX_0_COMP_CNT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="127">127</th><td><u>#       define <dfn class="macro" id="_M/R300_VAP_OUTPUT_VTX_FMT_1__TEX_1_COMP_CNT_SHIFT" data-ref="_M/R300_VAP_OUTPUT_VTX_FMT_1__TEX_1_COMP_CNT_SHIFT">R300_VAP_OUTPUT_VTX_FMT_1__TEX_1_COMP_CNT_SHIFT</dfn> 3</u></td></tr>
<tr><th id="128">128</th><td><u>#       define <dfn class="macro" id="_M/R300_VAP_OUTPUT_VTX_FMT_1__TEX_2_COMP_CNT_SHIFT" data-ref="_M/R300_VAP_OUTPUT_VTX_FMT_1__TEX_2_COMP_CNT_SHIFT">R300_VAP_OUTPUT_VTX_FMT_1__TEX_2_COMP_CNT_SHIFT</dfn> 6</u></td></tr>
<tr><th id="129">129</th><td><u>#       define <dfn class="macro" id="_M/R300_VAP_OUTPUT_VTX_FMT_1__TEX_3_COMP_CNT_SHIFT" data-ref="_M/R300_VAP_OUTPUT_VTX_FMT_1__TEX_3_COMP_CNT_SHIFT">R300_VAP_OUTPUT_VTX_FMT_1__TEX_3_COMP_CNT_SHIFT</dfn> 9</u></td></tr>
<tr><th id="130">130</th><td><u>#       define <dfn class="macro" id="_M/R300_VAP_OUTPUT_VTX_FMT_1__TEX_4_COMP_CNT_SHIFT" data-ref="_M/R300_VAP_OUTPUT_VTX_FMT_1__TEX_4_COMP_CNT_SHIFT">R300_VAP_OUTPUT_VTX_FMT_1__TEX_4_COMP_CNT_SHIFT</dfn> 12</u></td></tr>
<tr><th id="131">131</th><td><u>#       define <dfn class="macro" id="_M/R300_VAP_OUTPUT_VTX_FMT_1__TEX_5_COMP_CNT_SHIFT" data-ref="_M/R300_VAP_OUTPUT_VTX_FMT_1__TEX_5_COMP_CNT_SHIFT">R300_VAP_OUTPUT_VTX_FMT_1__TEX_5_COMP_CNT_SHIFT</dfn> 15</u></td></tr>
<tr><th id="132">132</th><td><u>#       define <dfn class="macro" id="_M/R300_VAP_OUTPUT_VTX_FMT_1__TEX_6_COMP_CNT_SHIFT" data-ref="_M/R300_VAP_OUTPUT_VTX_FMT_1__TEX_6_COMP_CNT_SHIFT">R300_VAP_OUTPUT_VTX_FMT_1__TEX_6_COMP_CNT_SHIFT</dfn> 18</u></td></tr>
<tr><th id="133">133</th><td><u>#       define <dfn class="macro" id="_M/R300_VAP_OUTPUT_VTX_FMT_1__TEX_7_COMP_CNT_SHIFT" data-ref="_M/R300_VAP_OUTPUT_VTX_FMT_1__TEX_7_COMP_CNT_SHIFT">R300_VAP_OUTPUT_VTX_FMT_1__TEX_7_COMP_CNT_SHIFT</dfn> 21</u></td></tr>
<tr><th id="134">134</th><td><i>/* END: Wild guesses */</i></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/R300_SE_VTE_CNTL" data-ref="_M/R300_SE_VTE_CNTL">R300_SE_VTE_CNTL</dfn>                  0x20b0</u></td></tr>
<tr><th id="137">137</th><td><u>#	define     <dfn class="macro" id="_M/R300_VPORT_X_SCALE_ENA" data-ref="_M/R300_VPORT_X_SCALE_ENA">R300_VPORT_X_SCALE_ENA</dfn>                0x00000001</u></td></tr>
<tr><th id="138">138</th><td><u>#	define     <dfn class="macro" id="_M/R300_VPORT_X_OFFSET_ENA" data-ref="_M/R300_VPORT_X_OFFSET_ENA">R300_VPORT_X_OFFSET_ENA</dfn>               0x00000002</u></td></tr>
<tr><th id="139">139</th><td><u>#	define     <dfn class="macro" id="_M/R300_VPORT_Y_SCALE_ENA" data-ref="_M/R300_VPORT_Y_SCALE_ENA">R300_VPORT_Y_SCALE_ENA</dfn>                0x00000004</u></td></tr>
<tr><th id="140">140</th><td><u>#	define     <dfn class="macro" id="_M/R300_VPORT_Y_OFFSET_ENA" data-ref="_M/R300_VPORT_Y_OFFSET_ENA">R300_VPORT_Y_OFFSET_ENA</dfn>               0x00000008</u></td></tr>
<tr><th id="141">141</th><td><u>#	define     <dfn class="macro" id="_M/R300_VPORT_Z_SCALE_ENA" data-ref="_M/R300_VPORT_Z_SCALE_ENA">R300_VPORT_Z_SCALE_ENA</dfn>                0x00000010</u></td></tr>
<tr><th id="142">142</th><td><u>#	define     <dfn class="macro" id="_M/R300_VPORT_Z_OFFSET_ENA" data-ref="_M/R300_VPORT_Z_OFFSET_ENA">R300_VPORT_Z_OFFSET_ENA</dfn>               0x00000020</u></td></tr>
<tr><th id="143">143</th><td><u>#	define     <dfn class="macro" id="_M/R300_VTX_XY_FMT" data-ref="_M/R300_VTX_XY_FMT">R300_VTX_XY_FMT</dfn>                       0x00000100</u></td></tr>
<tr><th id="144">144</th><td><u>#	define     <dfn class="macro" id="_M/R300_VTX_Z_FMT" data-ref="_M/R300_VTX_Z_FMT">R300_VTX_Z_FMT</dfn>                        0x00000200</u></td></tr>
<tr><th id="145">145</th><td><u>#	define     <dfn class="macro" id="_M/R300_VTX_W0_FMT" data-ref="_M/R300_VTX_W0_FMT">R300_VTX_W0_FMT</dfn>                       0x00000400</u></td></tr>
<tr><th id="146">146</th><td><u>#	define     <dfn class="macro" id="_M/R300_VTX_W0_NORMALIZE" data-ref="_M/R300_VTX_W0_NORMALIZE">R300_VTX_W0_NORMALIZE</dfn>                 0x00000800</u></td></tr>
<tr><th id="147">147</th><td><u>#	define     <dfn class="macro" id="_M/R300_VTX_ST_DENORMALIZED" data-ref="_M/R300_VTX_ST_DENORMALIZED">R300_VTX_ST_DENORMALIZED</dfn>              0x00001000</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><i>/* BEGIN: Vertex data assembly - lots of uncertainties */</i></td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><i>/* gap */</i></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_CNTL_STATUS" data-ref="_M/R300_VAP_CNTL_STATUS">R300_VAP_CNTL_STATUS</dfn>              0x2140</u></td></tr>
<tr><th id="154">154</th><td><u>#	define <dfn class="macro" id="_M/R300_VC_NO_SWAP" data-ref="_M/R300_VC_NO_SWAP">R300_VC_NO_SWAP</dfn>                  (0 &lt;&lt; 0)</u></td></tr>
<tr><th id="155">155</th><td><u>#	define <dfn class="macro" id="_M/R300_VC_16BIT_SWAP" data-ref="_M/R300_VC_16BIT_SWAP">R300_VC_16BIT_SWAP</dfn>               (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="156">156</th><td><u>#	define <dfn class="macro" id="_M/R300_VC_32BIT_SWAP" data-ref="_M/R300_VC_32BIT_SWAP">R300_VC_32BIT_SWAP</dfn>               (2 &lt;&lt; 0)</u></td></tr>
<tr><th id="157">157</th><td><u>#	define <dfn class="macro" id="_M/R300_VAP_TCL_BYPASS" data-ref="_M/R300_VAP_TCL_BYPASS">R300_VAP_TCL_BYPASS</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><i>/* gap */</i></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><i>/* Where do we get our vertex data?</i></td></tr>
<tr><th id="162">162</th><td><i> *</i></td></tr>
<tr><th id="163">163</th><td><i> * Vertex data either comes either from immediate mode registers or from</i></td></tr>
<tr><th id="164">164</th><td><i> * vertex arrays.</i></td></tr>
<tr><th id="165">165</th><td><i> * There appears to be no mixed mode (though we can force the pitch of</i></td></tr>
<tr><th id="166">166</th><td><i> * vertex arrays to 0, effectively reusing the same element over and over</i></td></tr>
<tr><th id="167">167</th><td><i> * again).</i></td></tr>
<tr><th id="168">168</th><td><i> *</i></td></tr>
<tr><th id="169">169</th><td><i> * Immediate mode is controlled by the INPUT_CNTL registers. I am not sure</i></td></tr>
<tr><th id="170">170</th><td><i> * if these registers influence vertex array processing.</i></td></tr>
<tr><th id="171">171</th><td><i> *</i></td></tr>
<tr><th id="172">172</th><td><i> * Vertex arrays are controlled via the 3D_LOAD_VBPNTR packet3.</i></td></tr>
<tr><th id="173">173</th><td><i> *</i></td></tr>
<tr><th id="174">174</th><td><i> * In both cases, vertex attributes are then passed through INPUT_ROUTE.</i></td></tr>
<tr><th id="175">175</th><td><i> *</i></td></tr>
<tr><th id="176">176</th><td><i> * Beginning with INPUT_ROUTE_0_0 is a list of WORDs that route vertex data</i></td></tr>
<tr><th id="177">177</th><td><i> * into the vertex processor's input registers.</i></td></tr>
<tr><th id="178">178</th><td><i> * The first word routes the first input, the second word the second, etc.</i></td></tr>
<tr><th id="179">179</th><td><i> * The corresponding input is routed into the register with the given index.</i></td></tr>
<tr><th id="180">180</th><td><i> * The list is ended by a word with INPUT_ROUTE_END set.</i></td></tr>
<tr><th id="181">181</th><td><i> *</i></td></tr>
<tr><th id="182">182</th><td><i> * Always set COMPONENTS_4 in immediate mode.</i></td></tr>
<tr><th id="183">183</th><td><i> */</i></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_INPUT_ROUTE_0_0" data-ref="_M/R300_VAP_INPUT_ROUTE_0_0">R300_VAP_INPUT_ROUTE_0_0</dfn>            0x2150</u></td></tr>
<tr><th id="186">186</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_ROUTE_COMPONENTS_1" data-ref="_M/R300_INPUT_ROUTE_COMPONENTS_1">R300_INPUT_ROUTE_COMPONENTS_1</dfn>     (0 &lt;&lt; 0)</u></td></tr>
<tr><th id="187">187</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_ROUTE_COMPONENTS_2" data-ref="_M/R300_INPUT_ROUTE_COMPONENTS_2">R300_INPUT_ROUTE_COMPONENTS_2</dfn>     (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="188">188</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_ROUTE_COMPONENTS_3" data-ref="_M/R300_INPUT_ROUTE_COMPONENTS_3">R300_INPUT_ROUTE_COMPONENTS_3</dfn>     (2 &lt;&lt; 0)</u></td></tr>
<tr><th id="189">189</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_ROUTE_COMPONENTS_4" data-ref="_M/R300_INPUT_ROUTE_COMPONENTS_4">R300_INPUT_ROUTE_COMPONENTS_4</dfn>     (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="190">190</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_ROUTE_COMPONENTS_RGBA" data-ref="_M/R300_INPUT_ROUTE_COMPONENTS_RGBA">R300_INPUT_ROUTE_COMPONENTS_RGBA</dfn>  (4 &lt;&lt; 0) /* GUESS */</u></td></tr>
<tr><th id="191">191</th><td><u>#       define <dfn class="macro" id="_M/R300_VAP_INPUT_ROUTE_IDX_SHIFT" data-ref="_M/R300_VAP_INPUT_ROUTE_IDX_SHIFT">R300_VAP_INPUT_ROUTE_IDX_SHIFT</dfn>    8</u></td></tr>
<tr><th id="192">192</th><td><u>#       define <dfn class="macro" id="_M/R300_VAP_INPUT_ROUTE_IDX_MASK" data-ref="_M/R300_VAP_INPUT_ROUTE_IDX_MASK">R300_VAP_INPUT_ROUTE_IDX_MASK</dfn>     (31 &lt;&lt; 8) /* GUESS */</u></td></tr>
<tr><th id="193">193</th><td><u>#       define <dfn class="macro" id="_M/R300_VAP_INPUT_ROUTE_END" data-ref="_M/R300_VAP_INPUT_ROUTE_END">R300_VAP_INPUT_ROUTE_END</dfn>          (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="194">194</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_ROUTE_IMMEDIATE_MODE" data-ref="_M/R300_INPUT_ROUTE_IMMEDIATE_MODE">R300_INPUT_ROUTE_IMMEDIATE_MODE</dfn>   (0 &lt;&lt; 14) /* GUESS */</u></td></tr>
<tr><th id="195">195</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_ROUTE_FLOAT" data-ref="_M/R300_INPUT_ROUTE_FLOAT">R300_INPUT_ROUTE_FLOAT</dfn>            (1 &lt;&lt; 14) /* GUESS */</u></td></tr>
<tr><th id="196">196</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_ROUTE_UNSIGNED_BYTE" data-ref="_M/R300_INPUT_ROUTE_UNSIGNED_BYTE">R300_INPUT_ROUTE_UNSIGNED_BYTE</dfn>    (2 &lt;&lt; 14) /* GUESS */</u></td></tr>
<tr><th id="197">197</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_ROUTE_FLOAT_COLOR" data-ref="_M/R300_INPUT_ROUTE_FLOAT_COLOR">R300_INPUT_ROUTE_FLOAT_COLOR</dfn>      (3 &lt;&lt; 14) /* GUESS */</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_INPUT_ROUTE_0_1" data-ref="_M/R300_VAP_INPUT_ROUTE_0_1">R300_VAP_INPUT_ROUTE_0_1</dfn>            0x2154</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_INPUT_ROUTE_0_2" data-ref="_M/R300_VAP_INPUT_ROUTE_0_2">R300_VAP_INPUT_ROUTE_0_2</dfn>            0x2158</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_INPUT_ROUTE_0_3" data-ref="_M/R300_VAP_INPUT_ROUTE_0_3">R300_VAP_INPUT_ROUTE_0_3</dfn>            0x215C</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_INPUT_ROUTE_0_4" data-ref="_M/R300_VAP_INPUT_ROUTE_0_4">R300_VAP_INPUT_ROUTE_0_4</dfn>            0x2160</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_INPUT_ROUTE_0_5" data-ref="_M/R300_VAP_INPUT_ROUTE_0_5">R300_VAP_INPUT_ROUTE_0_5</dfn>            0x2164</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_INPUT_ROUTE_0_6" data-ref="_M/R300_VAP_INPUT_ROUTE_0_6">R300_VAP_INPUT_ROUTE_0_6</dfn>            0x2168</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_INPUT_ROUTE_0_7" data-ref="_M/R300_VAP_INPUT_ROUTE_0_7">R300_VAP_INPUT_ROUTE_0_7</dfn>            0x216C</u></td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><i>/* gap */</i></td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><i>/* Notes:</i></td></tr>
<tr><th id="209">209</th><td><i> *  - always set up to produce at least two attributes:</i></td></tr>
<tr><th id="210">210</th><td><i> *    if vertex program uses only position, fglrx will set normal, too</i></td></tr>
<tr><th id="211">211</th><td><i> *  - INPUT_CNTL_0_COLOR and INPUT_CNTL_COLOR bits are always equal.</i></td></tr>
<tr><th id="212">212</th><td><i> */</i></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_INPUT_CNTL_0" data-ref="_M/R300_VAP_INPUT_CNTL_0">R300_VAP_INPUT_CNTL_0</dfn>               0x2180</u></td></tr>
<tr><th id="214">214</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_CNTL_0_COLOR" data-ref="_M/R300_INPUT_CNTL_0_COLOR">R300_INPUT_CNTL_0_COLOR</dfn>           0x00000001</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_INPUT_CNTL_1" data-ref="_M/R300_VAP_INPUT_CNTL_1">R300_VAP_INPUT_CNTL_1</dfn>               0x2184</u></td></tr>
<tr><th id="216">216</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_CNTL_POS" data-ref="_M/R300_INPUT_CNTL_POS">R300_INPUT_CNTL_POS</dfn>               0x00000001</u></td></tr>
<tr><th id="217">217</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_CNTL_NORMAL" data-ref="_M/R300_INPUT_CNTL_NORMAL">R300_INPUT_CNTL_NORMAL</dfn>            0x00000002</u></td></tr>
<tr><th id="218">218</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_CNTL_COLOR" data-ref="_M/R300_INPUT_CNTL_COLOR">R300_INPUT_CNTL_COLOR</dfn>             0x00000004</u></td></tr>
<tr><th id="219">219</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_CNTL_TC0" data-ref="_M/R300_INPUT_CNTL_TC0">R300_INPUT_CNTL_TC0</dfn>               0x00000400</u></td></tr>
<tr><th id="220">220</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_CNTL_TC1" data-ref="_M/R300_INPUT_CNTL_TC1">R300_INPUT_CNTL_TC1</dfn>               0x00000800</u></td></tr>
<tr><th id="221">221</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_CNTL_TC2" data-ref="_M/R300_INPUT_CNTL_TC2">R300_INPUT_CNTL_TC2</dfn>               0x00001000 /* GUESS */</u></td></tr>
<tr><th id="222">222</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_CNTL_TC3" data-ref="_M/R300_INPUT_CNTL_TC3">R300_INPUT_CNTL_TC3</dfn>               0x00002000 /* GUESS */</u></td></tr>
<tr><th id="223">223</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_CNTL_TC4" data-ref="_M/R300_INPUT_CNTL_TC4">R300_INPUT_CNTL_TC4</dfn>               0x00004000 /* GUESS */</u></td></tr>
<tr><th id="224">224</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_CNTL_TC5" data-ref="_M/R300_INPUT_CNTL_TC5">R300_INPUT_CNTL_TC5</dfn>               0x00008000 /* GUESS */</u></td></tr>
<tr><th id="225">225</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_CNTL_TC6" data-ref="_M/R300_INPUT_CNTL_TC6">R300_INPUT_CNTL_TC6</dfn>               0x00010000 /* GUESS */</u></td></tr>
<tr><th id="226">226</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_CNTL_TC7" data-ref="_M/R300_INPUT_CNTL_TC7">R300_INPUT_CNTL_TC7</dfn>               0x00020000 /* GUESS */</u></td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><i>/* gap */</i></td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><i>/* Words parallel to INPUT_ROUTE_0; All words that are active in INPUT_ROUTE_0</i></td></tr>
<tr><th id="231">231</th><td><i> * are set to a swizzling bit pattern, other words are 0.</i></td></tr>
<tr><th id="232">232</th><td><i> *</i></td></tr>
<tr><th id="233">233</th><td><i> * In immediate mode, the pattern is always set to xyzw. In vertex array</i></td></tr>
<tr><th id="234">234</th><td><i> * mode, the swizzling pattern is e.g. used to set zw components in texture</i></td></tr>
<tr><th id="235">235</th><td><i> * coordinates with only tweo components.</i></td></tr>
<tr><th id="236">236</th><td><i> */</i></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_INPUT_ROUTE_1_0" data-ref="_M/R300_VAP_INPUT_ROUTE_1_0">R300_VAP_INPUT_ROUTE_1_0</dfn>            0x21E0</u></td></tr>
<tr><th id="238">238</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_ROUTE_SELECT_X" data-ref="_M/R300_INPUT_ROUTE_SELECT_X">R300_INPUT_ROUTE_SELECT_X</dfn>    0</u></td></tr>
<tr><th id="239">239</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_ROUTE_SELECT_Y" data-ref="_M/R300_INPUT_ROUTE_SELECT_Y">R300_INPUT_ROUTE_SELECT_Y</dfn>    1</u></td></tr>
<tr><th id="240">240</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_ROUTE_SELECT_Z" data-ref="_M/R300_INPUT_ROUTE_SELECT_Z">R300_INPUT_ROUTE_SELECT_Z</dfn>    2</u></td></tr>
<tr><th id="241">241</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_ROUTE_SELECT_W" data-ref="_M/R300_INPUT_ROUTE_SELECT_W">R300_INPUT_ROUTE_SELECT_W</dfn>    3</u></td></tr>
<tr><th id="242">242</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_ROUTE_SELECT_ZERO" data-ref="_M/R300_INPUT_ROUTE_SELECT_ZERO">R300_INPUT_ROUTE_SELECT_ZERO</dfn> 4</u></td></tr>
<tr><th id="243">243</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_ROUTE_SELECT_ONE" data-ref="_M/R300_INPUT_ROUTE_SELECT_ONE">R300_INPUT_ROUTE_SELECT_ONE</dfn>  5</u></td></tr>
<tr><th id="244">244</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_ROUTE_SELECT_MASK" data-ref="_M/R300_INPUT_ROUTE_SELECT_MASK">R300_INPUT_ROUTE_SELECT_MASK</dfn> 7</u></td></tr>
<tr><th id="245">245</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_ROUTE_X_SHIFT" data-ref="_M/R300_INPUT_ROUTE_X_SHIFT">R300_INPUT_ROUTE_X_SHIFT</dfn>     0</u></td></tr>
<tr><th id="246">246</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_ROUTE_Y_SHIFT" data-ref="_M/R300_INPUT_ROUTE_Y_SHIFT">R300_INPUT_ROUTE_Y_SHIFT</dfn>     3</u></td></tr>
<tr><th id="247">247</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_ROUTE_Z_SHIFT" data-ref="_M/R300_INPUT_ROUTE_Z_SHIFT">R300_INPUT_ROUTE_Z_SHIFT</dfn>     6</u></td></tr>
<tr><th id="248">248</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_ROUTE_W_SHIFT" data-ref="_M/R300_INPUT_ROUTE_W_SHIFT">R300_INPUT_ROUTE_W_SHIFT</dfn>     9</u></td></tr>
<tr><th id="249">249</th><td><u>#       define <dfn class="macro" id="_M/R300_INPUT_ROUTE_ENABLE" data-ref="_M/R300_INPUT_ROUTE_ENABLE">R300_INPUT_ROUTE_ENABLE</dfn>      (15 &lt;&lt; 12)</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_INPUT_ROUTE_1_1" data-ref="_M/R300_VAP_INPUT_ROUTE_1_1">R300_VAP_INPUT_ROUTE_1_1</dfn>            0x21E4</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_INPUT_ROUTE_1_2" data-ref="_M/R300_VAP_INPUT_ROUTE_1_2">R300_VAP_INPUT_ROUTE_1_2</dfn>            0x21E8</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_INPUT_ROUTE_1_3" data-ref="_M/R300_VAP_INPUT_ROUTE_1_3">R300_VAP_INPUT_ROUTE_1_3</dfn>            0x21EC</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_INPUT_ROUTE_1_4" data-ref="_M/R300_VAP_INPUT_ROUTE_1_4">R300_VAP_INPUT_ROUTE_1_4</dfn>            0x21F0</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_INPUT_ROUTE_1_5" data-ref="_M/R300_VAP_INPUT_ROUTE_1_5">R300_VAP_INPUT_ROUTE_1_5</dfn>            0x21F4</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_INPUT_ROUTE_1_6" data-ref="_M/R300_VAP_INPUT_ROUTE_1_6">R300_VAP_INPUT_ROUTE_1_6</dfn>            0x21F8</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_INPUT_ROUTE_1_7" data-ref="_M/R300_VAP_INPUT_ROUTE_1_7">R300_VAP_INPUT_ROUTE_1_7</dfn>            0x21FC</u></td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><i>/* END: Vertex data assembly */</i></td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><i>/* gap */</i></td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td><i>/* BEGIN: Upload vertex program and data */</i></td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><i>/*</i></td></tr>
<tr><th id="265">265</th><td><i> * The programmable vertex shader unit has a memory bank of unknown size</i></td></tr>
<tr><th id="266">266</th><td><i> * that can be written to in 16 byte units by writing the address into</i></td></tr>
<tr><th id="267">267</th><td><i> * UPLOAD_ADDRESS, followed by data in UPLOAD_DATA (multiples of 4 DWORDs).</i></td></tr>
<tr><th id="268">268</th><td><i> *</i></td></tr>
<tr><th id="269">269</th><td><i> * Pointers into the memory bank are always in multiples of 16 bytes.</i></td></tr>
<tr><th id="270">270</th><td><i> *</i></td></tr>
<tr><th id="271">271</th><td><i> * The memory bank is divided into areas with fixed meaning.</i></td></tr>
<tr><th id="272">272</th><td><i> *</i></td></tr>
<tr><th id="273">273</th><td><i> * Starting at address UPLOAD_PROGRAM: Vertex program instructions.</i></td></tr>
<tr><th id="274">274</th><td><i> * Native limits reported by drivers from ATI suggest size 256 (i.e. 4KB),</i></td></tr>
<tr><th id="275">275</th><td><i> * whereas the difference between known addresses suggests size 512.</i></td></tr>
<tr><th id="276">276</th><td><i> *</i></td></tr>
<tr><th id="277">277</th><td><i> * Starting at address UPLOAD_PARAMETERS: Vertex program parameters.</i></td></tr>
<tr><th id="278">278</th><td><i> * Native reported limits and the VPI layout suggest size 256, whereas</i></td></tr>
<tr><th id="279">279</th><td><i> * difference between known addresses suggests size 512.</i></td></tr>
<tr><th id="280">280</th><td><i> *</i></td></tr>
<tr><th id="281">281</th><td><i> * At address UPLOAD_POINTSIZE is a vector (0, 0, ps, 0), where ps is the</i></td></tr>
<tr><th id="282">282</th><td><i> * floating point pointsize. The exact purpose of this state is uncertain,</i></td></tr>
<tr><th id="283">283</th><td><i> * as there is also the R300_RE_POINTSIZE register.</i></td></tr>
<tr><th id="284">284</th><td><i> *</i></td></tr>
<tr><th id="285">285</th><td><i> * Multiple vertex programs and parameter sets can be loaded at once,</i></td></tr>
<tr><th id="286">286</th><td><i> * which could explain the size discrepancy.</i></td></tr>
<tr><th id="287">287</th><td><i> */</i></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_PVS_UPLOAD_ADDRESS" data-ref="_M/R300_VAP_PVS_UPLOAD_ADDRESS">R300_VAP_PVS_UPLOAD_ADDRESS</dfn>         0x2200</u></td></tr>
<tr><th id="289">289</th><td><u>#       define <dfn class="macro" id="_M/R300_PVS_UPLOAD_PROGRAM" data-ref="_M/R300_PVS_UPLOAD_PROGRAM">R300_PVS_UPLOAD_PROGRAM</dfn>           0x00000000</u></td></tr>
<tr><th id="290">290</th><td><u>#       define <dfn class="macro" id="_M/R300_PVS_UPLOAD_PARAMETERS" data-ref="_M/R300_PVS_UPLOAD_PARAMETERS">R300_PVS_UPLOAD_PARAMETERS</dfn>        0x00000200</u></td></tr>
<tr><th id="291">291</th><td><u>#       define <dfn class="macro" id="_M/R300_PVS_UPLOAD_POINTSIZE" data-ref="_M/R300_PVS_UPLOAD_POINTSIZE">R300_PVS_UPLOAD_POINTSIZE</dfn>         0x00000406</u></td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><i>/* gap */</i></td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_PVS_UPLOAD_DATA" data-ref="_M/R300_VAP_PVS_UPLOAD_DATA">R300_VAP_PVS_UPLOAD_DATA</dfn>            0x2208</u></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><i>/* END: Upload vertex program and data */</i></td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><i>/* gap */</i></td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><i>/* I do not know the purpose of this register. However, I do know that</i></td></tr>
<tr><th id="302">302</th><td><i> * it is set to 221C_CLEAR for clear operations and to 221C_NORMAL</i></td></tr>
<tr><th id="303">303</th><td><i> * for normal rendering.</i></td></tr>
<tr><th id="304">304</th><td><i> */</i></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_UNKNOWN_221C" data-ref="_M/R300_VAP_UNKNOWN_221C">R300_VAP_UNKNOWN_221C</dfn>               0x221C</u></td></tr>
<tr><th id="306">306</th><td><u>#       define <dfn class="macro" id="_M/R300_221C_NORMAL" data-ref="_M/R300_221C_NORMAL">R300_221C_NORMAL</dfn>                  0x00000000</u></td></tr>
<tr><th id="307">307</th><td><u>#       define <dfn class="macro" id="_M/R300_221C_CLEAR" data-ref="_M/R300_221C_CLEAR">R300_221C_CLEAR</dfn>                   0x0001C000</u></td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td><i>/* These seem to be per-pixel and per-vertex X and Y clipping planes. The first</i></td></tr>
<tr><th id="310">310</th><td><i> * plane is per-pixel and the second plane is per-vertex.</i></td></tr>
<tr><th id="311">311</th><td><i> *</i></td></tr>
<tr><th id="312">312</th><td><i> * This was determined by experimentation alone but I believe it is correct.</i></td></tr>
<tr><th id="313">313</th><td><i> *</i></td></tr>
<tr><th id="314">314</th><td><i> * These registers are called X_QUAD0_1_FL to X_QUAD0_4_FL by glxtest.</i></td></tr>
<tr><th id="315">315</th><td><i> */</i></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_CLIP_X_0" data-ref="_M/R300_VAP_CLIP_X_0">R300_VAP_CLIP_X_0</dfn>                   0x2220</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_CLIP_X_1" data-ref="_M/R300_VAP_CLIP_X_1">R300_VAP_CLIP_X_1</dfn>                   0x2224</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_CLIP_Y_0" data-ref="_M/R300_VAP_CLIP_Y_0">R300_VAP_CLIP_Y_0</dfn>                   0x2228</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_CLIP_Y_1" data-ref="_M/R300_VAP_CLIP_Y_1">R300_VAP_CLIP_Y_1</dfn>                   0x2230</u></td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><i>/* gap */</i></td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td><i>/* Sometimes, END_OF_PKT and 0x2284=0 are the only commands sent between</i></td></tr>
<tr><th id="324">324</th><td><i> * rendering commands and overwriting vertex program parameters.</i></td></tr>
<tr><th id="325">325</th><td><i> * Therefore, I suspect writing zero to 0x2284 synchronizes the engine and</i></td></tr>
<tr><th id="326">326</th><td><i> * avoids bugs caused by still running shaders reading bad data from memory.</i></td></tr>
<tr><th id="327">327</th><td><i> */</i></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_PVS_STATE_FLUSH_REG" data-ref="_M/R300_VAP_PVS_STATE_FLUSH_REG">R300_VAP_PVS_STATE_FLUSH_REG</dfn>        0x2284</u></td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td><i>/* Absolutely no clue what this register is about. */</i></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_UNKNOWN_2288" data-ref="_M/R300_VAP_UNKNOWN_2288">R300_VAP_UNKNOWN_2288</dfn>               0x2288</u></td></tr>
<tr><th id="332">332</th><td><u>#       define <dfn class="macro" id="_M/R300_2288_R300" data-ref="_M/R300_2288_R300">R300_2288_R300</dfn>                    0x00750000 /* -- nh */</u></td></tr>
<tr><th id="333">333</th><td><u>#       define <dfn class="macro" id="_M/R300_2288_RV350" data-ref="_M/R300_2288_RV350">R300_2288_RV350</dfn>                   0x0000FFFF /* -- Vladimir */</u></td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><i>/* gap */</i></td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><i>/* Addresses are relative to the vertex program instruction area of the</i></td></tr>
<tr><th id="338">338</th><td><i> * memory bank. PROGRAM_END points to the last instruction of the active</i></td></tr>
<tr><th id="339">339</th><td><i> * program</i></td></tr>
<tr><th id="340">340</th><td><i> *</i></td></tr>
<tr><th id="341">341</th><td><i> * The meaning of the two UNKNOWN fields is obviously not known. However,</i></td></tr>
<tr><th id="342">342</th><td><i> * experiments so far have shown that both *must* point to an instruction</i></td></tr>
<tr><th id="343">343</th><td><i> * inside the vertex program, otherwise the GPU locks up.</i></td></tr>
<tr><th id="344">344</th><td><i> *</i></td></tr>
<tr><th id="345">345</th><td><i> * fglrx usually sets CNTL_3_UNKNOWN to the end of the program and</i></td></tr>
<tr><th id="346">346</th><td><i> * R300_PVS_CNTL_1_POS_END_SHIFT points to instruction where last write to</i></td></tr>
<tr><th id="347">347</th><td><i> * position takes place.</i></td></tr>
<tr><th id="348">348</th><td><i> *</i></td></tr>
<tr><th id="349">349</th><td><i> * Most likely this is used to ignore rest of the program in cases</i></td></tr>
<tr><th id="350">350</th><td><i> * where group of verts arent visible. For some reason this "section"</i></td></tr>
<tr><th id="351">351</th><td><i> * is sometimes accepted other instruction that have no relationship with</i></td></tr>
<tr><th id="352">352</th><td><i> * position calculations.</i></td></tr>
<tr><th id="353">353</th><td><i> */</i></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_PVS_CNTL_1" data-ref="_M/R300_VAP_PVS_CNTL_1">R300_VAP_PVS_CNTL_1</dfn>                 0x22D0</u></td></tr>
<tr><th id="355">355</th><td><u>#       define <dfn class="macro" id="_M/R300_PVS_CNTL_1_PROGRAM_START_SHIFT" data-ref="_M/R300_PVS_CNTL_1_PROGRAM_START_SHIFT">R300_PVS_CNTL_1_PROGRAM_START_SHIFT</dfn>   0</u></td></tr>
<tr><th id="356">356</th><td><u>#       define <dfn class="macro" id="_M/R300_PVS_CNTL_1_POS_END_SHIFT" data-ref="_M/R300_PVS_CNTL_1_POS_END_SHIFT">R300_PVS_CNTL_1_POS_END_SHIFT</dfn>         10</u></td></tr>
<tr><th id="357">357</th><td><u>#       define <dfn class="macro" id="_M/R300_PVS_CNTL_1_PROGRAM_END_SHIFT" data-ref="_M/R300_PVS_CNTL_1_PROGRAM_END_SHIFT">R300_PVS_CNTL_1_PROGRAM_END_SHIFT</dfn>     20</u></td></tr>
<tr><th id="358">358</th><td><i>/* Addresses are relative the the vertex program parameters area. */</i></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_PVS_CNTL_2" data-ref="_M/R300_VAP_PVS_CNTL_2">R300_VAP_PVS_CNTL_2</dfn>                 0x22D4</u></td></tr>
<tr><th id="360">360</th><td><u>#       define <dfn class="macro" id="_M/R300_PVS_CNTL_2_PARAM_OFFSET_SHIFT" data-ref="_M/R300_PVS_CNTL_2_PARAM_OFFSET_SHIFT">R300_PVS_CNTL_2_PARAM_OFFSET_SHIFT</dfn> 0</u></td></tr>
<tr><th id="361">361</th><td><u>#       define <dfn class="macro" id="_M/R300_PVS_CNTL_2_PARAM_COUNT_SHIFT" data-ref="_M/R300_PVS_CNTL_2_PARAM_COUNT_SHIFT">R300_PVS_CNTL_2_PARAM_COUNT_SHIFT</dfn>  16</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_PVS_CNTL_3" data-ref="_M/R300_VAP_PVS_CNTL_3">R300_VAP_PVS_CNTL_3</dfn>	           0x22D8</u></td></tr>
<tr><th id="363">363</th><td><u>#       define <dfn class="macro" id="_M/R300_PVS_CNTL_3_PROGRAM_UNKNOWN_SHIFT" data-ref="_M/R300_PVS_CNTL_3_PROGRAM_UNKNOWN_SHIFT">R300_PVS_CNTL_3_PROGRAM_UNKNOWN_SHIFT</dfn> 10</u></td></tr>
<tr><th id="364">364</th><td><u>#       define <dfn class="macro" id="_M/R300_PVS_CNTL_3_PROGRAM_UNKNOWN2_SHIFT" data-ref="_M/R300_PVS_CNTL_3_PROGRAM_UNKNOWN2_SHIFT">R300_PVS_CNTL_3_PROGRAM_UNKNOWN2_SHIFT</dfn> 0</u></td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td><i>/* The entire range from 0x2300 to 0x2AC inclusive seems to be used for</i></td></tr>
<tr><th id="367">367</th><td><i> * immediate vertices</i></td></tr>
<tr><th id="368">368</th><td><i> */</i></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_VTX_COLOR_R" data-ref="_M/R300_VAP_VTX_COLOR_R">R300_VAP_VTX_COLOR_R</dfn>                0x2464</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_VTX_COLOR_G" data-ref="_M/R300_VAP_VTX_COLOR_G">R300_VAP_VTX_COLOR_G</dfn>                0x2468</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_VTX_COLOR_B" data-ref="_M/R300_VAP_VTX_COLOR_B">R300_VAP_VTX_COLOR_B</dfn>                0x246C</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_VTX_POS_0_X_1" data-ref="_M/R300_VAP_VTX_POS_0_X_1">R300_VAP_VTX_POS_0_X_1</dfn>              0x2490 /* used for glVertex2*() */</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_VTX_POS_0_Y_1" data-ref="_M/R300_VAP_VTX_POS_0_Y_1">R300_VAP_VTX_POS_0_Y_1</dfn>              0x2494</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_VTX_COLOR_PKD" data-ref="_M/R300_VAP_VTX_COLOR_PKD">R300_VAP_VTX_COLOR_PKD</dfn>              0x249C /* RGBA */</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_VTX_POS_0_X_2" data-ref="_M/R300_VAP_VTX_POS_0_X_2">R300_VAP_VTX_POS_0_X_2</dfn>              0x24A0 /* used for glVertex3*() */</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_VTX_POS_0_Y_2" data-ref="_M/R300_VAP_VTX_POS_0_Y_2">R300_VAP_VTX_POS_0_Y_2</dfn>              0x24A4</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_VTX_POS_0_Z_2" data-ref="_M/R300_VAP_VTX_POS_0_Z_2">R300_VAP_VTX_POS_0_Z_2</dfn>              0x24A8</u></td></tr>
<tr><th id="378">378</th><td><i>/* write 0 to indicate end of packet? */</i></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/R300_VAP_VTX_END_OF_PKT" data-ref="_M/R300_VAP_VTX_END_OF_PKT">R300_VAP_VTX_END_OF_PKT</dfn>             0x24AC</u></td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td><i>/* gap */</i></td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td><i>/* These are values from r300_reg/r300_reg.h - they are known to be correct</i></td></tr>
<tr><th id="384">384</th><td><i> * and are here so we can use one register file instead of several</i></td></tr>
<tr><th id="385">385</th><td><i> * - Vladimir</i></td></tr>
<tr><th id="386">386</th><td><i> */</i></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/R300_GB_VAP_RASTER_VTX_FMT_0" data-ref="_M/R300_GB_VAP_RASTER_VTX_FMT_0">R300_GB_VAP_RASTER_VTX_FMT_0</dfn>	0x4000</u></td></tr>
<tr><th id="388">388</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_VAP_RASTER_VTX_FMT_0__POS_PRESENT" data-ref="_M/R300_GB_VAP_RASTER_VTX_FMT_0__POS_PRESENT">R300_GB_VAP_RASTER_VTX_FMT_0__POS_PRESENT</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="389">389</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_0_PRESENT" data-ref="_M/R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_0_PRESENT">R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_0_PRESENT</dfn>	(1&lt;&lt;1)</u></td></tr>
<tr><th id="390">390</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_1_PRESENT" data-ref="_M/R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_1_PRESENT">R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_1_PRESENT</dfn>	(1&lt;&lt;2)</u></td></tr>
<tr><th id="391">391</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_2_PRESENT" data-ref="_M/R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_2_PRESENT">R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_2_PRESENT</dfn>	(1&lt;&lt;3)</u></td></tr>
<tr><th id="392">392</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_3_PRESENT" data-ref="_M/R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_3_PRESENT">R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_3_PRESENT</dfn>	(1&lt;&lt;4)</u></td></tr>
<tr><th id="393">393</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_SPACE" data-ref="_M/R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_SPACE">R300_GB_VAP_RASTER_VTX_FMT_0__COLOR_SPACE</dfn>	(0xf&lt;&lt;5)</u></td></tr>
<tr><th id="394">394</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_VAP_RASTER_VTX_FMT_0__PT_SIZE_PRESENT" data-ref="_M/R300_GB_VAP_RASTER_VTX_FMT_0__PT_SIZE_PRESENT">R300_GB_VAP_RASTER_VTX_FMT_0__PT_SIZE_PRESENT</dfn>	(0x1&lt;&lt;16)</u></td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/R300_GB_VAP_RASTER_VTX_FMT_1" data-ref="_M/R300_GB_VAP_RASTER_VTX_FMT_1">R300_GB_VAP_RASTER_VTX_FMT_1</dfn>	0x4004</u></td></tr>
<tr><th id="397">397</th><td>	<i>/* each of the following is 3 bits wide, specifies number</i></td></tr>
<tr><th id="398">398</th><td><i>	   of components */</i></td></tr>
<tr><th id="399">399</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_VAP_RASTER_VTX_FMT_1__TEX_0_COMP_CNT_SHIFT" data-ref="_M/R300_GB_VAP_RASTER_VTX_FMT_1__TEX_0_COMP_CNT_SHIFT">R300_GB_VAP_RASTER_VTX_FMT_1__TEX_0_COMP_CNT_SHIFT</dfn>	0</u></td></tr>
<tr><th id="400">400</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_VAP_RASTER_VTX_FMT_1__TEX_1_COMP_CNT_SHIFT" data-ref="_M/R300_GB_VAP_RASTER_VTX_FMT_1__TEX_1_COMP_CNT_SHIFT">R300_GB_VAP_RASTER_VTX_FMT_1__TEX_1_COMP_CNT_SHIFT</dfn>	3</u></td></tr>
<tr><th id="401">401</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_VAP_RASTER_VTX_FMT_1__TEX_2_COMP_CNT_SHIFT" data-ref="_M/R300_GB_VAP_RASTER_VTX_FMT_1__TEX_2_COMP_CNT_SHIFT">R300_GB_VAP_RASTER_VTX_FMT_1__TEX_2_COMP_CNT_SHIFT</dfn>	6</u></td></tr>
<tr><th id="402">402</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_VAP_RASTER_VTX_FMT_1__TEX_3_COMP_CNT_SHIFT" data-ref="_M/R300_GB_VAP_RASTER_VTX_FMT_1__TEX_3_COMP_CNT_SHIFT">R300_GB_VAP_RASTER_VTX_FMT_1__TEX_3_COMP_CNT_SHIFT</dfn>	9</u></td></tr>
<tr><th id="403">403</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_VAP_RASTER_VTX_FMT_1__TEX_4_COMP_CNT_SHIFT" data-ref="_M/R300_GB_VAP_RASTER_VTX_FMT_1__TEX_4_COMP_CNT_SHIFT">R300_GB_VAP_RASTER_VTX_FMT_1__TEX_4_COMP_CNT_SHIFT</dfn>	12</u></td></tr>
<tr><th id="404">404</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_VAP_RASTER_VTX_FMT_1__TEX_5_COMP_CNT_SHIFT" data-ref="_M/R300_GB_VAP_RASTER_VTX_FMT_1__TEX_5_COMP_CNT_SHIFT">R300_GB_VAP_RASTER_VTX_FMT_1__TEX_5_COMP_CNT_SHIFT</dfn>	15</u></td></tr>
<tr><th id="405">405</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_VAP_RASTER_VTX_FMT_1__TEX_6_COMP_CNT_SHIFT" data-ref="_M/R300_GB_VAP_RASTER_VTX_FMT_1__TEX_6_COMP_CNT_SHIFT">R300_GB_VAP_RASTER_VTX_FMT_1__TEX_6_COMP_CNT_SHIFT</dfn>	18</u></td></tr>
<tr><th id="406">406</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_VAP_RASTER_VTX_FMT_1__TEX_7_COMP_CNT_SHIFT" data-ref="_M/R300_GB_VAP_RASTER_VTX_FMT_1__TEX_7_COMP_CNT_SHIFT">R300_GB_VAP_RASTER_VTX_FMT_1__TEX_7_COMP_CNT_SHIFT</dfn>	21</u></td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td><i>/* UNK30 seems to enables point to quad transformation on textures</i></td></tr>
<tr><th id="409">409</th><td><i> * (or something closely related to that).</i></td></tr>
<tr><th id="410">410</th><td><i> * This bit is rather fatal at the time being due to lackings at pixel</i></td></tr>
<tr><th id="411">411</th><td><i> * shader side</i></td></tr>
<tr><th id="412">412</th><td><i> */</i></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/R300_GB_ENABLE" data-ref="_M/R300_GB_ENABLE">R300_GB_ENABLE</dfn>	0x4008</u></td></tr>
<tr><th id="414">414</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_POINT_STUFF_ENABLE" data-ref="_M/R300_GB_POINT_STUFF_ENABLE">R300_GB_POINT_STUFF_ENABLE</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="415">415</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_LINE_STUFF_ENABLE" data-ref="_M/R300_GB_LINE_STUFF_ENABLE">R300_GB_LINE_STUFF_ENABLE</dfn>	(1&lt;&lt;1)</u></td></tr>
<tr><th id="416">416</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_TRIANGLE_STUFF_ENABLE" data-ref="_M/R300_GB_TRIANGLE_STUFF_ENABLE">R300_GB_TRIANGLE_STUFF_ENABLE</dfn>	(1&lt;&lt;2)</u></td></tr>
<tr><th id="417">417</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_STENCIL_AUTO_ENABLE" data-ref="_M/R300_GB_STENCIL_AUTO_ENABLE">R300_GB_STENCIL_AUTO_ENABLE</dfn>	(1&lt;&lt;4)</u></td></tr>
<tr><th id="418">418</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_UNK31" data-ref="_M/R300_GB_UNK31">R300_GB_UNK31</dfn>			(1&lt;&lt;31)</u></td></tr>
<tr><th id="419">419</th><td>	<i>/* each of the following is 2 bits wide */</i></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/R300_GB_TEX_REPLICATE" data-ref="_M/R300_GB_TEX_REPLICATE">R300_GB_TEX_REPLICATE</dfn>	0</u></td></tr>
<tr><th id="421">421</th><td><u>#define <dfn class="macro" id="_M/R300_GB_TEX_ST" data-ref="_M/R300_GB_TEX_ST">R300_GB_TEX_ST</dfn>		1</u></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/R300_GB_TEX_STR" data-ref="_M/R300_GB_TEX_STR">R300_GB_TEX_STR</dfn>		2</u></td></tr>
<tr><th id="423">423</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_TEX0_SOURCE_SHIFT" data-ref="_M/R300_GB_TEX0_SOURCE_SHIFT">R300_GB_TEX0_SOURCE_SHIFT</dfn>	16</u></td></tr>
<tr><th id="424">424</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_TEX1_SOURCE_SHIFT" data-ref="_M/R300_GB_TEX1_SOURCE_SHIFT">R300_GB_TEX1_SOURCE_SHIFT</dfn>	18</u></td></tr>
<tr><th id="425">425</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_TEX2_SOURCE_SHIFT" data-ref="_M/R300_GB_TEX2_SOURCE_SHIFT">R300_GB_TEX2_SOURCE_SHIFT</dfn>	20</u></td></tr>
<tr><th id="426">426</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_TEX3_SOURCE_SHIFT" data-ref="_M/R300_GB_TEX3_SOURCE_SHIFT">R300_GB_TEX3_SOURCE_SHIFT</dfn>	22</u></td></tr>
<tr><th id="427">427</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_TEX4_SOURCE_SHIFT" data-ref="_M/R300_GB_TEX4_SOURCE_SHIFT">R300_GB_TEX4_SOURCE_SHIFT</dfn>	24</u></td></tr>
<tr><th id="428">428</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_TEX5_SOURCE_SHIFT" data-ref="_M/R300_GB_TEX5_SOURCE_SHIFT">R300_GB_TEX5_SOURCE_SHIFT</dfn>	26</u></td></tr>
<tr><th id="429">429</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_TEX6_SOURCE_SHIFT" data-ref="_M/R300_GB_TEX6_SOURCE_SHIFT">R300_GB_TEX6_SOURCE_SHIFT</dfn>	28</u></td></tr>
<tr><th id="430">430</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_TEX7_SOURCE_SHIFT" data-ref="_M/R300_GB_TEX7_SOURCE_SHIFT">R300_GB_TEX7_SOURCE_SHIFT</dfn>	30</u></td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td><i>/* MSPOS - positions for multisample antialiasing (?) */</i></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/R300_GB_MSPOS0" data-ref="_M/R300_GB_MSPOS0">R300_GB_MSPOS0</dfn>	0x4010</u></td></tr>
<tr><th id="434">434</th><td>	<i>/* shifts - each of the fields is 4 bits */</i></td></tr>
<tr><th id="435">435</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_MSPOS0__MS_X0_SHIFT" data-ref="_M/R300_GB_MSPOS0__MS_X0_SHIFT">R300_GB_MSPOS0__MS_X0_SHIFT</dfn>	0</u></td></tr>
<tr><th id="436">436</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_MSPOS0__MS_Y0_SHIFT" data-ref="_M/R300_GB_MSPOS0__MS_Y0_SHIFT">R300_GB_MSPOS0__MS_Y0_SHIFT</dfn>	4</u></td></tr>
<tr><th id="437">437</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_MSPOS0__MS_X1_SHIFT" data-ref="_M/R300_GB_MSPOS0__MS_X1_SHIFT">R300_GB_MSPOS0__MS_X1_SHIFT</dfn>	8</u></td></tr>
<tr><th id="438">438</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_MSPOS0__MS_Y1_SHIFT" data-ref="_M/R300_GB_MSPOS0__MS_Y1_SHIFT">R300_GB_MSPOS0__MS_Y1_SHIFT</dfn>	12</u></td></tr>
<tr><th id="439">439</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_MSPOS0__MS_X2_SHIFT" data-ref="_M/R300_GB_MSPOS0__MS_X2_SHIFT">R300_GB_MSPOS0__MS_X2_SHIFT</dfn>	16</u></td></tr>
<tr><th id="440">440</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_MSPOS0__MS_Y2_SHIFT" data-ref="_M/R300_GB_MSPOS0__MS_Y2_SHIFT">R300_GB_MSPOS0__MS_Y2_SHIFT</dfn>	20</u></td></tr>
<tr><th id="441">441</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_MSPOS0__MSBD0_Y" data-ref="_M/R300_GB_MSPOS0__MSBD0_Y">R300_GB_MSPOS0__MSBD0_Y</dfn>		24</u></td></tr>
<tr><th id="442">442</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_MSPOS0__MSBD0_X" data-ref="_M/R300_GB_MSPOS0__MSBD0_X">R300_GB_MSPOS0__MSBD0_X</dfn>		28</u></td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/R300_GB_MSPOS1" data-ref="_M/R300_GB_MSPOS1">R300_GB_MSPOS1</dfn>	0x4014</u></td></tr>
<tr><th id="445">445</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_MSPOS1__MS_X3_SHIFT" data-ref="_M/R300_GB_MSPOS1__MS_X3_SHIFT">R300_GB_MSPOS1__MS_X3_SHIFT</dfn>	0</u></td></tr>
<tr><th id="446">446</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_MSPOS1__MS_Y3_SHIFT" data-ref="_M/R300_GB_MSPOS1__MS_Y3_SHIFT">R300_GB_MSPOS1__MS_Y3_SHIFT</dfn>	4</u></td></tr>
<tr><th id="447">447</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_MSPOS1__MS_X4_SHIFT" data-ref="_M/R300_GB_MSPOS1__MS_X4_SHIFT">R300_GB_MSPOS1__MS_X4_SHIFT</dfn>	8</u></td></tr>
<tr><th id="448">448</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_MSPOS1__MS_Y4_SHIFT" data-ref="_M/R300_GB_MSPOS1__MS_Y4_SHIFT">R300_GB_MSPOS1__MS_Y4_SHIFT</dfn>	12</u></td></tr>
<tr><th id="449">449</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_MSPOS1__MS_X5_SHIFT" data-ref="_M/R300_GB_MSPOS1__MS_X5_SHIFT">R300_GB_MSPOS1__MS_X5_SHIFT</dfn>	16</u></td></tr>
<tr><th id="450">450</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_MSPOS1__MS_Y5_SHIFT" data-ref="_M/R300_GB_MSPOS1__MS_Y5_SHIFT">R300_GB_MSPOS1__MS_Y5_SHIFT</dfn>	20</u></td></tr>
<tr><th id="451">451</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_MSPOS1__MSBD1" data-ref="_M/R300_GB_MSPOS1__MSBD1">R300_GB_MSPOS1__MSBD1</dfn>		24</u></td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/R300_GB_TILE_CONFIG" data-ref="_M/R300_GB_TILE_CONFIG">R300_GB_TILE_CONFIG</dfn>	0x4018</u></td></tr>
<tr><th id="455">455</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_TILE_ENABLE" data-ref="_M/R300_GB_TILE_ENABLE">R300_GB_TILE_ENABLE</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="456">456</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_TILE_PIPE_COUNT_RV300" data-ref="_M/R300_GB_TILE_PIPE_COUNT_RV300">R300_GB_TILE_PIPE_COUNT_RV300</dfn>	0</u></td></tr>
<tr><th id="457">457</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_TILE_PIPE_COUNT_R300" data-ref="_M/R300_GB_TILE_PIPE_COUNT_R300">R300_GB_TILE_PIPE_COUNT_R300</dfn>	(3&lt;&lt;1)</u></td></tr>
<tr><th id="458">458</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_TILE_PIPE_COUNT_R420" data-ref="_M/R300_GB_TILE_PIPE_COUNT_R420">R300_GB_TILE_PIPE_COUNT_R420</dfn>	(7&lt;&lt;1)</u></td></tr>
<tr><th id="459">459</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_TILE_PIPE_COUNT_RV410" data-ref="_M/R300_GB_TILE_PIPE_COUNT_RV410">R300_GB_TILE_PIPE_COUNT_RV410</dfn>	(3&lt;&lt;1)</u></td></tr>
<tr><th id="460">460</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_TILE_SIZE_8" data-ref="_M/R300_GB_TILE_SIZE_8">R300_GB_TILE_SIZE_8</dfn>		0</u></td></tr>
<tr><th id="461">461</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_TILE_SIZE_16" data-ref="_M/R300_GB_TILE_SIZE_16">R300_GB_TILE_SIZE_16</dfn>		(1&lt;&lt;4)</u></td></tr>
<tr><th id="462">462</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_TILE_SIZE_32" data-ref="_M/R300_GB_TILE_SIZE_32">R300_GB_TILE_SIZE_32</dfn>		(2&lt;&lt;4)</u></td></tr>
<tr><th id="463">463</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_SUPER_SIZE_1" data-ref="_M/R300_GB_SUPER_SIZE_1">R300_GB_SUPER_SIZE_1</dfn>		(0&lt;&lt;6)</u></td></tr>
<tr><th id="464">464</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_SUPER_SIZE_2" data-ref="_M/R300_GB_SUPER_SIZE_2">R300_GB_SUPER_SIZE_2</dfn>		(1&lt;&lt;6)</u></td></tr>
<tr><th id="465">465</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_SUPER_SIZE_4" data-ref="_M/R300_GB_SUPER_SIZE_4">R300_GB_SUPER_SIZE_4</dfn>		(2&lt;&lt;6)</u></td></tr>
<tr><th id="466">466</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_SUPER_SIZE_8" data-ref="_M/R300_GB_SUPER_SIZE_8">R300_GB_SUPER_SIZE_8</dfn>		(3&lt;&lt;6)</u></td></tr>
<tr><th id="467">467</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_SUPER_SIZE_16" data-ref="_M/R300_GB_SUPER_SIZE_16">R300_GB_SUPER_SIZE_16</dfn>		(4&lt;&lt;6)</u></td></tr>
<tr><th id="468">468</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_SUPER_SIZE_32" data-ref="_M/R300_GB_SUPER_SIZE_32">R300_GB_SUPER_SIZE_32</dfn>		(5&lt;&lt;6)</u></td></tr>
<tr><th id="469">469</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_SUPER_SIZE_64" data-ref="_M/R300_GB_SUPER_SIZE_64">R300_GB_SUPER_SIZE_64</dfn>		(6&lt;&lt;6)</u></td></tr>
<tr><th id="470">470</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_SUPER_SIZE_128" data-ref="_M/R300_GB_SUPER_SIZE_128">R300_GB_SUPER_SIZE_128</dfn>		(7&lt;&lt;6)</u></td></tr>
<tr><th id="471">471</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_SUPER_X_SHIFT" data-ref="_M/R300_GB_SUPER_X_SHIFT">R300_GB_SUPER_X_SHIFT</dfn>		9	/* 3 bits wide */</u></td></tr>
<tr><th id="472">472</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_SUPER_Y_SHIFT" data-ref="_M/R300_GB_SUPER_Y_SHIFT">R300_GB_SUPER_Y_SHIFT</dfn>		12	/* 3 bits wide */</u></td></tr>
<tr><th id="473">473</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_SUPER_TILE_A" data-ref="_M/R300_GB_SUPER_TILE_A">R300_GB_SUPER_TILE_A</dfn>		0</u></td></tr>
<tr><th id="474">474</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_SUPER_TILE_B" data-ref="_M/R300_GB_SUPER_TILE_B">R300_GB_SUPER_TILE_B</dfn>		(1&lt;&lt;15)</u></td></tr>
<tr><th id="475">475</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_SUBPIXEL_1_12" data-ref="_M/R300_GB_SUBPIXEL_1_12">R300_GB_SUBPIXEL_1_12</dfn>		0</u></td></tr>
<tr><th id="476">476</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_SUBPIXEL_1_16" data-ref="_M/R300_GB_SUBPIXEL_1_16">R300_GB_SUBPIXEL_1_16</dfn>		(1&lt;&lt;16)</u></td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/R300_GB_FIFO_SIZE" data-ref="_M/R300_GB_FIFO_SIZE">R300_GB_FIFO_SIZE</dfn>	0x4024</u></td></tr>
<tr><th id="479">479</th><td>	<i>/* each of the following is 2 bits wide */</i></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/R300_GB_FIFO_SIZE_32" data-ref="_M/R300_GB_FIFO_SIZE_32">R300_GB_FIFO_SIZE_32</dfn>	0</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/R300_GB_FIFO_SIZE_64" data-ref="_M/R300_GB_FIFO_SIZE_64">R300_GB_FIFO_SIZE_64</dfn>	1</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/R300_GB_FIFO_SIZE_128" data-ref="_M/R300_GB_FIFO_SIZE_128">R300_GB_FIFO_SIZE_128</dfn>	2</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/R300_GB_FIFO_SIZE_256" data-ref="_M/R300_GB_FIFO_SIZE_256">R300_GB_FIFO_SIZE_256</dfn>	3</u></td></tr>
<tr><th id="484">484</th><td><u>#	define <dfn class="macro" id="_M/R300_SC_IFIFO_SIZE_SHIFT" data-ref="_M/R300_SC_IFIFO_SIZE_SHIFT">R300_SC_IFIFO_SIZE_SHIFT</dfn>	0</u></td></tr>
<tr><th id="485">485</th><td><u>#	define <dfn class="macro" id="_M/R300_SC_TZFIFO_SIZE_SHIFT" data-ref="_M/R300_SC_TZFIFO_SIZE_SHIFT">R300_SC_TZFIFO_SIZE_SHIFT</dfn>	2</u></td></tr>
<tr><th id="486">486</th><td><u>#	define <dfn class="macro" id="_M/R300_SC_BFIFO_SIZE_SHIFT" data-ref="_M/R300_SC_BFIFO_SIZE_SHIFT">R300_SC_BFIFO_SIZE_SHIFT</dfn>	4</u></td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td><u>#	define <dfn class="macro" id="_M/R300_US_OFIFO_SIZE_SHIFT" data-ref="_M/R300_US_OFIFO_SIZE_SHIFT">R300_US_OFIFO_SIZE_SHIFT</dfn>	12</u></td></tr>
<tr><th id="489">489</th><td><u>#	define <dfn class="macro" id="_M/R300_US_WFIFO_SIZE_SHIFT" data-ref="_M/R300_US_WFIFO_SIZE_SHIFT">R300_US_WFIFO_SIZE_SHIFT</dfn>	14</u></td></tr>
<tr><th id="490">490</th><td>	<i>/* the following use the same constants as above, but meaning is</i></td></tr>
<tr><th id="491">491</th><td><i>	   is times 2 (i.e. instead of 32 words it means 64 */</i></td></tr>
<tr><th id="492">492</th><td><u>#	define <dfn class="macro" id="_M/R300_RS_TFIFO_SIZE_SHIFT" data-ref="_M/R300_RS_TFIFO_SIZE_SHIFT">R300_RS_TFIFO_SIZE_SHIFT</dfn>	6</u></td></tr>
<tr><th id="493">493</th><td><u>#	define <dfn class="macro" id="_M/R300_RS_CFIFO_SIZE_SHIFT" data-ref="_M/R300_RS_CFIFO_SIZE_SHIFT">R300_RS_CFIFO_SIZE_SHIFT</dfn>	8</u></td></tr>
<tr><th id="494">494</th><td><u>#	define <dfn class="macro" id="_M/R300_US_RAM_SIZE_SHIFT" data-ref="_M/R300_US_RAM_SIZE_SHIFT">R300_US_RAM_SIZE_SHIFT</dfn>		10</u></td></tr>
<tr><th id="495">495</th><td>	<i>/* watermarks, 3 bits wide */</i></td></tr>
<tr><th id="496">496</th><td><u>#	define <dfn class="macro" id="_M/R300_RS_HIGHWATER_COL_SHIFT" data-ref="_M/R300_RS_HIGHWATER_COL_SHIFT">R300_RS_HIGHWATER_COL_SHIFT</dfn>	16</u></td></tr>
<tr><th id="497">497</th><td><u>#	define <dfn class="macro" id="_M/R300_RS_HIGHWATER_TEX_SHIFT" data-ref="_M/R300_RS_HIGHWATER_TEX_SHIFT">R300_RS_HIGHWATER_TEX_SHIFT</dfn>	19</u></td></tr>
<tr><th id="498">498</th><td><u>#	define <dfn class="macro" id="_M/R300_OFIFO_HIGHWATER_SHIFT" data-ref="_M/R300_OFIFO_HIGHWATER_SHIFT">R300_OFIFO_HIGHWATER_SHIFT</dfn>	22	/* two bits only */</u></td></tr>
<tr><th id="499">499</th><td><u>#	define <dfn class="macro" id="_M/R300_CUBE_FIFO_HIGHWATER_COL_SHIFT" data-ref="_M/R300_CUBE_FIFO_HIGHWATER_COL_SHIFT">R300_CUBE_FIFO_HIGHWATER_COL_SHIFT</dfn>	24</u></td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/R300_GB_SELECT" data-ref="_M/R300_GB_SELECT">R300_GB_SELECT</dfn>	0x401C</u></td></tr>
<tr><th id="502">502</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_FOG_SELECT_C0A" data-ref="_M/R300_GB_FOG_SELECT_C0A">R300_GB_FOG_SELECT_C0A</dfn>		0</u></td></tr>
<tr><th id="503">503</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_FOG_SELECT_C1A" data-ref="_M/R300_GB_FOG_SELECT_C1A">R300_GB_FOG_SELECT_C1A</dfn>		1</u></td></tr>
<tr><th id="504">504</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_FOG_SELECT_C2A" data-ref="_M/R300_GB_FOG_SELECT_C2A">R300_GB_FOG_SELECT_C2A</dfn>		2</u></td></tr>
<tr><th id="505">505</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_FOG_SELECT_C3A" data-ref="_M/R300_GB_FOG_SELECT_C3A">R300_GB_FOG_SELECT_C3A</dfn>		3</u></td></tr>
<tr><th id="506">506</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_FOG_SELECT_1_1_W" data-ref="_M/R300_GB_FOG_SELECT_1_1_W">R300_GB_FOG_SELECT_1_1_W</dfn>	4</u></td></tr>
<tr><th id="507">507</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_FOG_SELECT_Z" data-ref="_M/R300_GB_FOG_SELECT_Z">R300_GB_FOG_SELECT_Z</dfn>		5</u></td></tr>
<tr><th id="508">508</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_DEPTH_SELECT_Z" data-ref="_M/R300_GB_DEPTH_SELECT_Z">R300_GB_DEPTH_SELECT_Z</dfn>		0</u></td></tr>
<tr><th id="509">509</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_DEPTH_SELECT_1_1_W" data-ref="_M/R300_GB_DEPTH_SELECT_1_1_W">R300_GB_DEPTH_SELECT_1_1_W</dfn>	(1&lt;&lt;3)</u></td></tr>
<tr><th id="510">510</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_W_SELECT_1_W" data-ref="_M/R300_GB_W_SELECT_1_W">R300_GB_W_SELECT_1_W</dfn>		0</u></td></tr>
<tr><th id="511">511</th><td><u>#	define <dfn class="macro" id="_M/R300_GB_W_SELECT_1" data-ref="_M/R300_GB_W_SELECT_1">R300_GB_W_SELECT_1</dfn>		(1&lt;&lt;4)</u></td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/R300_GB_AA_CONFIG" data-ref="_M/R300_GB_AA_CONFIG">R300_GB_AA_CONFIG</dfn>		0x4020</u></td></tr>
<tr><th id="514">514</th><td><u>#	define <dfn class="macro" id="_M/R300_AA_DISABLE" data-ref="_M/R300_AA_DISABLE">R300_AA_DISABLE</dfn>			0x00</u></td></tr>
<tr><th id="515">515</th><td><u>#	define <dfn class="macro" id="_M/R300_AA_ENABLE" data-ref="_M/R300_AA_ENABLE">R300_AA_ENABLE</dfn>			0x01</u></td></tr>
<tr><th id="516">516</th><td><u>#	define <dfn class="macro" id="_M/R300_AA_SUBSAMPLES_2" data-ref="_M/R300_AA_SUBSAMPLES_2">R300_AA_SUBSAMPLES_2</dfn>		0</u></td></tr>
<tr><th id="517">517</th><td><u>#	define <dfn class="macro" id="_M/R300_AA_SUBSAMPLES_3" data-ref="_M/R300_AA_SUBSAMPLES_3">R300_AA_SUBSAMPLES_3</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="518">518</th><td><u>#	define <dfn class="macro" id="_M/R300_AA_SUBSAMPLES_4" data-ref="_M/R300_AA_SUBSAMPLES_4">R300_AA_SUBSAMPLES_4</dfn>		(2&lt;&lt;1)</u></td></tr>
<tr><th id="519">519</th><td><u>#	define <dfn class="macro" id="_M/R300_AA_SUBSAMPLES_6" data-ref="_M/R300_AA_SUBSAMPLES_6">R300_AA_SUBSAMPLES_6</dfn>		(3&lt;&lt;1)</u></td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td><i>/* gap */</i></td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td><i>/* Zero to flush caches. */</i></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/R300_TX_INVALTAGS" data-ref="_M/R300_TX_INVALTAGS">R300_TX_INVALTAGS</dfn>                   0x4100</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/R300_TX_FLUSH" data-ref="_M/R300_TX_FLUSH">R300_TX_FLUSH</dfn>                       0x0</u></td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td><i>/* The upper enable bits are guessed, based on fglrx reported limits. */</i></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/R300_TX_ENABLE" data-ref="_M/R300_TX_ENABLE">R300_TX_ENABLE</dfn>                      0x4104</u></td></tr>
<tr><th id="529">529</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_ENABLE_0" data-ref="_M/R300_TX_ENABLE_0">R300_TX_ENABLE_0</dfn>                  (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="530">530</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_ENABLE_1" data-ref="_M/R300_TX_ENABLE_1">R300_TX_ENABLE_1</dfn>                  (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="531">531</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_ENABLE_2" data-ref="_M/R300_TX_ENABLE_2">R300_TX_ENABLE_2</dfn>                  (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="532">532</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_ENABLE_3" data-ref="_M/R300_TX_ENABLE_3">R300_TX_ENABLE_3</dfn>                  (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="533">533</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_ENABLE_4" data-ref="_M/R300_TX_ENABLE_4">R300_TX_ENABLE_4</dfn>                  (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="534">534</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_ENABLE_5" data-ref="_M/R300_TX_ENABLE_5">R300_TX_ENABLE_5</dfn>                  (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="535">535</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_ENABLE_6" data-ref="_M/R300_TX_ENABLE_6">R300_TX_ENABLE_6</dfn>                  (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="536">536</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_ENABLE_7" data-ref="_M/R300_TX_ENABLE_7">R300_TX_ENABLE_7</dfn>                  (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="537">537</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_ENABLE_8" data-ref="_M/R300_TX_ENABLE_8">R300_TX_ENABLE_8</dfn>                  (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="538">538</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_ENABLE_9" data-ref="_M/R300_TX_ENABLE_9">R300_TX_ENABLE_9</dfn>                  (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="539">539</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_ENABLE_10" data-ref="_M/R300_TX_ENABLE_10">R300_TX_ENABLE_10</dfn>                 (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="540">540</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_ENABLE_11" data-ref="_M/R300_TX_ENABLE_11">R300_TX_ENABLE_11</dfn>                 (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="541">541</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_ENABLE_12" data-ref="_M/R300_TX_ENABLE_12">R300_TX_ENABLE_12</dfn>                 (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="542">542</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_ENABLE_13" data-ref="_M/R300_TX_ENABLE_13">R300_TX_ENABLE_13</dfn>                 (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="543">543</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_ENABLE_14" data-ref="_M/R300_TX_ENABLE_14">R300_TX_ENABLE_14</dfn>                 (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="544">544</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_ENABLE_15" data-ref="_M/R300_TX_ENABLE_15">R300_TX_ENABLE_15</dfn>                 (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td><i>/* The pointsize is given in multiples of 6. The pointsize can be</i></td></tr>
<tr><th id="547">547</th><td><i> * enormous: Clear() renders a single point that fills the entire</i></td></tr>
<tr><th id="548">548</th><td><i> * framebuffer.</i></td></tr>
<tr><th id="549">549</th><td><i> */</i></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/R300_RE_POINTSIZE" data-ref="_M/R300_RE_POINTSIZE">R300_RE_POINTSIZE</dfn>                   0x421C</u></td></tr>
<tr><th id="551">551</th><td><u>#       define <dfn class="macro" id="_M/R300_POINTSIZE_Y_SHIFT" data-ref="_M/R300_POINTSIZE_Y_SHIFT">R300_POINTSIZE_Y_SHIFT</dfn>            0</u></td></tr>
<tr><th id="552">552</th><td><u>#       define <dfn class="macro" id="_M/R300_POINTSIZE_Y_MASK" data-ref="_M/R300_POINTSIZE_Y_MASK">R300_POINTSIZE_Y_MASK</dfn>             (0xFFFF &lt;&lt; 0) /* GUESS */</u></td></tr>
<tr><th id="553">553</th><td><u>#       define <dfn class="macro" id="_M/R300_POINTSIZE_X_SHIFT" data-ref="_M/R300_POINTSIZE_X_SHIFT">R300_POINTSIZE_X_SHIFT</dfn>            16</u></td></tr>
<tr><th id="554">554</th><td><u>#       define <dfn class="macro" id="_M/R300_POINTSIZE_X_MASK" data-ref="_M/R300_POINTSIZE_X_MASK">R300_POINTSIZE_X_MASK</dfn>             (0xFFFF &lt;&lt; 16) /* GUESS */</u></td></tr>
<tr><th id="555">555</th><td><u>#       define <dfn class="macro" id="_M/R300_POINTSIZE_MAX" data-ref="_M/R300_POINTSIZE_MAX">R300_POINTSIZE_MAX</dfn>             (R300_POINTSIZE_Y_MASK / 6)</u></td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td><i>/* The line width is given in multiples of 6.</i></td></tr>
<tr><th id="558">558</th><td><i> * In default mode lines are classified as vertical lines.</i></td></tr>
<tr><th id="559">559</th><td><i> * HO: horizontal</i></td></tr>
<tr><th id="560">560</th><td><i> * VE: vertical or horizontal</i></td></tr>
<tr><th id="561">561</th><td><i> * HO &amp; VE: no classification</i></td></tr>
<tr><th id="562">562</th><td><i> */</i></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/R300_RE_LINE_CNT" data-ref="_M/R300_RE_LINE_CNT">R300_RE_LINE_CNT</dfn>                      0x4234</u></td></tr>
<tr><th id="564">564</th><td><u>#       define <dfn class="macro" id="_M/R300_LINESIZE_SHIFT" data-ref="_M/R300_LINESIZE_SHIFT">R300_LINESIZE_SHIFT</dfn>            0</u></td></tr>
<tr><th id="565">565</th><td><u>#       define <dfn class="macro" id="_M/R300_LINESIZE_MASK" data-ref="_M/R300_LINESIZE_MASK">R300_LINESIZE_MASK</dfn>             (0xFFFF &lt;&lt; 0) /* GUESS */</u></td></tr>
<tr><th id="566">566</th><td><u>#       define <dfn class="macro" id="_M/R300_LINESIZE_MAX" data-ref="_M/R300_LINESIZE_MAX">R300_LINESIZE_MAX</dfn>             (R300_LINESIZE_MASK / 6)</u></td></tr>
<tr><th id="567">567</th><td><u>#       define <dfn class="macro" id="_M/R300_LINE_CNT_HO" data-ref="_M/R300_LINE_CNT_HO">R300_LINE_CNT_HO</dfn>               (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="568">568</th><td><u>#       define <dfn class="macro" id="_M/R300_LINE_CNT_VE" data-ref="_M/R300_LINE_CNT_VE">R300_LINE_CNT_VE</dfn>               (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td><i>/* Some sort of scale or clamp value for texcoordless textures. */</i></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/R300_RE_UNK4238" data-ref="_M/R300_RE_UNK4238">R300_RE_UNK4238</dfn>                       0x4238</u></td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td><i>/* Something shade related */</i></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/R300_RE_SHADE" data-ref="_M/R300_RE_SHADE">R300_RE_SHADE</dfn>                         0x4274</u></td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/R300_RE_SHADE_MODEL" data-ref="_M/R300_RE_SHADE_MODEL">R300_RE_SHADE_MODEL</dfn>                   0x4278</u></td></tr>
<tr><th id="577">577</th><td><u>#	define <dfn class="macro" id="_M/R300_RE_SHADE_MODEL_SMOOTH" data-ref="_M/R300_RE_SHADE_MODEL_SMOOTH">R300_RE_SHADE_MODEL_SMOOTH</dfn>     0x3aaaa</u></td></tr>
<tr><th id="578">578</th><td><u>#	define <dfn class="macro" id="_M/R300_RE_SHADE_MODEL_FLAT" data-ref="_M/R300_RE_SHADE_MODEL_FLAT">R300_RE_SHADE_MODEL_FLAT</dfn>       0x39595</u></td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td><i>/* Dangerous */</i></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/R300_RE_POLYGON_MODE" data-ref="_M/R300_RE_POLYGON_MODE">R300_RE_POLYGON_MODE</dfn>                  0x4288</u></td></tr>
<tr><th id="582">582</th><td><u>#	define <dfn class="macro" id="_M/R300_PM_ENABLED" data-ref="_M/R300_PM_ENABLED">R300_PM_ENABLED</dfn>                (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="583">583</th><td><u>#	define <dfn class="macro" id="_M/R300_PM_FRONT_POINT" data-ref="_M/R300_PM_FRONT_POINT">R300_PM_FRONT_POINT</dfn>            (0 &lt;&lt; 0)</u></td></tr>
<tr><th id="584">584</th><td><u>#	define <dfn class="macro" id="_M/R300_PM_BACK_POINT" data-ref="_M/R300_PM_BACK_POINT">R300_PM_BACK_POINT</dfn>             (0 &lt;&lt; 0)</u></td></tr>
<tr><th id="585">585</th><td><u>#	define <dfn class="macro" id="_M/R300_PM_FRONT_LINE" data-ref="_M/R300_PM_FRONT_LINE">R300_PM_FRONT_LINE</dfn>             (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="586">586</th><td><u>#	define <dfn class="macro" id="_M/R300_PM_FRONT_FILL" data-ref="_M/R300_PM_FRONT_FILL">R300_PM_FRONT_FILL</dfn>             (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="587">587</th><td><u>#	define <dfn class="macro" id="_M/R300_PM_BACK_LINE" data-ref="_M/R300_PM_BACK_LINE">R300_PM_BACK_LINE</dfn>              (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="588">588</th><td><u>#	define <dfn class="macro" id="_M/R300_PM_BACK_FILL" data-ref="_M/R300_PM_BACK_FILL">R300_PM_BACK_FILL</dfn>              (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td><i>/* Fog parameters */</i></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/R300_RE_FOG_SCALE" data-ref="_M/R300_RE_FOG_SCALE">R300_RE_FOG_SCALE</dfn>                     0x4294</u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/R300_RE_FOG_START" data-ref="_M/R300_RE_FOG_START">R300_RE_FOG_START</dfn>                     0x4298</u></td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td><i>/* Not sure why there are duplicate of factor and constant values.</i></td></tr>
<tr><th id="595">595</th><td><i> * My best guess so far is that there are separate zbiases for test and write.</i></td></tr>
<tr><th id="596">596</th><td><i> * Ordering might be wrong.</i></td></tr>
<tr><th id="597">597</th><td><i> * Some of the tests indicate that fgl has a fallback implementation of zbias</i></td></tr>
<tr><th id="598">598</th><td><i> * via pixel shaders.</i></td></tr>
<tr><th id="599">599</th><td><i> */</i></td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/R300_RE_ZBIAS_CNTL" data-ref="_M/R300_RE_ZBIAS_CNTL">R300_RE_ZBIAS_CNTL</dfn>                    0x42A0 /* GUESS */</u></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/R300_RE_ZBIAS_T_FACTOR" data-ref="_M/R300_RE_ZBIAS_T_FACTOR">R300_RE_ZBIAS_T_FACTOR</dfn>                0x42A4</u></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/R300_RE_ZBIAS_T_CONSTANT" data-ref="_M/R300_RE_ZBIAS_T_CONSTANT">R300_RE_ZBIAS_T_CONSTANT</dfn>              0x42A8</u></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/R300_RE_ZBIAS_W_FACTOR" data-ref="_M/R300_RE_ZBIAS_W_FACTOR">R300_RE_ZBIAS_W_FACTOR</dfn>                0x42AC</u></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/R300_RE_ZBIAS_W_CONSTANT" data-ref="_M/R300_RE_ZBIAS_W_CONSTANT">R300_RE_ZBIAS_W_CONSTANT</dfn>              0x42B0</u></td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td><i>/* This register needs to be set to (1&lt;&lt;1) for RV350 to correctly</i></td></tr>
<tr><th id="607">607</th><td><i> * perform depth test (see --vb-triangles in r300_demo)</i></td></tr>
<tr><th id="608">608</th><td><i> * Don't know about other chips. - Vladimir</i></td></tr>
<tr><th id="609">609</th><td><i> * This is set to 3 when GL_POLYGON_OFFSET_FILL is on.</i></td></tr>
<tr><th id="610">610</th><td><i> * My guess is that there are two bits for each zbias primitive</i></td></tr>
<tr><th id="611">611</th><td><i> * (FILL, LINE, POINT).</i></td></tr>
<tr><th id="612">612</th><td><i> *  One to enable depth test and one for depth write.</i></td></tr>
<tr><th id="613">613</th><td><i> * Yet this doesn't explain why depth writes work ...</i></td></tr>
<tr><th id="614">614</th><td><i> */</i></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/R300_RE_OCCLUSION_CNTL" data-ref="_M/R300_RE_OCCLUSION_CNTL">R300_RE_OCCLUSION_CNTL</dfn>		    0x42B4</u></td></tr>
<tr><th id="616">616</th><td><u>#	define <dfn class="macro" id="_M/R300_OCCLUSION_ON" data-ref="_M/R300_OCCLUSION_ON">R300_OCCLUSION_ON</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/R300_RE_CULL_CNTL" data-ref="_M/R300_RE_CULL_CNTL">R300_RE_CULL_CNTL</dfn>                   0x42B8</u></td></tr>
<tr><th id="619">619</th><td><u>#       define <dfn class="macro" id="_M/R300_CULL_FRONT" data-ref="_M/R300_CULL_FRONT">R300_CULL_FRONT</dfn>                   (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="620">620</th><td><u>#       define <dfn class="macro" id="_M/R300_CULL_BACK" data-ref="_M/R300_CULL_BACK">R300_CULL_BACK</dfn>                    (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="621">621</th><td><u>#       define <dfn class="macro" id="_M/R300_FRONT_FACE_CCW" data-ref="_M/R300_FRONT_FACE_CCW">R300_FRONT_FACE_CCW</dfn>               (0 &lt;&lt; 2)</u></td></tr>
<tr><th id="622">622</th><td><u>#       define <dfn class="macro" id="_M/R300_FRONT_FACE_CW" data-ref="_M/R300_FRONT_FACE_CW">R300_FRONT_FACE_CW</dfn>                (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td><i>/* BEGIN: Rasterization / Interpolators - many guesses */</i></td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td><i>/* 0_UNKNOWN_18 has always been set except for clear operations.</i></td></tr>
<tr><th id="628">628</th><td><i> * TC_CNT is the number of incoming texture coordinate sets (i.e. it depends</i></td></tr>
<tr><th id="629">629</th><td><i> * on the vertex program, *not* the fragment program)</i></td></tr>
<tr><th id="630">630</th><td><i> */</i></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/R300_RS_CNTL_0" data-ref="_M/R300_RS_CNTL_0">R300_RS_CNTL_0</dfn>                      0x4300</u></td></tr>
<tr><th id="632">632</th><td><u>#       define <dfn class="macro" id="_M/R300_RS_CNTL_TC_CNT_SHIFT" data-ref="_M/R300_RS_CNTL_TC_CNT_SHIFT">R300_RS_CNTL_TC_CNT_SHIFT</dfn>         2</u></td></tr>
<tr><th id="633">633</th><td><u>#       define <dfn class="macro" id="_M/R300_RS_CNTL_TC_CNT_MASK" data-ref="_M/R300_RS_CNTL_TC_CNT_MASK">R300_RS_CNTL_TC_CNT_MASK</dfn>          (7 &lt;&lt; 2)</u></td></tr>
<tr><th id="634">634</th><td>	<i>/* number of color interpolators used */</i></td></tr>
<tr><th id="635">635</th><td><u>#	define <dfn class="macro" id="_M/R300_RS_CNTL_CI_CNT_SHIFT" data-ref="_M/R300_RS_CNTL_CI_CNT_SHIFT">R300_RS_CNTL_CI_CNT_SHIFT</dfn>         7</u></td></tr>
<tr><th id="636">636</th><td><u>#       define <dfn class="macro" id="_M/R300_RS_CNTL_0_UNKNOWN_18" data-ref="_M/R300_RS_CNTL_0_UNKNOWN_18">R300_RS_CNTL_0_UNKNOWN_18</dfn>         (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="637">637</th><td>	<i>/* Guess: RS_CNTL_1 holds the index of the highest used RS_ROUTE_n</i></td></tr>
<tr><th id="638">638</th><td><i>	   register. */</i></td></tr>
<tr><th id="639">639</th><td><u>#define <dfn class="macro" id="_M/R300_RS_CNTL_1" data-ref="_M/R300_RS_CNTL_1">R300_RS_CNTL_1</dfn>                      0x4304</u></td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td><i>/* gap */</i></td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td><i>/* Only used for texture coordinates.</i></td></tr>
<tr><th id="644">644</th><td><i> * Use the source field to route texture coordinate input from the</i></td></tr>
<tr><th id="645">645</th><td><i> * vertex program to the desired interpolator. Note that the source</i></td></tr>
<tr><th id="646">646</th><td><i> * field is relative to the outputs the vertex program *actually*</i></td></tr>
<tr><th id="647">647</th><td><i> * writes. If a vertex program only writes texcoord[1], this will</i></td></tr>
<tr><th id="648">648</th><td><i> * be source index 0.</i></td></tr>
<tr><th id="649">649</th><td><i> * Set INTERP_USED on all interpolators that produce data used by</i></td></tr>
<tr><th id="650">650</th><td><i> * the fragment program. INTERP_USED looks like a swizzling mask,</i></td></tr>
<tr><th id="651">651</th><td><i> * but I haven't seen it used that way.</i></td></tr>
<tr><th id="652">652</th><td><i> *</i></td></tr>
<tr><th id="653">653</th><td><i> * Note: The _UNKNOWN constants are always set in their respective</i></td></tr>
<tr><th id="654">654</th><td><i> * register. I don't know if this is necessary.</i></td></tr>
<tr><th id="655">655</th><td><i> */</i></td></tr>
<tr><th id="656">656</th><td><u>#define <dfn class="macro" id="_M/R300_RS_INTERP_0" data-ref="_M/R300_RS_INTERP_0">R300_RS_INTERP_0</dfn>                    0x4310</u></td></tr>
<tr><th id="657">657</th><td><u>#define <dfn class="macro" id="_M/R300_RS_INTERP_1" data-ref="_M/R300_RS_INTERP_1">R300_RS_INTERP_1</dfn>                    0x4314</u></td></tr>
<tr><th id="658">658</th><td><u>#       define <dfn class="macro" id="_M/R300_RS_INTERP_1_UNKNOWN" data-ref="_M/R300_RS_INTERP_1_UNKNOWN">R300_RS_INTERP_1_UNKNOWN</dfn>          0x40</u></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/R300_RS_INTERP_2" data-ref="_M/R300_RS_INTERP_2">R300_RS_INTERP_2</dfn>                    0x4318</u></td></tr>
<tr><th id="660">660</th><td><u>#       define <dfn class="macro" id="_M/R300_RS_INTERP_2_UNKNOWN" data-ref="_M/R300_RS_INTERP_2_UNKNOWN">R300_RS_INTERP_2_UNKNOWN</dfn>          0x80</u></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/R300_RS_INTERP_3" data-ref="_M/R300_RS_INTERP_3">R300_RS_INTERP_3</dfn>                    0x431C</u></td></tr>
<tr><th id="662">662</th><td><u>#       define <dfn class="macro" id="_M/R300_RS_INTERP_3_UNKNOWN" data-ref="_M/R300_RS_INTERP_3_UNKNOWN">R300_RS_INTERP_3_UNKNOWN</dfn>          0xC0</u></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/R300_RS_INTERP_4" data-ref="_M/R300_RS_INTERP_4">R300_RS_INTERP_4</dfn>                    0x4320</u></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/R300_RS_INTERP_5" data-ref="_M/R300_RS_INTERP_5">R300_RS_INTERP_5</dfn>                    0x4324</u></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/R300_RS_INTERP_6" data-ref="_M/R300_RS_INTERP_6">R300_RS_INTERP_6</dfn>                    0x4328</u></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/R300_RS_INTERP_7" data-ref="_M/R300_RS_INTERP_7">R300_RS_INTERP_7</dfn>                    0x432C</u></td></tr>
<tr><th id="667">667</th><td><u>#       define <dfn class="macro" id="_M/R300_RS_INTERP_SRC_SHIFT" data-ref="_M/R300_RS_INTERP_SRC_SHIFT">R300_RS_INTERP_SRC_SHIFT</dfn>          2</u></td></tr>
<tr><th id="668">668</th><td><u>#       define <dfn class="macro" id="_M/R300_RS_INTERP_SRC_MASK" data-ref="_M/R300_RS_INTERP_SRC_MASK">R300_RS_INTERP_SRC_MASK</dfn>           (7 &lt;&lt; 2)</u></td></tr>
<tr><th id="669">669</th><td><u>#       define <dfn class="macro" id="_M/R300_RS_INTERP_USED" data-ref="_M/R300_RS_INTERP_USED">R300_RS_INTERP_USED</dfn>               0x00D10000</u></td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td><i>/* These DWORDs control how vertex data is routed into fragment program</i></td></tr>
<tr><th id="672">672</th><td><i> * registers, after interpolators.</i></td></tr>
<tr><th id="673">673</th><td><i> */</i></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/R300_RS_ROUTE_0" data-ref="_M/R300_RS_ROUTE_0">R300_RS_ROUTE_0</dfn>                     0x4330</u></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/R300_RS_ROUTE_1" data-ref="_M/R300_RS_ROUTE_1">R300_RS_ROUTE_1</dfn>                     0x4334</u></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/R300_RS_ROUTE_2" data-ref="_M/R300_RS_ROUTE_2">R300_RS_ROUTE_2</dfn>                     0x4338</u></td></tr>
<tr><th id="677">677</th><td><u>#define <dfn class="macro" id="_M/R300_RS_ROUTE_3" data-ref="_M/R300_RS_ROUTE_3">R300_RS_ROUTE_3</dfn>                     0x433C /* GUESS */</u></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/R300_RS_ROUTE_4" data-ref="_M/R300_RS_ROUTE_4">R300_RS_ROUTE_4</dfn>                     0x4340 /* GUESS */</u></td></tr>
<tr><th id="679">679</th><td><u>#define <dfn class="macro" id="_M/R300_RS_ROUTE_5" data-ref="_M/R300_RS_ROUTE_5">R300_RS_ROUTE_5</dfn>                     0x4344 /* GUESS */</u></td></tr>
<tr><th id="680">680</th><td><u>#define <dfn class="macro" id="_M/R300_RS_ROUTE_6" data-ref="_M/R300_RS_ROUTE_6">R300_RS_ROUTE_6</dfn>                     0x4348 /* GUESS */</u></td></tr>
<tr><th id="681">681</th><td><u>#define <dfn class="macro" id="_M/R300_RS_ROUTE_7" data-ref="_M/R300_RS_ROUTE_7">R300_RS_ROUTE_7</dfn>                     0x434C /* GUESS */</u></td></tr>
<tr><th id="682">682</th><td><u>#       define <dfn class="macro" id="_M/R300_RS_ROUTE_SOURCE_INTERP_0" data-ref="_M/R300_RS_ROUTE_SOURCE_INTERP_0">R300_RS_ROUTE_SOURCE_INTERP_0</dfn>     0</u></td></tr>
<tr><th id="683">683</th><td><u>#       define <dfn class="macro" id="_M/R300_RS_ROUTE_SOURCE_INTERP_1" data-ref="_M/R300_RS_ROUTE_SOURCE_INTERP_1">R300_RS_ROUTE_SOURCE_INTERP_1</dfn>     1</u></td></tr>
<tr><th id="684">684</th><td><u>#       define <dfn class="macro" id="_M/R300_RS_ROUTE_SOURCE_INTERP_2" data-ref="_M/R300_RS_ROUTE_SOURCE_INTERP_2">R300_RS_ROUTE_SOURCE_INTERP_2</dfn>     2</u></td></tr>
<tr><th id="685">685</th><td><u>#       define <dfn class="macro" id="_M/R300_RS_ROUTE_SOURCE_INTERP_3" data-ref="_M/R300_RS_ROUTE_SOURCE_INTERP_3">R300_RS_ROUTE_SOURCE_INTERP_3</dfn>     3</u></td></tr>
<tr><th id="686">686</th><td><u>#       define <dfn class="macro" id="_M/R300_RS_ROUTE_SOURCE_INTERP_4" data-ref="_M/R300_RS_ROUTE_SOURCE_INTERP_4">R300_RS_ROUTE_SOURCE_INTERP_4</dfn>     4</u></td></tr>
<tr><th id="687">687</th><td><u>#       define <dfn class="macro" id="_M/R300_RS_ROUTE_SOURCE_INTERP_5" data-ref="_M/R300_RS_ROUTE_SOURCE_INTERP_5">R300_RS_ROUTE_SOURCE_INTERP_5</dfn>     5 /* GUESS */</u></td></tr>
<tr><th id="688">688</th><td><u>#       define <dfn class="macro" id="_M/R300_RS_ROUTE_SOURCE_INTERP_6" data-ref="_M/R300_RS_ROUTE_SOURCE_INTERP_6">R300_RS_ROUTE_SOURCE_INTERP_6</dfn>     6 /* GUESS */</u></td></tr>
<tr><th id="689">689</th><td><u>#       define <dfn class="macro" id="_M/R300_RS_ROUTE_SOURCE_INTERP_7" data-ref="_M/R300_RS_ROUTE_SOURCE_INTERP_7">R300_RS_ROUTE_SOURCE_INTERP_7</dfn>     7 /* GUESS */</u></td></tr>
<tr><th id="690">690</th><td><u>#       define <dfn class="macro" id="_M/R300_RS_ROUTE_ENABLE" data-ref="_M/R300_RS_ROUTE_ENABLE">R300_RS_ROUTE_ENABLE</dfn>              (1 &lt;&lt; 3) /* GUESS */</u></td></tr>
<tr><th id="691">691</th><td><u>#       define <dfn class="macro" id="_M/R300_RS_ROUTE_DEST_SHIFT" data-ref="_M/R300_RS_ROUTE_DEST_SHIFT">R300_RS_ROUTE_DEST_SHIFT</dfn>          6</u></td></tr>
<tr><th id="692">692</th><td><u>#       define <dfn class="macro" id="_M/R300_RS_ROUTE_DEST_MASK" data-ref="_M/R300_RS_ROUTE_DEST_MASK">R300_RS_ROUTE_DEST_MASK</dfn>           (31 &lt;&lt; 6) /* GUESS */</u></td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td><i>/* Special handling for color: When the fragment program uses color,</i></td></tr>
<tr><th id="695">695</th><td><i> * the ROUTE_0_COLOR bit is set and ROUTE_0_COLOR_DEST contains the</i></td></tr>
<tr><th id="696">696</th><td><i> * color register index.</i></td></tr>
<tr><th id="697">697</th><td><i> *</i></td></tr>
<tr><th id="698">698</th><td><i> * Apperently you may set the R300_RS_ROUTE_0_COLOR bit, but not provide any</i></td></tr>
<tr><th id="699">699</th><td><i> * R300_RS_ROUTE_0_COLOR_DEST value; this setup is used for clearing the state.</i></td></tr>
<tr><th id="700">700</th><td><i> * See r300_ioctl.c:r300EmitClearState. I'm not sure if this setup is strictly</i></td></tr>
<tr><th id="701">701</th><td><i> * correct or not. - Oliver.</i></td></tr>
<tr><th id="702">702</th><td><i> */</i></td></tr>
<tr><th id="703">703</th><td><u>#       define <dfn class="macro" id="_M/R300_RS_ROUTE_0_COLOR" data-ref="_M/R300_RS_ROUTE_0_COLOR">R300_RS_ROUTE_0_COLOR</dfn>             (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="704">704</th><td><u>#       define <dfn class="macro" id="_M/R300_RS_ROUTE_0_COLOR_DEST_SHIFT" data-ref="_M/R300_RS_ROUTE_0_COLOR_DEST_SHIFT">R300_RS_ROUTE_0_COLOR_DEST_SHIFT</dfn>  17</u></td></tr>
<tr><th id="705">705</th><td><u>#       define <dfn class="macro" id="_M/R300_RS_ROUTE_0_COLOR_DEST_MASK" data-ref="_M/R300_RS_ROUTE_0_COLOR_DEST_MASK">R300_RS_ROUTE_0_COLOR_DEST_MASK</dfn>   (31 &lt;&lt; 17) /* GUESS */</u></td></tr>
<tr><th id="706">706</th><td><i>/* As above, but for secondary color */</i></td></tr>
<tr><th id="707">707</th><td><u>#		define <dfn class="macro" id="_M/R300_RS_ROUTE_1_COLOR1" data-ref="_M/R300_RS_ROUTE_1_COLOR1">R300_RS_ROUTE_1_COLOR1</dfn>            (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="708">708</th><td><u>#		define <dfn class="macro" id="_M/R300_RS_ROUTE_1_COLOR1_DEST_SHIFT" data-ref="_M/R300_RS_ROUTE_1_COLOR1_DEST_SHIFT">R300_RS_ROUTE_1_COLOR1_DEST_SHIFT</dfn> 17</u></td></tr>
<tr><th id="709">709</th><td><u>#		define <dfn class="macro" id="_M/R300_RS_ROUTE_1_COLOR1_DEST_MASK" data-ref="_M/R300_RS_ROUTE_1_COLOR1_DEST_MASK">R300_RS_ROUTE_1_COLOR1_DEST_MASK</dfn>  (31 &lt;&lt; 17)</u></td></tr>
<tr><th id="710">710</th><td><u>#		define <dfn class="macro" id="_M/R300_RS_ROUTE_1_UNKNOWN11" data-ref="_M/R300_RS_ROUTE_1_UNKNOWN11">R300_RS_ROUTE_1_UNKNOWN11</dfn>         (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="711">711</th><td><i>/* END: Rasterization / Interpolators - many guesses */</i></td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td><i>/* Hierarchical Z Enable */</i></td></tr>
<tr><th id="714">714</th><td><u>#define <dfn class="macro" id="_M/R300_SC_HYPERZ" data-ref="_M/R300_SC_HYPERZ">R300_SC_HYPERZ</dfn>                   0x43a4</u></td></tr>
<tr><th id="715">715</th><td><u>#	define <dfn class="macro" id="_M/R300_SC_HYPERZ_DISABLE" data-ref="_M/R300_SC_HYPERZ_DISABLE">R300_SC_HYPERZ_DISABLE</dfn>     (0 &lt;&lt; 0)</u></td></tr>
<tr><th id="716">716</th><td><u>#	define <dfn class="macro" id="_M/R300_SC_HYPERZ_ENABLE" data-ref="_M/R300_SC_HYPERZ_ENABLE">R300_SC_HYPERZ_ENABLE</dfn>      (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="717">717</th><td><u>#	define <dfn class="macro" id="_M/R300_SC_HYPERZ_MIN" data-ref="_M/R300_SC_HYPERZ_MIN">R300_SC_HYPERZ_MIN</dfn>         (0 &lt;&lt; 1)</u></td></tr>
<tr><th id="718">718</th><td><u>#	define <dfn class="macro" id="_M/R300_SC_HYPERZ_MAX" data-ref="_M/R300_SC_HYPERZ_MAX">R300_SC_HYPERZ_MAX</dfn>         (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="719">719</th><td><u>#	define <dfn class="macro" id="_M/R300_SC_HYPERZ_ADJ_256" data-ref="_M/R300_SC_HYPERZ_ADJ_256">R300_SC_HYPERZ_ADJ_256</dfn>     (0 &lt;&lt; 2)</u></td></tr>
<tr><th id="720">720</th><td><u>#	define <dfn class="macro" id="_M/R300_SC_HYPERZ_ADJ_128" data-ref="_M/R300_SC_HYPERZ_ADJ_128">R300_SC_HYPERZ_ADJ_128</dfn>     (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="721">721</th><td><u>#	define <dfn class="macro" id="_M/R300_SC_HYPERZ_ADJ_64" data-ref="_M/R300_SC_HYPERZ_ADJ_64">R300_SC_HYPERZ_ADJ_64</dfn>      (2 &lt;&lt; 2)</u></td></tr>
<tr><th id="722">722</th><td><u>#	define <dfn class="macro" id="_M/R300_SC_HYPERZ_ADJ_32" data-ref="_M/R300_SC_HYPERZ_ADJ_32">R300_SC_HYPERZ_ADJ_32</dfn>      (3 &lt;&lt; 2)</u></td></tr>
<tr><th id="723">723</th><td><u>#	define <dfn class="macro" id="_M/R300_SC_HYPERZ_ADJ_16" data-ref="_M/R300_SC_HYPERZ_ADJ_16">R300_SC_HYPERZ_ADJ_16</dfn>      (4 &lt;&lt; 2)</u></td></tr>
<tr><th id="724">724</th><td><u>#	define <dfn class="macro" id="_M/R300_SC_HYPERZ_ADJ_8" data-ref="_M/R300_SC_HYPERZ_ADJ_8">R300_SC_HYPERZ_ADJ_8</dfn>       (5 &lt;&lt; 2)</u></td></tr>
<tr><th id="725">725</th><td><u>#	define <dfn class="macro" id="_M/R300_SC_HYPERZ_ADJ_4" data-ref="_M/R300_SC_HYPERZ_ADJ_4">R300_SC_HYPERZ_ADJ_4</dfn>       (6 &lt;&lt; 2)</u></td></tr>
<tr><th id="726">726</th><td><u>#	define <dfn class="macro" id="_M/R300_SC_HYPERZ_ADJ_2" data-ref="_M/R300_SC_HYPERZ_ADJ_2">R300_SC_HYPERZ_ADJ_2</dfn>       (7 &lt;&lt; 2)</u></td></tr>
<tr><th id="727">727</th><td><u>#	define <dfn class="macro" id="_M/R300_SC_HYPERZ_HZ_Z0MIN_NO" data-ref="_M/R300_SC_HYPERZ_HZ_Z0MIN_NO">R300_SC_HYPERZ_HZ_Z0MIN_NO</dfn> (0 &lt;&lt; 5)</u></td></tr>
<tr><th id="728">728</th><td><u>#	define <dfn class="macro" id="_M/R300_SC_HYPERZ_HZ_Z0MIN" data-ref="_M/R300_SC_HYPERZ_HZ_Z0MIN">R300_SC_HYPERZ_HZ_Z0MIN</dfn>    (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="729">729</th><td><u>#	define <dfn class="macro" id="_M/R300_SC_HYPERZ_HZ_Z0MAX_NO" data-ref="_M/R300_SC_HYPERZ_HZ_Z0MAX_NO">R300_SC_HYPERZ_HZ_Z0MAX_NO</dfn> (0 &lt;&lt; 6)</u></td></tr>
<tr><th id="730">730</th><td><u>#	define <dfn class="macro" id="_M/R300_SC_HYPERZ_HZ_Z0MAX" data-ref="_M/R300_SC_HYPERZ_HZ_Z0MAX">R300_SC_HYPERZ_HZ_Z0MAX</dfn>    (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td><u>#define <dfn class="macro" id="_M/R300_SC_EDGERULE" data-ref="_M/R300_SC_EDGERULE">R300_SC_EDGERULE</dfn>                 0x43a8</u></td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td><i>/* BEGIN: Scissors and cliprects */</i></td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td><i>/* There are four clipping rectangles. Their corner coordinates are inclusive.</i></td></tr>
<tr><th id="737">737</th><td><i> * Every pixel is assigned a number from 0 and 15 by setting bits 0-3 depending</i></td></tr>
<tr><th id="738">738</th><td><i> * on whether the pixel is inside cliprects 0-3, respectively. For example,</i></td></tr>
<tr><th id="739">739</th><td><i> * if a pixel is inside cliprects 0 and 1, but outside 2 and 3, it is assigned</i></td></tr>
<tr><th id="740">740</th><td><i> * the number 3 (binary 0011).</i></td></tr>
<tr><th id="741">741</th><td><i> * Iff the bit corresponding to the pixel's number in RE_CLIPRECT_CNTL is set,</i></td></tr>
<tr><th id="742">742</th><td><i> * the pixel is rasterized.</i></td></tr>
<tr><th id="743">743</th><td><i> *</i></td></tr>
<tr><th id="744">744</th><td><i> * In addition to this, there is a scissors rectangle. Only pixels inside the</i></td></tr>
<tr><th id="745">745</th><td><i> * scissors rectangle are drawn. (coordinates are inclusive)</i></td></tr>
<tr><th id="746">746</th><td><i> *</i></td></tr>
<tr><th id="747">747</th><td><i> * For some reason, the top-left corner of the framebuffer is at (1440, 1440)</i></td></tr>
<tr><th id="748">748</th><td><i> * for the purpose of clipping and scissors.</i></td></tr>
<tr><th id="749">749</th><td><i> */</i></td></tr>
<tr><th id="750">750</th><td><u>#define <dfn class="macro" id="_M/R300_RE_CLIPRECT_TL_0" data-ref="_M/R300_RE_CLIPRECT_TL_0">R300_RE_CLIPRECT_TL_0</dfn>               0x43B0</u></td></tr>
<tr><th id="751">751</th><td><u>#define <dfn class="macro" id="_M/R300_RE_CLIPRECT_BR_0" data-ref="_M/R300_RE_CLIPRECT_BR_0">R300_RE_CLIPRECT_BR_0</dfn>               0x43B4</u></td></tr>
<tr><th id="752">752</th><td><u>#define <dfn class="macro" id="_M/R300_RE_CLIPRECT_TL_1" data-ref="_M/R300_RE_CLIPRECT_TL_1">R300_RE_CLIPRECT_TL_1</dfn>               0x43B8</u></td></tr>
<tr><th id="753">753</th><td><u>#define <dfn class="macro" id="_M/R300_RE_CLIPRECT_BR_1" data-ref="_M/R300_RE_CLIPRECT_BR_1">R300_RE_CLIPRECT_BR_1</dfn>               0x43BC</u></td></tr>
<tr><th id="754">754</th><td><u>#define <dfn class="macro" id="_M/R300_RE_CLIPRECT_TL_2" data-ref="_M/R300_RE_CLIPRECT_TL_2">R300_RE_CLIPRECT_TL_2</dfn>               0x43C0</u></td></tr>
<tr><th id="755">755</th><td><u>#define <dfn class="macro" id="_M/R300_RE_CLIPRECT_BR_2" data-ref="_M/R300_RE_CLIPRECT_BR_2">R300_RE_CLIPRECT_BR_2</dfn>               0x43C4</u></td></tr>
<tr><th id="756">756</th><td><u>#define <dfn class="macro" id="_M/R300_RE_CLIPRECT_TL_3" data-ref="_M/R300_RE_CLIPRECT_TL_3">R300_RE_CLIPRECT_TL_3</dfn>               0x43C8</u></td></tr>
<tr><th id="757">757</th><td><u>#define <dfn class="macro" id="_M/R300_RE_CLIPRECT_BR_3" data-ref="_M/R300_RE_CLIPRECT_BR_3">R300_RE_CLIPRECT_BR_3</dfn>               0x43CC</u></td></tr>
<tr><th id="758">758</th><td><u>#       define <dfn class="macro" id="_M/R300_CLIPRECT_OFFSET" data-ref="_M/R300_CLIPRECT_OFFSET">R300_CLIPRECT_OFFSET</dfn>              1440</u></td></tr>
<tr><th id="759">759</th><td><u>#       define <dfn class="macro" id="_M/R300_CLIPRECT_MASK" data-ref="_M/R300_CLIPRECT_MASK">R300_CLIPRECT_MASK</dfn>                0x1FFF</u></td></tr>
<tr><th id="760">760</th><td><u>#       define <dfn class="macro" id="_M/R300_CLIPRECT_X_SHIFT" data-ref="_M/R300_CLIPRECT_X_SHIFT">R300_CLIPRECT_X_SHIFT</dfn>             0</u></td></tr>
<tr><th id="761">761</th><td><u>#       define <dfn class="macro" id="_M/R300_CLIPRECT_X_MASK" data-ref="_M/R300_CLIPRECT_X_MASK">R300_CLIPRECT_X_MASK</dfn>              (0x1FFF &lt;&lt; 0)</u></td></tr>
<tr><th id="762">762</th><td><u>#       define <dfn class="macro" id="_M/R300_CLIPRECT_Y_SHIFT" data-ref="_M/R300_CLIPRECT_Y_SHIFT">R300_CLIPRECT_Y_SHIFT</dfn>             13</u></td></tr>
<tr><th id="763">763</th><td><u>#       define <dfn class="macro" id="_M/R300_CLIPRECT_Y_MASK" data-ref="_M/R300_CLIPRECT_Y_MASK">R300_CLIPRECT_Y_MASK</dfn>              (0x1FFF &lt;&lt; 13)</u></td></tr>
<tr><th id="764">764</th><td><u>#define <dfn class="macro" id="_M/R300_RE_CLIPRECT_CNTL" data-ref="_M/R300_RE_CLIPRECT_CNTL">R300_RE_CLIPRECT_CNTL</dfn>               0x43D0</u></td></tr>
<tr><th id="765">765</th><td><u>#       define <dfn class="macro" id="_M/R300_CLIP_OUT" data-ref="_M/R300_CLIP_OUT">R300_CLIP_OUT</dfn>                     (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="766">766</th><td><u>#       define <dfn class="macro" id="_M/R300_CLIP_0" data-ref="_M/R300_CLIP_0">R300_CLIP_0</dfn>                       (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="767">767</th><td><u>#       define <dfn class="macro" id="_M/R300_CLIP_1" data-ref="_M/R300_CLIP_1">R300_CLIP_1</dfn>                       (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="768">768</th><td><u>#       define <dfn class="macro" id="_M/R300_CLIP_10" data-ref="_M/R300_CLIP_10">R300_CLIP_10</dfn>                      (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="769">769</th><td><u>#       define <dfn class="macro" id="_M/R300_CLIP_2" data-ref="_M/R300_CLIP_2">R300_CLIP_2</dfn>                       (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="770">770</th><td><u>#       define <dfn class="macro" id="_M/R300_CLIP_20" data-ref="_M/R300_CLIP_20">R300_CLIP_20</dfn>                      (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="771">771</th><td><u>#       define <dfn class="macro" id="_M/R300_CLIP_21" data-ref="_M/R300_CLIP_21">R300_CLIP_21</dfn>                      (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="772">772</th><td><u>#       define <dfn class="macro" id="_M/R300_CLIP_210" data-ref="_M/R300_CLIP_210">R300_CLIP_210</dfn>                     (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="773">773</th><td><u>#       define <dfn class="macro" id="_M/R300_CLIP_3" data-ref="_M/R300_CLIP_3">R300_CLIP_3</dfn>                       (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="774">774</th><td><u>#       define <dfn class="macro" id="_M/R300_CLIP_30" data-ref="_M/R300_CLIP_30">R300_CLIP_30</dfn>                      (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="775">775</th><td><u>#       define <dfn class="macro" id="_M/R300_CLIP_31" data-ref="_M/R300_CLIP_31">R300_CLIP_31</dfn>                      (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="776">776</th><td><u>#       define <dfn class="macro" id="_M/R300_CLIP_310" data-ref="_M/R300_CLIP_310">R300_CLIP_310</dfn>                     (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="777">777</th><td><u>#       define <dfn class="macro" id="_M/R300_CLIP_32" data-ref="_M/R300_CLIP_32">R300_CLIP_32</dfn>                      (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="778">778</th><td><u>#       define <dfn class="macro" id="_M/R300_CLIP_320" data-ref="_M/R300_CLIP_320">R300_CLIP_320</dfn>                     (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="779">779</th><td><u>#       define <dfn class="macro" id="_M/R300_CLIP_321" data-ref="_M/R300_CLIP_321">R300_CLIP_321</dfn>                     (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="780">780</th><td><u>#       define <dfn class="macro" id="_M/R300_CLIP_3210" data-ref="_M/R300_CLIP_3210">R300_CLIP_3210</dfn>                    (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td><i>/* gap */</i></td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td><u>#define <dfn class="macro" id="_M/R300_RE_SCISSORS_TL" data-ref="_M/R300_RE_SCISSORS_TL">R300_RE_SCISSORS_TL</dfn>                 0x43E0</u></td></tr>
<tr><th id="785">785</th><td><u>#define <dfn class="macro" id="_M/R300_RE_SCISSORS_BR" data-ref="_M/R300_RE_SCISSORS_BR">R300_RE_SCISSORS_BR</dfn>                 0x43E4</u></td></tr>
<tr><th id="786">786</th><td><u>#       define <dfn class="macro" id="_M/R300_SCISSORS_OFFSET" data-ref="_M/R300_SCISSORS_OFFSET">R300_SCISSORS_OFFSET</dfn>              1440</u></td></tr>
<tr><th id="787">787</th><td><u>#       define <dfn class="macro" id="_M/R300_SCISSORS_X_SHIFT" data-ref="_M/R300_SCISSORS_X_SHIFT">R300_SCISSORS_X_SHIFT</dfn>             0</u></td></tr>
<tr><th id="788">788</th><td><u>#       define <dfn class="macro" id="_M/R300_SCISSORS_X_MASK" data-ref="_M/R300_SCISSORS_X_MASK">R300_SCISSORS_X_MASK</dfn>              (0x1FFF &lt;&lt; 0)</u></td></tr>
<tr><th id="789">789</th><td><u>#       define <dfn class="macro" id="_M/R300_SCISSORS_Y_SHIFT" data-ref="_M/R300_SCISSORS_Y_SHIFT">R300_SCISSORS_Y_SHIFT</dfn>             13</u></td></tr>
<tr><th id="790">790</th><td><u>#       define <dfn class="macro" id="_M/R300_SCISSORS_Y_MASK" data-ref="_M/R300_SCISSORS_Y_MASK">R300_SCISSORS_Y_MASK</dfn>              (0x1FFF &lt;&lt; 13)</u></td></tr>
<tr><th id="791">791</th><td><i>/* END: Scissors and cliprects */</i></td></tr>
<tr><th id="792">792</th><td></td></tr>
<tr><th id="793">793</th><td><i>/* BEGIN: Texture specification */</i></td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td><i>/*</i></td></tr>
<tr><th id="796">796</th><td><i> * The texture specification dwords are grouped by meaning and not by texture</i></td></tr>
<tr><th id="797">797</th><td><i> * unit. This means that e.g. the offset for texture image unit N is found in</i></td></tr>
<tr><th id="798">798</th><td><i> * register TX_OFFSET_0 + (4*N)</i></td></tr>
<tr><th id="799">799</th><td><i> */</i></td></tr>
<tr><th id="800">800</th><td><u>#define <dfn class="macro" id="_M/R300_TX_FILTER_0" data-ref="_M/R300_TX_FILTER_0">R300_TX_FILTER_0</dfn>                    0x4400</u></td></tr>
<tr><th id="801">801</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_REPEAT" data-ref="_M/R300_TX_REPEAT">R300_TX_REPEAT</dfn>                    0</u></td></tr>
<tr><th id="802">802</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_MIRRORED" data-ref="_M/R300_TX_MIRRORED">R300_TX_MIRRORED</dfn>                  1</u></td></tr>
<tr><th id="803">803</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_CLAMP" data-ref="_M/R300_TX_CLAMP">R300_TX_CLAMP</dfn>                     4</u></td></tr>
<tr><th id="804">804</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_CLAMP_TO_EDGE" data-ref="_M/R300_TX_CLAMP_TO_EDGE">R300_TX_CLAMP_TO_EDGE</dfn>             2</u></td></tr>
<tr><th id="805">805</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_CLAMP_TO_BORDER" data-ref="_M/R300_TX_CLAMP_TO_BORDER">R300_TX_CLAMP_TO_BORDER</dfn>           6</u></td></tr>
<tr><th id="806">806</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_WRAP_S_SHIFT" data-ref="_M/R300_TX_WRAP_S_SHIFT">R300_TX_WRAP_S_SHIFT</dfn>              0</u></td></tr>
<tr><th id="807">807</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_WRAP_S_MASK" data-ref="_M/R300_TX_WRAP_S_MASK">R300_TX_WRAP_S_MASK</dfn>               (7 &lt;&lt; 0)</u></td></tr>
<tr><th id="808">808</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_WRAP_T_SHIFT" data-ref="_M/R300_TX_WRAP_T_SHIFT">R300_TX_WRAP_T_SHIFT</dfn>              3</u></td></tr>
<tr><th id="809">809</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_WRAP_T_MASK" data-ref="_M/R300_TX_WRAP_T_MASK">R300_TX_WRAP_T_MASK</dfn>               (7 &lt;&lt; 3)</u></td></tr>
<tr><th id="810">810</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_WRAP_Q_SHIFT" data-ref="_M/R300_TX_WRAP_Q_SHIFT">R300_TX_WRAP_Q_SHIFT</dfn>              6</u></td></tr>
<tr><th id="811">811</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_WRAP_Q_MASK" data-ref="_M/R300_TX_WRAP_Q_MASK">R300_TX_WRAP_Q_MASK</dfn>               (7 &lt;&lt; 6)</u></td></tr>
<tr><th id="812">812</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_MAG_FILTER_NEAREST" data-ref="_M/R300_TX_MAG_FILTER_NEAREST">R300_TX_MAG_FILTER_NEAREST</dfn>        (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="813">813</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_MAG_FILTER_LINEAR" data-ref="_M/R300_TX_MAG_FILTER_LINEAR">R300_TX_MAG_FILTER_LINEAR</dfn>         (2 &lt;&lt; 9)</u></td></tr>
<tr><th id="814">814</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_MAG_FILTER_MASK" data-ref="_M/R300_TX_MAG_FILTER_MASK">R300_TX_MAG_FILTER_MASK</dfn>           (3 &lt;&lt; 9)</u></td></tr>
<tr><th id="815">815</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_MIN_FILTER_NEAREST" data-ref="_M/R300_TX_MIN_FILTER_NEAREST">R300_TX_MIN_FILTER_NEAREST</dfn>        (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="816">816</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_MIN_FILTER_LINEAR" data-ref="_M/R300_TX_MIN_FILTER_LINEAR">R300_TX_MIN_FILTER_LINEAR</dfn>         (2 &lt;&lt; 11)</u></td></tr>
<tr><th id="817">817</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_MIN_FILTER_NEAREST_MIP_NEAREST" data-ref="_M/R300_TX_MIN_FILTER_NEAREST_MIP_NEAREST">R300_TX_MIN_FILTER_NEAREST_MIP_NEAREST</dfn>       (5  &lt;&lt;  11)</u></td></tr>
<tr><th id="818">818</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_MIN_FILTER_NEAREST_MIP_LINEAR" data-ref="_M/R300_TX_MIN_FILTER_NEAREST_MIP_LINEAR">R300_TX_MIN_FILTER_NEAREST_MIP_LINEAR</dfn>        (9  &lt;&lt;  11)</u></td></tr>
<tr><th id="819">819</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_MIN_FILTER_LINEAR_MIP_NEAREST" data-ref="_M/R300_TX_MIN_FILTER_LINEAR_MIP_NEAREST">R300_TX_MIN_FILTER_LINEAR_MIP_NEAREST</dfn>        (6  &lt;&lt;  11)</u></td></tr>
<tr><th id="820">820</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_MIN_FILTER_LINEAR_MIP_LINEAR" data-ref="_M/R300_TX_MIN_FILTER_LINEAR_MIP_LINEAR">R300_TX_MIN_FILTER_LINEAR_MIP_LINEAR</dfn>         (10 &lt;&lt;  11)</u></td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td><i>/* NOTE: NEAREST doesn't seem to exist.</i></td></tr>
<tr><th id="823">823</th><td><i> * Im not seting MAG_FILTER_MASK and (3 &lt;&lt; 11) on for all</i></td></tr>
<tr><th id="824">824</th><td><i> * anisotropy modes because that would void selected mag filter</i></td></tr>
<tr><th id="825">825</th><td><i> */</i></td></tr>
<tr><th id="826">826</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_MIN_FILTER_ANISO_NEAREST" data-ref="_M/R300_TX_MIN_FILTER_ANISO_NEAREST">R300_TX_MIN_FILTER_ANISO_NEAREST</dfn>             (0 &lt;&lt; 13)</u></td></tr>
<tr><th id="827">827</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_MIN_FILTER_ANISO_LINEAR" data-ref="_M/R300_TX_MIN_FILTER_ANISO_LINEAR">R300_TX_MIN_FILTER_ANISO_LINEAR</dfn>              (0 &lt;&lt; 13)</u></td></tr>
<tr><th id="828">828</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_MIN_FILTER_ANISO_NEAREST_MIP_NEAREST" data-ref="_M/R300_TX_MIN_FILTER_ANISO_NEAREST_MIP_NEAREST">R300_TX_MIN_FILTER_ANISO_NEAREST_MIP_NEAREST</dfn> (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="829">829</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_MIN_FILTER_ANISO_NEAREST_MIP_LINEAR" data-ref="_M/R300_TX_MIN_FILTER_ANISO_NEAREST_MIP_LINEAR">R300_TX_MIN_FILTER_ANISO_NEAREST_MIP_LINEAR</dfn>  (2 &lt;&lt; 13)</u></td></tr>
<tr><th id="830">830</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_MIN_FILTER_MASK" data-ref="_M/R300_TX_MIN_FILTER_MASK">R300_TX_MIN_FILTER_MASK</dfn>   ( (15 &lt;&lt; 11) | (3 &lt;&lt; 13) )</u></td></tr>
<tr><th id="831">831</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_MAX_ANISO_1_TO_1" data-ref="_M/R300_TX_MAX_ANISO_1_TO_1">R300_TX_MAX_ANISO_1_TO_1</dfn>  (0 &lt;&lt; 21)</u></td></tr>
<tr><th id="832">832</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_MAX_ANISO_2_TO_1" data-ref="_M/R300_TX_MAX_ANISO_2_TO_1">R300_TX_MAX_ANISO_2_TO_1</dfn>  (2 &lt;&lt; 21)</u></td></tr>
<tr><th id="833">833</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_MAX_ANISO_4_TO_1" data-ref="_M/R300_TX_MAX_ANISO_4_TO_1">R300_TX_MAX_ANISO_4_TO_1</dfn>  (4 &lt;&lt; 21)</u></td></tr>
<tr><th id="834">834</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_MAX_ANISO_8_TO_1" data-ref="_M/R300_TX_MAX_ANISO_8_TO_1">R300_TX_MAX_ANISO_8_TO_1</dfn>  (6 &lt;&lt; 21)</u></td></tr>
<tr><th id="835">835</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_MAX_ANISO_16_TO_1" data-ref="_M/R300_TX_MAX_ANISO_16_TO_1">R300_TX_MAX_ANISO_16_TO_1</dfn> (8 &lt;&lt; 21)</u></td></tr>
<tr><th id="836">836</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_MAX_ANISO_MASK" data-ref="_M/R300_TX_MAX_ANISO_MASK">R300_TX_MAX_ANISO_MASK</dfn>    (14 &lt;&lt; 21)</u></td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td><u>#define <dfn class="macro" id="_M/R300_TX_FILTER1_0" data-ref="_M/R300_TX_FILTER1_0">R300_TX_FILTER1_0</dfn>                      0x4440</u></td></tr>
<tr><th id="839">839</th><td><u>#	define <dfn class="macro" id="_M/R300_CHROMA_KEY_MODE_DISABLE" data-ref="_M/R300_CHROMA_KEY_MODE_DISABLE">R300_CHROMA_KEY_MODE_DISABLE</dfn>    0</u></td></tr>
<tr><th id="840">840</th><td><u>#	define <dfn class="macro" id="_M/R300_CHROMA_KEY_FORCE" data-ref="_M/R300_CHROMA_KEY_FORCE">R300_CHROMA_KEY_FORCE</dfn>	       1</u></td></tr>
<tr><th id="841">841</th><td><u>#	define <dfn class="macro" id="_M/R300_CHROMA_KEY_BLEND" data-ref="_M/R300_CHROMA_KEY_BLEND">R300_CHROMA_KEY_BLEND</dfn>           2</u></td></tr>
<tr><th id="842">842</th><td><u>#	define <dfn class="macro" id="_M/R300_MC_ROUND_NORMAL" data-ref="_M/R300_MC_ROUND_NORMAL">R300_MC_ROUND_NORMAL</dfn>            (0&lt;&lt;2)</u></td></tr>
<tr><th id="843">843</th><td><u>#	define <dfn class="macro" id="_M/R300_MC_ROUND_MPEG4" data-ref="_M/R300_MC_ROUND_MPEG4">R300_MC_ROUND_MPEG4</dfn>             (1&lt;&lt;2)</u></td></tr>
<tr><th id="844">844</th><td><u>#	define <dfn class="macro" id="_M/R300_LOD_BIAS_MASK" data-ref="_M/R300_LOD_BIAS_MASK">R300_LOD_BIAS_MASK</dfn>	    0x1fff</u></td></tr>
<tr><th id="845">845</th><td><u>#	define <dfn class="macro" id="_M/R300_EDGE_ANISO_EDGE_DIAG" data-ref="_M/R300_EDGE_ANISO_EDGE_DIAG">R300_EDGE_ANISO_EDGE_DIAG</dfn>       (0&lt;&lt;13)</u></td></tr>
<tr><th id="846">846</th><td><u>#	define <dfn class="macro" id="_M/R300_EDGE_ANISO_EDGE_ONLY" data-ref="_M/R300_EDGE_ANISO_EDGE_ONLY">R300_EDGE_ANISO_EDGE_ONLY</dfn>       (1&lt;&lt;13)</u></td></tr>
<tr><th id="847">847</th><td><u>#	define <dfn class="macro" id="_M/R300_MC_COORD_TRUNCATE_DISABLE" data-ref="_M/R300_MC_COORD_TRUNCATE_DISABLE">R300_MC_COORD_TRUNCATE_DISABLE</dfn>  (0&lt;&lt;14)</u></td></tr>
<tr><th id="848">848</th><td><u>#	define <dfn class="macro" id="_M/R300_MC_COORD_TRUNCATE_MPEG" data-ref="_M/R300_MC_COORD_TRUNCATE_MPEG">R300_MC_COORD_TRUNCATE_MPEG</dfn>     (1&lt;&lt;14)</u></td></tr>
<tr><th id="849">849</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_TRI_PERF_0_8" data-ref="_M/R300_TX_TRI_PERF_0_8">R300_TX_TRI_PERF_0_8</dfn>            (0&lt;&lt;15)</u></td></tr>
<tr><th id="850">850</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_TRI_PERF_1_8" data-ref="_M/R300_TX_TRI_PERF_1_8">R300_TX_TRI_PERF_1_8</dfn>            (1&lt;&lt;15)</u></td></tr>
<tr><th id="851">851</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_TRI_PERF_1_4" data-ref="_M/R300_TX_TRI_PERF_1_4">R300_TX_TRI_PERF_1_4</dfn>            (2&lt;&lt;15)</u></td></tr>
<tr><th id="852">852</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_TRI_PERF_3_8" data-ref="_M/R300_TX_TRI_PERF_3_8">R300_TX_TRI_PERF_3_8</dfn>            (3&lt;&lt;15)</u></td></tr>
<tr><th id="853">853</th><td><u>#	define <dfn class="macro" id="_M/R300_ANISO_THRESHOLD_MASK" data-ref="_M/R300_ANISO_THRESHOLD_MASK">R300_ANISO_THRESHOLD_MASK</dfn>       (7&lt;&lt;17)</u></td></tr>
<tr><th id="854">854</th><td></td></tr>
<tr><th id="855">855</th><td><u>#define <dfn class="macro" id="_M/R300_TX_SIZE_0" data-ref="_M/R300_TX_SIZE_0">R300_TX_SIZE_0</dfn>                      0x4480</u></td></tr>
<tr><th id="856">856</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_WIDTHMASK_SHIFT" data-ref="_M/R300_TX_WIDTHMASK_SHIFT">R300_TX_WIDTHMASK_SHIFT</dfn>           0</u></td></tr>
<tr><th id="857">857</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_WIDTHMASK_MASK" data-ref="_M/R300_TX_WIDTHMASK_MASK">R300_TX_WIDTHMASK_MASK</dfn>            (2047 &lt;&lt; 0)</u></td></tr>
<tr><th id="858">858</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_HEIGHTMASK_SHIFT" data-ref="_M/R300_TX_HEIGHTMASK_SHIFT">R300_TX_HEIGHTMASK_SHIFT</dfn>          11</u></td></tr>
<tr><th id="859">859</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_HEIGHTMASK_MASK" data-ref="_M/R300_TX_HEIGHTMASK_MASK">R300_TX_HEIGHTMASK_MASK</dfn>           (2047 &lt;&lt; 11)</u></td></tr>
<tr><th id="860">860</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_UNK23" data-ref="_M/R300_TX_UNK23">R300_TX_UNK23</dfn>                     (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="861">861</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_MAX_MIP_LEVEL_SHIFT" data-ref="_M/R300_TX_MAX_MIP_LEVEL_SHIFT">R300_TX_MAX_MIP_LEVEL_SHIFT</dfn>       26</u></td></tr>
<tr><th id="862">862</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_MAX_MIP_LEVEL_MASK" data-ref="_M/R300_TX_MAX_MIP_LEVEL_MASK">R300_TX_MAX_MIP_LEVEL_MASK</dfn>        (0xf &lt;&lt; 26)</u></td></tr>
<tr><th id="863">863</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_SIZE_PROJECTED" data-ref="_M/R300_TX_SIZE_PROJECTED">R300_TX_SIZE_PROJECTED</dfn>            (1&lt;&lt;30)</u></td></tr>
<tr><th id="864">864</th><td><u>#       define <dfn class="macro" id="_M/R300_TX_SIZE_TXPITCH_EN" data-ref="_M/R300_TX_SIZE_TXPITCH_EN">R300_TX_SIZE_TXPITCH_EN</dfn>           (1&lt;&lt;31)</u></td></tr>
<tr><th id="865">865</th><td><u>#define <dfn class="macro" id="_M/R300_TX_FORMAT_0" data-ref="_M/R300_TX_FORMAT_0">R300_TX_FORMAT_0</dfn>                    0x44C0</u></td></tr>
<tr><th id="866">866</th><td>	<i>/* The interpretation of the format word by Wladimir van der Laan */</i></td></tr>
<tr><th id="867">867</th><td>	<i>/* The X, Y, Z and W refer to the layout of the components.</i></td></tr>
<tr><th id="868">868</th><td><i>	   They are given meanings as R, G, B and Alpha by the swizzle</i></td></tr>
<tr><th id="869">869</th><td><i>	   specification */</i></td></tr>
<tr><th id="870">870</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_X8" data-ref="_M/R300_TX_FORMAT_X8">R300_TX_FORMAT_X8</dfn>		    0x0</u></td></tr>
<tr><th id="871">871</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_X16" data-ref="_M/R300_TX_FORMAT_X16">R300_TX_FORMAT_X16</dfn>		    0x1</u></td></tr>
<tr><th id="872">872</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_Y4X4" data-ref="_M/R300_TX_FORMAT_Y4X4">R300_TX_FORMAT_Y4X4</dfn>		    0x2</u></td></tr>
<tr><th id="873">873</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_Y8X8" data-ref="_M/R300_TX_FORMAT_Y8X8">R300_TX_FORMAT_Y8X8</dfn>		    0x3</u></td></tr>
<tr><th id="874">874</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_Y16X16" data-ref="_M/R300_TX_FORMAT_Y16X16">R300_TX_FORMAT_Y16X16</dfn>		    0x4</u></td></tr>
<tr><th id="875">875</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_Z3Y3X2" data-ref="_M/R300_TX_FORMAT_Z3Y3X2">R300_TX_FORMAT_Z3Y3X2</dfn>		    0x5</u></td></tr>
<tr><th id="876">876</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_Z5Y6X5" data-ref="_M/R300_TX_FORMAT_Z5Y6X5">R300_TX_FORMAT_Z5Y6X5</dfn>		    0x6</u></td></tr>
<tr><th id="877">877</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_Z6Y5X5" data-ref="_M/R300_TX_FORMAT_Z6Y5X5">R300_TX_FORMAT_Z6Y5X5</dfn>		    0x7</u></td></tr>
<tr><th id="878">878</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_Z11Y11X10" data-ref="_M/R300_TX_FORMAT_Z11Y11X10">R300_TX_FORMAT_Z11Y11X10</dfn>		    0x8</u></td></tr>
<tr><th id="879">879</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_Z10Y11X11" data-ref="_M/R300_TX_FORMAT_Z10Y11X11">R300_TX_FORMAT_Z10Y11X11</dfn>		    0x9</u></td></tr>
<tr><th id="880">880</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_W4Z4Y4X4" data-ref="_M/R300_TX_FORMAT_W4Z4Y4X4">R300_TX_FORMAT_W4Z4Y4X4</dfn>		    0xA</u></td></tr>
<tr><th id="881">881</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_W1Z5Y5X5" data-ref="_M/R300_TX_FORMAT_W1Z5Y5X5">R300_TX_FORMAT_W1Z5Y5X5</dfn>		    0xB</u></td></tr>
<tr><th id="882">882</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_W8Z8Y8X8" data-ref="_M/R300_TX_FORMAT_W8Z8Y8X8">R300_TX_FORMAT_W8Z8Y8X8</dfn>		    0xC</u></td></tr>
<tr><th id="883">883</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_W2Z10Y10X10" data-ref="_M/R300_TX_FORMAT_W2Z10Y10X10">R300_TX_FORMAT_W2Z10Y10X10</dfn>	    0xD</u></td></tr>
<tr><th id="884">884</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_W16Z16Y16X16" data-ref="_M/R300_TX_FORMAT_W16Z16Y16X16">R300_TX_FORMAT_W16Z16Y16X16</dfn>	    0xE</u></td></tr>
<tr><th id="885">885</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_DXT1" data-ref="_M/R300_TX_FORMAT_DXT1">R300_TX_FORMAT_DXT1</dfn>		    0xF</u></td></tr>
<tr><th id="886">886</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_DXT3" data-ref="_M/R300_TX_FORMAT_DXT3">R300_TX_FORMAT_DXT3</dfn>		    0x10</u></td></tr>
<tr><th id="887">887</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_DXT5" data-ref="_M/R300_TX_FORMAT_DXT5">R300_TX_FORMAT_DXT5</dfn>		    0x11</u></td></tr>
<tr><th id="888">888</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_D3DMFT_CxV8U8" data-ref="_M/R300_TX_FORMAT_D3DMFT_CxV8U8">R300_TX_FORMAT_D3DMFT_CxV8U8</dfn>	    0x12     /* no swizzle */</u></td></tr>
<tr><th id="889">889</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_A8R8G8B8" data-ref="_M/R300_TX_FORMAT_A8R8G8B8">R300_TX_FORMAT_A8R8G8B8</dfn>		    0x13     /* no swizzle */</u></td></tr>
<tr><th id="890">890</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_B8G8_B8G8" data-ref="_M/R300_TX_FORMAT_B8G8_B8G8">R300_TX_FORMAT_B8G8_B8G8</dfn>		    0x14     /* no swizzle */</u></td></tr>
<tr><th id="891">891</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_G8R8_G8B8" data-ref="_M/R300_TX_FORMAT_G8R8_G8B8">R300_TX_FORMAT_G8R8_G8B8</dfn>		    0x15     /* no swizzle */</u></td></tr>
<tr><th id="892">892</th><td>	<i>/* 0x16 - some 16 bit green format.. ?? */</i></td></tr>
<tr><th id="893">893</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_UNK25" data-ref="_M/R300_TX_FORMAT_UNK25">R300_TX_FORMAT_UNK25</dfn>		   (1 &lt;&lt; 25) /* no swizzle */</u></td></tr>
<tr><th id="894">894</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_CUBIC_MAP" data-ref="_M/R300_TX_FORMAT_CUBIC_MAP">R300_TX_FORMAT_CUBIC_MAP</dfn>		   (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="895">895</th><td></td></tr>
<tr><th id="896">896</th><td>	<i>/* gap */</i></td></tr>
<tr><th id="897">897</th><td>	<i>/* Floating point formats */</i></td></tr>
<tr><th id="898">898</th><td>	<i>/* Note - hardware supports both 16 and 32 bit floating point */</i></td></tr>
<tr><th id="899">899</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_FL_I16" data-ref="_M/R300_TX_FORMAT_FL_I16">R300_TX_FORMAT_FL_I16</dfn>		    0x18</u></td></tr>
<tr><th id="900">900</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_FL_I16A16" data-ref="_M/R300_TX_FORMAT_FL_I16A16">R300_TX_FORMAT_FL_I16A16</dfn>		    0x19</u></td></tr>
<tr><th id="901">901</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_FL_R16G16B16A16" data-ref="_M/R300_TX_FORMAT_FL_R16G16B16A16">R300_TX_FORMAT_FL_R16G16B16A16</dfn>	    0x1A</u></td></tr>
<tr><th id="902">902</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_FL_I32" data-ref="_M/R300_TX_FORMAT_FL_I32">R300_TX_FORMAT_FL_I32</dfn>		    0x1B</u></td></tr>
<tr><th id="903">903</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_FL_I32A32" data-ref="_M/R300_TX_FORMAT_FL_I32A32">R300_TX_FORMAT_FL_I32A32</dfn>		    0x1C</u></td></tr>
<tr><th id="904">904</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_FL_R32G32B32A32" data-ref="_M/R300_TX_FORMAT_FL_R32G32B32A32">R300_TX_FORMAT_FL_R32G32B32A32</dfn>	    0x1D</u></td></tr>
<tr><th id="905">905</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_ATI2N" data-ref="_M/R300_TX_FORMAT_ATI2N">R300_TX_FORMAT_ATI2N</dfn>		    0x1F</u></td></tr>
<tr><th id="906">906</th><td>	<i>/* alpha modes, convenience mostly */</i></td></tr>
<tr><th id="907">907</th><td>	<i>/* if you have alpha, pick constant appropriate to the</i></td></tr>
<tr><th id="908">908</th><td><i>	   number of channels (1 for I8, 2 for I8A8, 4 for R8G8B8A8, etc */</i></td></tr>
<tr><th id="909">909</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_ALPHA_1CH" data-ref="_M/R300_TX_FORMAT_ALPHA_1CH">R300_TX_FORMAT_ALPHA_1CH</dfn>		    0x000</u></td></tr>
<tr><th id="910">910</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_ALPHA_2CH" data-ref="_M/R300_TX_FORMAT_ALPHA_2CH">R300_TX_FORMAT_ALPHA_2CH</dfn>		    0x200</u></td></tr>
<tr><th id="911">911</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_ALPHA_4CH" data-ref="_M/R300_TX_FORMAT_ALPHA_4CH">R300_TX_FORMAT_ALPHA_4CH</dfn>		    0x600</u></td></tr>
<tr><th id="912">912</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_ALPHA_NONE" data-ref="_M/R300_TX_FORMAT_ALPHA_NONE">R300_TX_FORMAT_ALPHA_NONE</dfn>	    0xA00</u></td></tr>
<tr><th id="913">913</th><td>	<i>/* Swizzling */</i></td></tr>
<tr><th id="914">914</th><td>	<i>/* constants */</i></td></tr>
<tr><th id="915">915</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_X" data-ref="_M/R300_TX_FORMAT_X">R300_TX_FORMAT_X</dfn>		0</u></td></tr>
<tr><th id="916">916</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_Y" data-ref="_M/R300_TX_FORMAT_Y">R300_TX_FORMAT_Y</dfn>		1</u></td></tr>
<tr><th id="917">917</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_Z" data-ref="_M/R300_TX_FORMAT_Z">R300_TX_FORMAT_Z</dfn>		2</u></td></tr>
<tr><th id="918">918</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_W" data-ref="_M/R300_TX_FORMAT_W">R300_TX_FORMAT_W</dfn>		3</u></td></tr>
<tr><th id="919">919</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_ZERO" data-ref="_M/R300_TX_FORMAT_ZERO">R300_TX_FORMAT_ZERO</dfn>	4</u></td></tr>
<tr><th id="920">920</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_ONE" data-ref="_M/R300_TX_FORMAT_ONE">R300_TX_FORMAT_ONE</dfn>	5</u></td></tr>
<tr><th id="921">921</th><td>	<i>/* 2.0*Z, everything above 1.0 is set to 0.0 */</i></td></tr>
<tr><th id="922">922</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_CUT_Z" data-ref="_M/R300_TX_FORMAT_CUT_Z">R300_TX_FORMAT_CUT_Z</dfn>	6</u></td></tr>
<tr><th id="923">923</th><td>	<i>/* 2.0*W, everything above 1.0 is set to 0.0 */</i></td></tr>
<tr><th id="924">924</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_CUT_W" data-ref="_M/R300_TX_FORMAT_CUT_W">R300_TX_FORMAT_CUT_W</dfn>	7</u></td></tr>
<tr><th id="925">925</th><td></td></tr>
<tr><th id="926">926</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_B_SHIFT" data-ref="_M/R300_TX_FORMAT_B_SHIFT">R300_TX_FORMAT_B_SHIFT</dfn>	18</u></td></tr>
<tr><th id="927">927</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_G_SHIFT" data-ref="_M/R300_TX_FORMAT_G_SHIFT">R300_TX_FORMAT_G_SHIFT</dfn>	15</u></td></tr>
<tr><th id="928">928</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_R_SHIFT" data-ref="_M/R300_TX_FORMAT_R_SHIFT">R300_TX_FORMAT_R_SHIFT</dfn>	12</u></td></tr>
<tr><th id="929">929</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_A_SHIFT" data-ref="_M/R300_TX_FORMAT_A_SHIFT">R300_TX_FORMAT_A_SHIFT</dfn>	9</u></td></tr>
<tr><th id="930">930</th><td>	<i>/* Convenience macro to take care of layout and swizzling */</i></td></tr>
<tr><th id="931">931</th><td><u>#	define <dfn class="macro" id="_M/R300_EASY_TX_FORMAT" data-ref="_M/R300_EASY_TX_FORMAT">R300_EASY_TX_FORMAT</dfn>(B, G, R, A, FMT)	(		\</u></td></tr>
<tr><th id="932">932</th><td><u>		((R300_TX_FORMAT_##B)&lt;&lt;R300_TX_FORMAT_B_SHIFT)		\</u></td></tr>
<tr><th id="933">933</th><td><u>		| ((R300_TX_FORMAT_##G)&lt;&lt;R300_TX_FORMAT_G_SHIFT)	\</u></td></tr>
<tr><th id="934">934</th><td><u>		| ((R300_TX_FORMAT_##R)&lt;&lt;R300_TX_FORMAT_R_SHIFT)	\</u></td></tr>
<tr><th id="935">935</th><td><u>		| ((R300_TX_FORMAT_##A)&lt;&lt;R300_TX_FORMAT_A_SHIFT)	\</u></td></tr>
<tr><th id="936">936</th><td><u>		| (R300_TX_FORMAT_##FMT)				\</u></td></tr>
<tr><th id="937">937</th><td><u>		)</u></td></tr>
<tr><th id="938">938</th><td>	<i>/* These can be ORed with result of R300_EASY_TX_FORMAT()</i></td></tr>
<tr><th id="939">939</th><td><i>	   We don't really know what they do. Take values from a</i></td></tr>
<tr><th id="940">940</th><td><i>           constant color ? */</i></td></tr>
<tr><th id="941">941</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_CONST_X" data-ref="_M/R300_TX_FORMAT_CONST_X">R300_TX_FORMAT_CONST_X</dfn>		(1&lt;&lt;5)</u></td></tr>
<tr><th id="942">942</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_CONST_Y" data-ref="_M/R300_TX_FORMAT_CONST_Y">R300_TX_FORMAT_CONST_Y</dfn>		(2&lt;&lt;5)</u></td></tr>
<tr><th id="943">943</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_CONST_Z" data-ref="_M/R300_TX_FORMAT_CONST_Z">R300_TX_FORMAT_CONST_Z</dfn>		(4&lt;&lt;5)</u></td></tr>
<tr><th id="944">944</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_CONST_W" data-ref="_M/R300_TX_FORMAT_CONST_W">R300_TX_FORMAT_CONST_W</dfn>		(8&lt;&lt;5)</u></td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td><u>#	define <dfn class="macro" id="_M/R300_TX_FORMAT_YUV_MODE" data-ref="_M/R300_TX_FORMAT_YUV_MODE">R300_TX_FORMAT_YUV_MODE</dfn>		0x00800000</u></td></tr>
<tr><th id="947">947</th><td></td></tr>
<tr><th id="948">948</th><td><u>#define <dfn class="macro" id="_M/R300_TX_PITCH_0" data-ref="_M/R300_TX_PITCH_0">R300_TX_PITCH_0</dfn>			    0x4500 /* obvious missing in gap */</u></td></tr>
<tr><th id="949">949</th><td><u>#define <dfn class="macro" id="_M/R300_TX_OFFSET_0" data-ref="_M/R300_TX_OFFSET_0">R300_TX_OFFSET_0</dfn>                    0x4540</u></td></tr>
<tr><th id="950">950</th><td>	<i>/* BEGIN: Guess from R200 */</i></td></tr>
<tr><th id="951">951</th><td><u>#       define <dfn class="macro" id="_M/R300_TXO_ENDIAN_NO_SWAP" data-ref="_M/R300_TXO_ENDIAN_NO_SWAP">R300_TXO_ENDIAN_NO_SWAP</dfn>           (0 &lt;&lt; 0)</u></td></tr>
<tr><th id="952">952</th><td><u>#       define <dfn class="macro" id="_M/R300_TXO_ENDIAN_BYTE_SWAP" data-ref="_M/R300_TXO_ENDIAN_BYTE_SWAP">R300_TXO_ENDIAN_BYTE_SWAP</dfn>         (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="953">953</th><td><u>#       define <dfn class="macro" id="_M/R300_TXO_ENDIAN_WORD_SWAP" data-ref="_M/R300_TXO_ENDIAN_WORD_SWAP">R300_TXO_ENDIAN_WORD_SWAP</dfn>         (2 &lt;&lt; 0)</u></td></tr>
<tr><th id="954">954</th><td><u>#       define <dfn class="macro" id="_M/R300_TXO_ENDIAN_HALFDW_SWAP" data-ref="_M/R300_TXO_ENDIAN_HALFDW_SWAP">R300_TXO_ENDIAN_HALFDW_SWAP</dfn>       (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="955">955</th><td><u>#       define <dfn class="macro" id="_M/R300_TXO_MACRO_TILE" data-ref="_M/R300_TXO_MACRO_TILE">R300_TXO_MACRO_TILE</dfn>               (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="956">956</th><td><u>#       define <dfn class="macro" id="_M/R300_TXO_MICRO_TILE" data-ref="_M/R300_TXO_MICRO_TILE">R300_TXO_MICRO_TILE</dfn>               (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="957">957</th><td><u>#       define <dfn class="macro" id="_M/R300_TXO_MICRO_TILE_SQUARE" data-ref="_M/R300_TXO_MICRO_TILE_SQUARE">R300_TXO_MICRO_TILE_SQUARE</dfn>        (2 &lt;&lt; 3)</u></td></tr>
<tr><th id="958">958</th><td><u>#       define <dfn class="macro" id="_M/R300_TXO_OFFSET_MASK" data-ref="_M/R300_TXO_OFFSET_MASK">R300_TXO_OFFSET_MASK</dfn>              0xffffffe0</u></td></tr>
<tr><th id="959">959</th><td><u>#       define <dfn class="macro" id="_M/R300_TXO_OFFSET_SHIFT" data-ref="_M/R300_TXO_OFFSET_SHIFT">R300_TXO_OFFSET_SHIFT</dfn>             5</u></td></tr>
<tr><th id="960">960</th><td>	<i>/* END: Guess from R200 */</i></td></tr>
<tr><th id="961">961</th><td></td></tr>
<tr><th id="962">962</th><td><i>/* 32 bit chroma key */</i></td></tr>
<tr><th id="963">963</th><td><u>#define <dfn class="macro" id="_M/R300_TX_CHROMA_KEY_0" data-ref="_M/R300_TX_CHROMA_KEY_0">R300_TX_CHROMA_KEY_0</dfn>                      0x4580</u></td></tr>
<tr><th id="964">964</th><td><i>/* ff00ff00 == { 0, 1.0, 0, 1.0 } */</i></td></tr>
<tr><th id="965">965</th><td><u>#define <dfn class="macro" id="_M/R300_TX_BORDER_COLOR_0" data-ref="_M/R300_TX_BORDER_COLOR_0">R300_TX_BORDER_COLOR_0</dfn>              0x45C0</u></td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td><i>/* END: Texture specification */</i></td></tr>
<tr><th id="968">968</th><td></td></tr>
<tr><th id="969">969</th><td><i>/* BEGIN: Fragment program instruction set */</i></td></tr>
<tr><th id="970">970</th><td></td></tr>
<tr><th id="971">971</th><td><i>/* Fragment programs are written directly into register space.</i></td></tr>
<tr><th id="972">972</th><td><i> * There are separate instruction streams for texture instructions and ALU</i></td></tr>
<tr><th id="973">973</th><td><i> * instructions.</i></td></tr>
<tr><th id="974">974</th><td><i> * In order to synchronize these streams, the program is divided into up</i></td></tr>
<tr><th id="975">975</th><td><i> * to 4 nodes. Each node begins with a number of TEX operations, followed</i></td></tr>
<tr><th id="976">976</th><td><i> * by a number of ALU operations.</i></td></tr>
<tr><th id="977">977</th><td><i> * The first node can have zero TEX ops, all subsequent nodes must have at</i></td></tr>
<tr><th id="978">978</th><td><i> * least</i></td></tr>
<tr><th id="979">979</th><td><i> * one TEX ops.</i></td></tr>
<tr><th id="980">980</th><td><i> * All nodes must have at least one ALU op.</i></td></tr>
<tr><th id="981">981</th><td><i> *</i></td></tr>
<tr><th id="982">982</th><td><i> * The index of the last node is stored in PFS_CNTL_0: A value of 0 means</i></td></tr>
<tr><th id="983">983</th><td><i> * 1 node, a value of 3 means 4 nodes.</i></td></tr>
<tr><th id="984">984</th><td><i> * The total amount of instructions is defined in PFS_CNTL_2. The offsets are</i></td></tr>
<tr><th id="985">985</th><td><i> * offsets into the respective instruction streams, while *_END points to the</i></td></tr>
<tr><th id="986">986</th><td><i> * last instruction relative to this offset.</i></td></tr>
<tr><th id="987">987</th><td><i> */</i></td></tr>
<tr><th id="988">988</th><td><u>#define <dfn class="macro" id="_M/R300_PFS_CNTL_0" data-ref="_M/R300_PFS_CNTL_0">R300_PFS_CNTL_0</dfn>                     0x4600</u></td></tr>
<tr><th id="989">989</th><td><u>#       define <dfn class="macro" id="_M/R300_PFS_CNTL_LAST_NODES_SHIFT" data-ref="_M/R300_PFS_CNTL_LAST_NODES_SHIFT">R300_PFS_CNTL_LAST_NODES_SHIFT</dfn>    0</u></td></tr>
<tr><th id="990">990</th><td><u>#       define <dfn class="macro" id="_M/R300_PFS_CNTL_LAST_NODES_MASK" data-ref="_M/R300_PFS_CNTL_LAST_NODES_MASK">R300_PFS_CNTL_LAST_NODES_MASK</dfn>     (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="991">991</th><td><u>#       define <dfn class="macro" id="_M/R300_PFS_CNTL_FIRST_NODE_HAS_TEX" data-ref="_M/R300_PFS_CNTL_FIRST_NODE_HAS_TEX">R300_PFS_CNTL_FIRST_NODE_HAS_TEX</dfn>  (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="992">992</th><td><u>#define <dfn class="macro" id="_M/R300_PFS_CNTL_1" data-ref="_M/R300_PFS_CNTL_1">R300_PFS_CNTL_1</dfn>                     0x4604</u></td></tr>
<tr><th id="993">993</th><td><i>/* There is an unshifted value here which has so far always been equal to the</i></td></tr>
<tr><th id="994">994</th><td><i> * index of the highest used temporary register.</i></td></tr>
<tr><th id="995">995</th><td><i> */</i></td></tr>
<tr><th id="996">996</th><td><u>#define <dfn class="macro" id="_M/R300_PFS_CNTL_2" data-ref="_M/R300_PFS_CNTL_2">R300_PFS_CNTL_2</dfn>                     0x4608</u></td></tr>
<tr><th id="997">997</th><td><u>#       define <dfn class="macro" id="_M/R300_PFS_CNTL_ALU_OFFSET_SHIFT" data-ref="_M/R300_PFS_CNTL_ALU_OFFSET_SHIFT">R300_PFS_CNTL_ALU_OFFSET_SHIFT</dfn>    0</u></td></tr>
<tr><th id="998">998</th><td><u>#       define <dfn class="macro" id="_M/R300_PFS_CNTL_ALU_OFFSET_MASK" data-ref="_M/R300_PFS_CNTL_ALU_OFFSET_MASK">R300_PFS_CNTL_ALU_OFFSET_MASK</dfn>     (63 &lt;&lt; 0)</u></td></tr>
<tr><th id="999">999</th><td><u>#       define <dfn class="macro" id="_M/R300_PFS_CNTL_ALU_END_SHIFT" data-ref="_M/R300_PFS_CNTL_ALU_END_SHIFT">R300_PFS_CNTL_ALU_END_SHIFT</dfn>       6</u></td></tr>
<tr><th id="1000">1000</th><td><u>#       define <dfn class="macro" id="_M/R300_PFS_CNTL_ALU_END_MASK" data-ref="_M/R300_PFS_CNTL_ALU_END_MASK">R300_PFS_CNTL_ALU_END_MASK</dfn>        (63 &lt;&lt; 6)</u></td></tr>
<tr><th id="1001">1001</th><td><u>#       define <dfn class="macro" id="_M/R300_PFS_CNTL_TEX_OFFSET_SHIFT" data-ref="_M/R300_PFS_CNTL_TEX_OFFSET_SHIFT">R300_PFS_CNTL_TEX_OFFSET_SHIFT</dfn>    12</u></td></tr>
<tr><th id="1002">1002</th><td><u>#       define <dfn class="macro" id="_M/R300_PFS_CNTL_TEX_OFFSET_MASK" data-ref="_M/R300_PFS_CNTL_TEX_OFFSET_MASK">R300_PFS_CNTL_TEX_OFFSET_MASK</dfn>     (31 &lt;&lt; 12) /* GUESS */</u></td></tr>
<tr><th id="1003">1003</th><td><u>#       define <dfn class="macro" id="_M/R300_PFS_CNTL_TEX_END_SHIFT" data-ref="_M/R300_PFS_CNTL_TEX_END_SHIFT">R300_PFS_CNTL_TEX_END_SHIFT</dfn>       18</u></td></tr>
<tr><th id="1004">1004</th><td><u>#       define <dfn class="macro" id="_M/R300_PFS_CNTL_TEX_END_MASK" data-ref="_M/R300_PFS_CNTL_TEX_END_MASK">R300_PFS_CNTL_TEX_END_MASK</dfn>        (31 &lt;&lt; 18) /* GUESS */</u></td></tr>
<tr><th id="1005">1005</th><td></td></tr>
<tr><th id="1006">1006</th><td><i>/* gap */</i></td></tr>
<tr><th id="1007">1007</th><td></td></tr>
<tr><th id="1008">1008</th><td><i>/* Nodes are stored backwards. The last active node is always stored in</i></td></tr>
<tr><th id="1009">1009</th><td><i> * PFS_NODE_3.</i></td></tr>
<tr><th id="1010">1010</th><td><i> * Example: In a 2-node program, NODE_0 and NODE_1 are set to 0. The</i></td></tr>
<tr><th id="1011">1011</th><td><i> * first node is stored in NODE_2, the second node is stored in NODE_3.</i></td></tr>
<tr><th id="1012">1012</th><td><i> *</i></td></tr>
<tr><th id="1013">1013</th><td><i> * Offsets are relative to the master offset from PFS_CNTL_2.</i></td></tr>
<tr><th id="1014">1014</th><td><i> */</i></td></tr>
<tr><th id="1015">1015</th><td><u>#define <dfn class="macro" id="_M/R300_PFS_NODE_0" data-ref="_M/R300_PFS_NODE_0">R300_PFS_NODE_0</dfn>                     0x4610</u></td></tr>
<tr><th id="1016">1016</th><td><u>#define <dfn class="macro" id="_M/R300_PFS_NODE_1" data-ref="_M/R300_PFS_NODE_1">R300_PFS_NODE_1</dfn>                     0x4614</u></td></tr>
<tr><th id="1017">1017</th><td><u>#define <dfn class="macro" id="_M/R300_PFS_NODE_2" data-ref="_M/R300_PFS_NODE_2">R300_PFS_NODE_2</dfn>                     0x4618</u></td></tr>
<tr><th id="1018">1018</th><td><u>#define <dfn class="macro" id="_M/R300_PFS_NODE_3" data-ref="_M/R300_PFS_NODE_3">R300_PFS_NODE_3</dfn>                     0x461C</u></td></tr>
<tr><th id="1019">1019</th><td><u>#       define <dfn class="macro" id="_M/R300_PFS_NODE_ALU_OFFSET_SHIFT" data-ref="_M/R300_PFS_NODE_ALU_OFFSET_SHIFT">R300_PFS_NODE_ALU_OFFSET_SHIFT</dfn>    0</u></td></tr>
<tr><th id="1020">1020</th><td><u>#       define <dfn class="macro" id="_M/R300_PFS_NODE_ALU_OFFSET_MASK" data-ref="_M/R300_PFS_NODE_ALU_OFFSET_MASK">R300_PFS_NODE_ALU_OFFSET_MASK</dfn>     (63 &lt;&lt; 0)</u></td></tr>
<tr><th id="1021">1021</th><td><u>#       define <dfn class="macro" id="_M/R300_PFS_NODE_ALU_END_SHIFT" data-ref="_M/R300_PFS_NODE_ALU_END_SHIFT">R300_PFS_NODE_ALU_END_SHIFT</dfn>       6</u></td></tr>
<tr><th id="1022">1022</th><td><u>#       define <dfn class="macro" id="_M/R300_PFS_NODE_ALU_END_MASK" data-ref="_M/R300_PFS_NODE_ALU_END_MASK">R300_PFS_NODE_ALU_END_MASK</dfn>        (63 &lt;&lt; 6)</u></td></tr>
<tr><th id="1023">1023</th><td><u>#       define <dfn class="macro" id="_M/R300_PFS_NODE_TEX_OFFSET_SHIFT" data-ref="_M/R300_PFS_NODE_TEX_OFFSET_SHIFT">R300_PFS_NODE_TEX_OFFSET_SHIFT</dfn>    12</u></td></tr>
<tr><th id="1024">1024</th><td><u>#       define <dfn class="macro" id="_M/R300_PFS_NODE_TEX_OFFSET_MASK" data-ref="_M/R300_PFS_NODE_TEX_OFFSET_MASK">R300_PFS_NODE_TEX_OFFSET_MASK</dfn>     (31 &lt;&lt; 12)</u></td></tr>
<tr><th id="1025">1025</th><td><u>#       define <dfn class="macro" id="_M/R300_PFS_NODE_TEX_END_SHIFT" data-ref="_M/R300_PFS_NODE_TEX_END_SHIFT">R300_PFS_NODE_TEX_END_SHIFT</dfn>       17</u></td></tr>
<tr><th id="1026">1026</th><td><u>#       define <dfn class="macro" id="_M/R300_PFS_NODE_TEX_END_MASK" data-ref="_M/R300_PFS_NODE_TEX_END_MASK">R300_PFS_NODE_TEX_END_MASK</dfn>        (31 &lt;&lt; 17)</u></td></tr>
<tr><th id="1027">1027</th><td><u>#		define <dfn class="macro" id="_M/R300_PFS_NODE_OUTPUT_COLOR" data-ref="_M/R300_PFS_NODE_OUTPUT_COLOR">R300_PFS_NODE_OUTPUT_COLOR</dfn>        (1 &lt;&lt; 22)</u></td></tr>
<tr><th id="1028">1028</th><td><u>#		define <dfn class="macro" id="_M/R300_PFS_NODE_OUTPUT_DEPTH" data-ref="_M/R300_PFS_NODE_OUTPUT_DEPTH">R300_PFS_NODE_OUTPUT_DEPTH</dfn>        (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="1029">1029</th><td></td></tr>
<tr><th id="1030">1030</th><td><i>/* TEX</i></td></tr>
<tr><th id="1031">1031</th><td><i> * As far as I can tell, texture instructions cannot write into output</i></td></tr>
<tr><th id="1032">1032</th><td><i> * registers directly. A subsequent ALU instruction is always necessary,</i></td></tr>
<tr><th id="1033">1033</th><td><i> * even if it's just MAD o0, r0, 1, 0</i></td></tr>
<tr><th id="1034">1034</th><td><i> */</i></td></tr>
<tr><th id="1035">1035</th><td><u>#define <dfn class="macro" id="_M/R300_PFS_TEXI_0" data-ref="_M/R300_PFS_TEXI_0">R300_PFS_TEXI_0</dfn>                     0x4620</u></td></tr>
<tr><th id="1036">1036</th><td><u>#	define <dfn class="macro" id="_M/R300_FPITX_SRC_SHIFT" data-ref="_M/R300_FPITX_SRC_SHIFT">R300_FPITX_SRC_SHIFT</dfn>              0</u></td></tr>
<tr><th id="1037">1037</th><td><u>#	define <dfn class="macro" id="_M/R300_FPITX_SRC_MASK" data-ref="_M/R300_FPITX_SRC_MASK">R300_FPITX_SRC_MASK</dfn>               (31 &lt;&lt; 0)</u></td></tr>
<tr><th id="1038">1038</th><td>	<i>/* GUESS */</i></td></tr>
<tr><th id="1039">1039</th><td><u>#	define <dfn class="macro" id="_M/R300_FPITX_SRC_CONST" data-ref="_M/R300_FPITX_SRC_CONST">R300_FPITX_SRC_CONST</dfn>              (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="1040">1040</th><td><u>#	define <dfn class="macro" id="_M/R300_FPITX_DST_SHIFT" data-ref="_M/R300_FPITX_DST_SHIFT">R300_FPITX_DST_SHIFT</dfn>              6</u></td></tr>
<tr><th id="1041">1041</th><td><u>#	define <dfn class="macro" id="_M/R300_FPITX_DST_MASK" data-ref="_M/R300_FPITX_DST_MASK">R300_FPITX_DST_MASK</dfn>               (31 &lt;&lt; 6)</u></td></tr>
<tr><th id="1042">1042</th><td><u>#	define <dfn class="macro" id="_M/R300_FPITX_IMAGE_SHIFT" data-ref="_M/R300_FPITX_IMAGE_SHIFT">R300_FPITX_IMAGE_SHIFT</dfn>            11</u></td></tr>
<tr><th id="1043">1043</th><td>	<i>/* GUESS based on layout and native limits */</i></td></tr>
<tr><th id="1044">1044</th><td><u>#       define <dfn class="macro" id="_M/R300_FPITX_IMAGE_MASK" data-ref="_M/R300_FPITX_IMAGE_MASK">R300_FPITX_IMAGE_MASK</dfn>             (15 &lt;&lt; 11)</u></td></tr>
<tr><th id="1045">1045</th><td><i>/* Unsure if these are opcodes, or some kind of bitfield, but this is how</i></td></tr>
<tr><th id="1046">1046</th><td><i> * they were set when I checked</i></td></tr>
<tr><th id="1047">1047</th><td><i> */</i></td></tr>
<tr><th id="1048">1048</th><td><u>#	define <dfn class="macro" id="_M/R300_FPITX_OPCODE_SHIFT" data-ref="_M/R300_FPITX_OPCODE_SHIFT">R300_FPITX_OPCODE_SHIFT</dfn>		15</u></td></tr>
<tr><th id="1049">1049</th><td><u>#		define <dfn class="macro" id="_M/R300_FPITX_OP_TEX" data-ref="_M/R300_FPITX_OP_TEX">R300_FPITX_OP_TEX</dfn>	1</u></td></tr>
<tr><th id="1050">1050</th><td><u>#		define <dfn class="macro" id="_M/R300_FPITX_OP_KIL" data-ref="_M/R300_FPITX_OP_KIL">R300_FPITX_OP_KIL</dfn>	2</u></td></tr>
<tr><th id="1051">1051</th><td><u>#		define <dfn class="macro" id="_M/R300_FPITX_OP_TXP" data-ref="_M/R300_FPITX_OP_TXP">R300_FPITX_OP_TXP</dfn>	3</u></td></tr>
<tr><th id="1052">1052</th><td><u>#		define <dfn class="macro" id="_M/R300_FPITX_OP_TXB" data-ref="_M/R300_FPITX_OP_TXB">R300_FPITX_OP_TXB</dfn>	4</u></td></tr>
<tr><th id="1053">1053</th><td><u>#	define <dfn class="macro" id="_M/R300_FPITX_OPCODE_MASK" data-ref="_M/R300_FPITX_OPCODE_MASK">R300_FPITX_OPCODE_MASK</dfn>           (7 &lt;&lt; 15)</u></td></tr>
<tr><th id="1054">1054</th><td></td></tr>
<tr><th id="1055">1055</th><td><i>/* ALU</i></td></tr>
<tr><th id="1056">1056</th><td><i> * The ALU instructions register blocks are enumerated according to the order</i></td></tr>
<tr><th id="1057">1057</th><td><i> * in which fglrx. I assume there is space for 64 instructions, since</i></td></tr>
<tr><th id="1058">1058</th><td><i> * each block has space for a maximum of 64 DWORDs, and this matches reported</i></td></tr>
<tr><th id="1059">1059</th><td><i> * native limits.</i></td></tr>
<tr><th id="1060">1060</th><td><i> *</i></td></tr>
<tr><th id="1061">1061</th><td><i> * The basic functional block seems to be one MAD for each color and alpha,</i></td></tr>
<tr><th id="1062">1062</th><td><i> * and an adder that adds all components after the MUL.</i></td></tr>
<tr><th id="1063">1063</th><td><i> *  - ADD, MUL, MAD etc.: use MAD with appropriate neutral operands</i></td></tr>
<tr><th id="1064">1064</th><td><i> *  - DP4: Use OUTC_DP4, OUTA_DP4</i></td></tr>
<tr><th id="1065">1065</th><td><i> *  - DP3: Use OUTC_DP3, OUTA_DP4, appropriate alpha operands</i></td></tr>
<tr><th id="1066">1066</th><td><i> *  - DPH: Use OUTC_DP4, OUTA_DP4, appropriate alpha operands</i></td></tr>
<tr><th id="1067">1067</th><td><i> *  - CMPH: If ARG2 &gt; 0.5, return ARG0, else return ARG1</i></td></tr>
<tr><th id="1068">1068</th><td><i> *  - CMP: If ARG2 &lt; 0, return ARG1, else return ARG0</i></td></tr>
<tr><th id="1069">1069</th><td><i> *  - FLR: use FRC+MAD</i></td></tr>
<tr><th id="1070">1070</th><td><i> *  - XPD: use MAD+MAD</i></td></tr>
<tr><th id="1071">1071</th><td><i> *  - SGE, SLT: use MAD+CMP</i></td></tr>
<tr><th id="1072">1072</th><td><i> *  - RSQ: use ABS modifier for argument</i></td></tr>
<tr><th id="1073">1073</th><td><i> *  - Use OUTC_REPL_ALPHA to write results of an alpha-only operation</i></td></tr>
<tr><th id="1074">1074</th><td><i> *    (e.g. RCP) into color register</i></td></tr>
<tr><th id="1075">1075</th><td><i> *  - apparently, there's no quick DST operation</i></td></tr>
<tr><th id="1076">1076</th><td><i> *  - fglrx set FPI2_UNKNOWN_31 on a "MAD fragment.color, tmp0, tmp1, tmp2"</i></td></tr>
<tr><th id="1077">1077</th><td><i> *  - fglrx set FPI2_UNKNOWN_31 on a "MAX r2, r1, c0"</i></td></tr>
<tr><th id="1078">1078</th><td><i> *  - fglrx once set FPI0_UNKNOWN_31 on a "FRC r1, r1"</i></td></tr>
<tr><th id="1079">1079</th><td><i> *</i></td></tr>
<tr><th id="1080">1080</th><td><i> * Operand selection</i></td></tr>
<tr><th id="1081">1081</th><td><i> * First stage selects three sources from the available registers and</i></td></tr>
<tr><th id="1082">1082</th><td><i> * constant parameters. This is defined in INSTR1 (color) and INSTR3 (alpha).</i></td></tr>
<tr><th id="1083">1083</th><td><i> * fglrx sorts the three source fields: Registers before constants,</i></td></tr>
<tr><th id="1084">1084</th><td><i> * lower indices before higher indices; I do not know whether this is</i></td></tr>
<tr><th id="1085">1085</th><td><i> * necessary.</i></td></tr>
<tr><th id="1086">1086</th><td><i> *</i></td></tr>
<tr><th id="1087">1087</th><td><i> * fglrx fills unused sources with "read constant 0"</i></td></tr>
<tr><th id="1088">1088</th><td><i> * According to specs, you cannot select more than two different constants.</i></td></tr>
<tr><th id="1089">1089</th><td><i> *</i></td></tr>
<tr><th id="1090">1090</th><td><i> * Second stage selects the operands from the sources. This is defined in</i></td></tr>
<tr><th id="1091">1091</th><td><i> * INSTR0 (color) and INSTR2 (alpha). You can also select the special constants</i></td></tr>
<tr><th id="1092">1092</th><td><i> * zero and one.</i></td></tr>
<tr><th id="1093">1093</th><td><i> * Swizzling and negation happens in this stage, as well.</i></td></tr>
<tr><th id="1094">1094</th><td><i> *</i></td></tr>
<tr><th id="1095">1095</th><td><i> * Important: Color and alpha seem to be mostly separate, i.e. their sources</i></td></tr>
<tr><th id="1096">1096</th><td><i> * selection appears to be fully independent (the register storage is probably</i></td></tr>
<tr><th id="1097">1097</th><td><i> * physically split into a color and an alpha section).</i></td></tr>
<tr><th id="1098">1098</th><td><i> * However (because of the apparent physical split), there is some interaction</i></td></tr>
<tr><th id="1099">1099</th><td><i> * WRT swizzling. If, for example, you want to load an R component into an</i></td></tr>
<tr><th id="1100">1100</th><td><i> * Alpha operand, this R component is taken from a *color* source, not from</i></td></tr>
<tr><th id="1101">1101</th><td><i> * an alpha source. The corresponding register doesn't even have to appear in</i></td></tr>
<tr><th id="1102">1102</th><td><i> * the alpha sources list. (I hope this all makes sense to you)</i></td></tr>
<tr><th id="1103">1103</th><td><i> *</i></td></tr>
<tr><th id="1104">1104</th><td><i> * Destination selection</i></td></tr>
<tr><th id="1105">1105</th><td><i> * The destination register index is in FPI1 (color) and FPI3 (alpha)</i></td></tr>
<tr><th id="1106">1106</th><td><i> * together with enable bits.</i></td></tr>
<tr><th id="1107">1107</th><td><i> * There are separate enable bits for writing into temporary registers</i></td></tr>
<tr><th id="1108">1108</th><td><i> * (DSTC_REG_* /DSTA_REG) and and program output registers (DSTC_OUTPUT_*</i></td></tr>
<tr><th id="1109">1109</th><td><i> * /DSTA_OUTPUT). You can write to both at once, or not write at all (the</i></td></tr>
<tr><th id="1110">1110</th><td><i> * same index must be used for both).</i></td></tr>
<tr><th id="1111">1111</th><td><i> *</i></td></tr>
<tr><th id="1112">1112</th><td><i> * Note: There is a special form for LRP</i></td></tr>
<tr><th id="1113">1113</th><td><i> *  - Argument order is the same as in ARB_fragment_program.</i></td></tr>
<tr><th id="1114">1114</th><td><i> *  - Operation is MAD</i></td></tr>
<tr><th id="1115">1115</th><td><i> *  - ARG1 is set to ARGC_SRC1C_LRP/ARGC_SRC1A_LRP</i></td></tr>
<tr><th id="1116">1116</th><td><i> *  - Set FPI0/FPI2_SPECIAL_LRP</i></td></tr>
<tr><th id="1117">1117</th><td><i> * Arbitrary LRP (including support for swizzling) requires vanilla MAD+MAD</i></td></tr>
<tr><th id="1118">1118</th><td><i> */</i></td></tr>
<tr><th id="1119">1119</th><td><u>#define <dfn class="macro" id="_M/R300_PFS_INSTR1_0" data-ref="_M/R300_PFS_INSTR1_0">R300_PFS_INSTR1_0</dfn>                   0x46C0</u></td></tr>
<tr><th id="1120">1120</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI1_SRC0C_SHIFT" data-ref="_M/R300_FPI1_SRC0C_SHIFT">R300_FPI1_SRC0C_SHIFT</dfn>             0</u></td></tr>
<tr><th id="1121">1121</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI1_SRC0C_MASK" data-ref="_M/R300_FPI1_SRC0C_MASK">R300_FPI1_SRC0C_MASK</dfn>              (31 &lt;&lt; 0)</u></td></tr>
<tr><th id="1122">1122</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI1_SRC0C_CONST" data-ref="_M/R300_FPI1_SRC0C_CONST">R300_FPI1_SRC0C_CONST</dfn>             (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="1123">1123</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI1_SRC1C_SHIFT" data-ref="_M/R300_FPI1_SRC1C_SHIFT">R300_FPI1_SRC1C_SHIFT</dfn>             6</u></td></tr>
<tr><th id="1124">1124</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI1_SRC1C_MASK" data-ref="_M/R300_FPI1_SRC1C_MASK">R300_FPI1_SRC1C_MASK</dfn>              (31 &lt;&lt; 6)</u></td></tr>
<tr><th id="1125">1125</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI1_SRC1C_CONST" data-ref="_M/R300_FPI1_SRC1C_CONST">R300_FPI1_SRC1C_CONST</dfn>             (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="1126">1126</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI1_SRC2C_SHIFT" data-ref="_M/R300_FPI1_SRC2C_SHIFT">R300_FPI1_SRC2C_SHIFT</dfn>             12</u></td></tr>
<tr><th id="1127">1127</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI1_SRC2C_MASK" data-ref="_M/R300_FPI1_SRC2C_MASK">R300_FPI1_SRC2C_MASK</dfn>              (31 &lt;&lt; 12)</u></td></tr>
<tr><th id="1128">1128</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI1_SRC2C_CONST" data-ref="_M/R300_FPI1_SRC2C_CONST">R300_FPI1_SRC2C_CONST</dfn>             (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="1129">1129</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI1_SRC_MASK" data-ref="_M/R300_FPI1_SRC_MASK">R300_FPI1_SRC_MASK</dfn>                0x0003ffff</u></td></tr>
<tr><th id="1130">1130</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI1_DSTC_SHIFT" data-ref="_M/R300_FPI1_DSTC_SHIFT">R300_FPI1_DSTC_SHIFT</dfn>              18</u></td></tr>
<tr><th id="1131">1131</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI1_DSTC_MASK" data-ref="_M/R300_FPI1_DSTC_MASK">R300_FPI1_DSTC_MASK</dfn>               (31 &lt;&lt; 18)</u></td></tr>
<tr><th id="1132">1132</th><td><u>#		define <dfn class="macro" id="_M/R300_FPI1_DSTC_REG_MASK_SHIFT" data-ref="_M/R300_FPI1_DSTC_REG_MASK_SHIFT">R300_FPI1_DSTC_REG_MASK_SHIFT</dfn>     23</u></td></tr>
<tr><th id="1133">1133</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI1_DSTC_REG_X" data-ref="_M/R300_FPI1_DSTC_REG_X">R300_FPI1_DSTC_REG_X</dfn>              (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="1134">1134</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI1_DSTC_REG_Y" data-ref="_M/R300_FPI1_DSTC_REG_Y">R300_FPI1_DSTC_REG_Y</dfn>              (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="1135">1135</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI1_DSTC_REG_Z" data-ref="_M/R300_FPI1_DSTC_REG_Z">R300_FPI1_DSTC_REG_Z</dfn>              (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="1136">1136</th><td><u>#		define <dfn class="macro" id="_M/R300_FPI1_DSTC_OUTPUT_MASK_SHIFT" data-ref="_M/R300_FPI1_DSTC_OUTPUT_MASK_SHIFT">R300_FPI1_DSTC_OUTPUT_MASK_SHIFT</dfn>  26</u></td></tr>
<tr><th id="1137">1137</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI1_DSTC_OUTPUT_X" data-ref="_M/R300_FPI1_DSTC_OUTPUT_X">R300_FPI1_DSTC_OUTPUT_X</dfn>           (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="1138">1138</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI1_DSTC_OUTPUT_Y" data-ref="_M/R300_FPI1_DSTC_OUTPUT_Y">R300_FPI1_DSTC_OUTPUT_Y</dfn>           (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="1139">1139</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI1_DSTC_OUTPUT_Z" data-ref="_M/R300_FPI1_DSTC_OUTPUT_Z">R300_FPI1_DSTC_OUTPUT_Z</dfn>           (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="1140">1140</th><td></td></tr>
<tr><th id="1141">1141</th><td><u>#define <dfn class="macro" id="_M/R300_PFS_INSTR3_0" data-ref="_M/R300_PFS_INSTR3_0">R300_PFS_INSTR3_0</dfn>                   0x47C0</u></td></tr>
<tr><th id="1142">1142</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI3_SRC0A_SHIFT" data-ref="_M/R300_FPI3_SRC0A_SHIFT">R300_FPI3_SRC0A_SHIFT</dfn>             0</u></td></tr>
<tr><th id="1143">1143</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI3_SRC0A_MASK" data-ref="_M/R300_FPI3_SRC0A_MASK">R300_FPI3_SRC0A_MASK</dfn>              (31 &lt;&lt; 0)</u></td></tr>
<tr><th id="1144">1144</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI3_SRC0A_CONST" data-ref="_M/R300_FPI3_SRC0A_CONST">R300_FPI3_SRC0A_CONST</dfn>             (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="1145">1145</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI3_SRC1A_SHIFT" data-ref="_M/R300_FPI3_SRC1A_SHIFT">R300_FPI3_SRC1A_SHIFT</dfn>             6</u></td></tr>
<tr><th id="1146">1146</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI3_SRC1A_MASK" data-ref="_M/R300_FPI3_SRC1A_MASK">R300_FPI3_SRC1A_MASK</dfn>              (31 &lt;&lt; 6)</u></td></tr>
<tr><th id="1147">1147</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI3_SRC1A_CONST" data-ref="_M/R300_FPI3_SRC1A_CONST">R300_FPI3_SRC1A_CONST</dfn>             (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="1148">1148</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI3_SRC2A_SHIFT" data-ref="_M/R300_FPI3_SRC2A_SHIFT">R300_FPI3_SRC2A_SHIFT</dfn>             12</u></td></tr>
<tr><th id="1149">1149</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI3_SRC2A_MASK" data-ref="_M/R300_FPI3_SRC2A_MASK">R300_FPI3_SRC2A_MASK</dfn>              (31 &lt;&lt; 12)</u></td></tr>
<tr><th id="1150">1150</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI3_SRC2A_CONST" data-ref="_M/R300_FPI3_SRC2A_CONST">R300_FPI3_SRC2A_CONST</dfn>             (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="1151">1151</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI3_SRC_MASK" data-ref="_M/R300_FPI3_SRC_MASK">R300_FPI3_SRC_MASK</dfn>                0x0003ffff</u></td></tr>
<tr><th id="1152">1152</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI3_DSTA_SHIFT" data-ref="_M/R300_FPI3_DSTA_SHIFT">R300_FPI3_DSTA_SHIFT</dfn>              18</u></td></tr>
<tr><th id="1153">1153</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI3_DSTA_MASK" data-ref="_M/R300_FPI3_DSTA_MASK">R300_FPI3_DSTA_MASK</dfn>               (31 &lt;&lt; 18)</u></td></tr>
<tr><th id="1154">1154</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI3_DSTA_REG" data-ref="_M/R300_FPI3_DSTA_REG">R300_FPI3_DSTA_REG</dfn>                (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="1155">1155</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI3_DSTA_OUTPUT" data-ref="_M/R300_FPI3_DSTA_OUTPUT">R300_FPI3_DSTA_OUTPUT</dfn>             (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="1156">1156</th><td><u>#		define <dfn class="macro" id="_M/R300_FPI3_DSTA_DEPTH" data-ref="_M/R300_FPI3_DSTA_DEPTH">R300_FPI3_DSTA_DEPTH</dfn>              (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="1157">1157</th><td></td></tr>
<tr><th id="1158">1158</th><td><u>#define <dfn class="macro" id="_M/R300_PFS_INSTR0_0" data-ref="_M/R300_PFS_INSTR0_0">R300_PFS_INSTR0_0</dfn>                   0x48C0</u></td></tr>
<tr><th id="1159">1159</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARGC_SRC0C_XYZ" data-ref="_M/R300_FPI0_ARGC_SRC0C_XYZ">R300_FPI0_ARGC_SRC0C_XYZ</dfn>          0</u></td></tr>
<tr><th id="1160">1160</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARGC_SRC0C_XXX" data-ref="_M/R300_FPI0_ARGC_SRC0C_XXX">R300_FPI0_ARGC_SRC0C_XXX</dfn>          1</u></td></tr>
<tr><th id="1161">1161</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARGC_SRC0C_YYY" data-ref="_M/R300_FPI0_ARGC_SRC0C_YYY">R300_FPI0_ARGC_SRC0C_YYY</dfn>          2</u></td></tr>
<tr><th id="1162">1162</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARGC_SRC0C_ZZZ" data-ref="_M/R300_FPI0_ARGC_SRC0C_ZZZ">R300_FPI0_ARGC_SRC0C_ZZZ</dfn>          3</u></td></tr>
<tr><th id="1163">1163</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARGC_SRC1C_XYZ" data-ref="_M/R300_FPI0_ARGC_SRC1C_XYZ">R300_FPI0_ARGC_SRC1C_XYZ</dfn>          4</u></td></tr>
<tr><th id="1164">1164</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARGC_SRC1C_XXX" data-ref="_M/R300_FPI0_ARGC_SRC1C_XXX">R300_FPI0_ARGC_SRC1C_XXX</dfn>          5</u></td></tr>
<tr><th id="1165">1165</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARGC_SRC1C_YYY" data-ref="_M/R300_FPI0_ARGC_SRC1C_YYY">R300_FPI0_ARGC_SRC1C_YYY</dfn>          6</u></td></tr>
<tr><th id="1166">1166</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARGC_SRC1C_ZZZ" data-ref="_M/R300_FPI0_ARGC_SRC1C_ZZZ">R300_FPI0_ARGC_SRC1C_ZZZ</dfn>          7</u></td></tr>
<tr><th id="1167">1167</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARGC_SRC2C_XYZ" data-ref="_M/R300_FPI0_ARGC_SRC2C_XYZ">R300_FPI0_ARGC_SRC2C_XYZ</dfn>          8</u></td></tr>
<tr><th id="1168">1168</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARGC_SRC2C_XXX" data-ref="_M/R300_FPI0_ARGC_SRC2C_XXX">R300_FPI0_ARGC_SRC2C_XXX</dfn>          9</u></td></tr>
<tr><th id="1169">1169</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARGC_SRC2C_YYY" data-ref="_M/R300_FPI0_ARGC_SRC2C_YYY">R300_FPI0_ARGC_SRC2C_YYY</dfn>          10</u></td></tr>
<tr><th id="1170">1170</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARGC_SRC2C_ZZZ" data-ref="_M/R300_FPI0_ARGC_SRC2C_ZZZ">R300_FPI0_ARGC_SRC2C_ZZZ</dfn>          11</u></td></tr>
<tr><th id="1171">1171</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARGC_SRC0A" data-ref="_M/R300_FPI0_ARGC_SRC0A">R300_FPI0_ARGC_SRC0A</dfn>              12</u></td></tr>
<tr><th id="1172">1172</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARGC_SRC1A" data-ref="_M/R300_FPI0_ARGC_SRC1A">R300_FPI0_ARGC_SRC1A</dfn>              13</u></td></tr>
<tr><th id="1173">1173</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARGC_SRC2A" data-ref="_M/R300_FPI0_ARGC_SRC2A">R300_FPI0_ARGC_SRC2A</dfn>              14</u></td></tr>
<tr><th id="1174">1174</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARGC_SRC1C_LRP" data-ref="_M/R300_FPI0_ARGC_SRC1C_LRP">R300_FPI0_ARGC_SRC1C_LRP</dfn>          15</u></td></tr>
<tr><th id="1175">1175</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARGC_ZERO" data-ref="_M/R300_FPI0_ARGC_ZERO">R300_FPI0_ARGC_ZERO</dfn>               20</u></td></tr>
<tr><th id="1176">1176</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARGC_ONE" data-ref="_M/R300_FPI0_ARGC_ONE">R300_FPI0_ARGC_ONE</dfn>                21</u></td></tr>
<tr><th id="1177">1177</th><td>	<i>/* GUESS */</i></td></tr>
<tr><th id="1178">1178</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARGC_HALF" data-ref="_M/R300_FPI0_ARGC_HALF">R300_FPI0_ARGC_HALF</dfn>               22</u></td></tr>
<tr><th id="1179">1179</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARGC_SRC0C_YZX" data-ref="_M/R300_FPI0_ARGC_SRC0C_YZX">R300_FPI0_ARGC_SRC0C_YZX</dfn>          23</u></td></tr>
<tr><th id="1180">1180</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARGC_SRC1C_YZX" data-ref="_M/R300_FPI0_ARGC_SRC1C_YZX">R300_FPI0_ARGC_SRC1C_YZX</dfn>          24</u></td></tr>
<tr><th id="1181">1181</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARGC_SRC2C_YZX" data-ref="_M/R300_FPI0_ARGC_SRC2C_YZX">R300_FPI0_ARGC_SRC2C_YZX</dfn>          25</u></td></tr>
<tr><th id="1182">1182</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARGC_SRC0C_ZXY" data-ref="_M/R300_FPI0_ARGC_SRC0C_ZXY">R300_FPI0_ARGC_SRC0C_ZXY</dfn>          26</u></td></tr>
<tr><th id="1183">1183</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARGC_SRC1C_ZXY" data-ref="_M/R300_FPI0_ARGC_SRC1C_ZXY">R300_FPI0_ARGC_SRC1C_ZXY</dfn>          27</u></td></tr>
<tr><th id="1184">1184</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARGC_SRC2C_ZXY" data-ref="_M/R300_FPI0_ARGC_SRC2C_ZXY">R300_FPI0_ARGC_SRC2C_ZXY</dfn>          28</u></td></tr>
<tr><th id="1185">1185</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARGC_SRC0CA_WZY" data-ref="_M/R300_FPI0_ARGC_SRC0CA_WZY">R300_FPI0_ARGC_SRC0CA_WZY</dfn>         29</u></td></tr>
<tr><th id="1186">1186</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARGC_SRC1CA_WZY" data-ref="_M/R300_FPI0_ARGC_SRC1CA_WZY">R300_FPI0_ARGC_SRC1CA_WZY</dfn>         30</u></td></tr>
<tr><th id="1187">1187</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARGC_SRC2CA_WZY" data-ref="_M/R300_FPI0_ARGC_SRC2CA_WZY">R300_FPI0_ARGC_SRC2CA_WZY</dfn>         31</u></td></tr>
<tr><th id="1188">1188</th><td></td></tr>
<tr><th id="1189">1189</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARG0C_SHIFT" data-ref="_M/R300_FPI0_ARG0C_SHIFT">R300_FPI0_ARG0C_SHIFT</dfn>             0</u></td></tr>
<tr><th id="1190">1190</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARG0C_MASK" data-ref="_M/R300_FPI0_ARG0C_MASK">R300_FPI0_ARG0C_MASK</dfn>              (31 &lt;&lt; 0)</u></td></tr>
<tr><th id="1191">1191</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARG0C_NEG" data-ref="_M/R300_FPI0_ARG0C_NEG">R300_FPI0_ARG0C_NEG</dfn>               (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="1192">1192</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARG0C_ABS" data-ref="_M/R300_FPI0_ARG0C_ABS">R300_FPI0_ARG0C_ABS</dfn>               (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="1193">1193</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARG1C_SHIFT" data-ref="_M/R300_FPI0_ARG1C_SHIFT">R300_FPI0_ARG1C_SHIFT</dfn>             7</u></td></tr>
<tr><th id="1194">1194</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARG1C_MASK" data-ref="_M/R300_FPI0_ARG1C_MASK">R300_FPI0_ARG1C_MASK</dfn>              (31 &lt;&lt; 7)</u></td></tr>
<tr><th id="1195">1195</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARG1C_NEG" data-ref="_M/R300_FPI0_ARG1C_NEG">R300_FPI0_ARG1C_NEG</dfn>               (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="1196">1196</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARG1C_ABS" data-ref="_M/R300_FPI0_ARG1C_ABS">R300_FPI0_ARG1C_ABS</dfn>               (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="1197">1197</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARG2C_SHIFT" data-ref="_M/R300_FPI0_ARG2C_SHIFT">R300_FPI0_ARG2C_SHIFT</dfn>             14</u></td></tr>
<tr><th id="1198">1198</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARG2C_MASK" data-ref="_M/R300_FPI0_ARG2C_MASK">R300_FPI0_ARG2C_MASK</dfn>              (31 &lt;&lt; 14)</u></td></tr>
<tr><th id="1199">1199</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARG2C_NEG" data-ref="_M/R300_FPI0_ARG2C_NEG">R300_FPI0_ARG2C_NEG</dfn>               (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="1200">1200</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_ARG2C_ABS" data-ref="_M/R300_FPI0_ARG2C_ABS">R300_FPI0_ARG2C_ABS</dfn>               (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="1201">1201</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_SPECIAL_LRP" data-ref="_M/R300_FPI0_SPECIAL_LRP">R300_FPI0_SPECIAL_LRP</dfn>             (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="1202">1202</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_OUTC_MAD" data-ref="_M/R300_FPI0_OUTC_MAD">R300_FPI0_OUTC_MAD</dfn>                (0 &lt;&lt; 23)</u></td></tr>
<tr><th id="1203">1203</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_OUTC_DP3" data-ref="_M/R300_FPI0_OUTC_DP3">R300_FPI0_OUTC_DP3</dfn>                (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="1204">1204</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_OUTC_DP4" data-ref="_M/R300_FPI0_OUTC_DP4">R300_FPI0_OUTC_DP4</dfn>                (2 &lt;&lt; 23)</u></td></tr>
<tr><th id="1205">1205</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_OUTC_MIN" data-ref="_M/R300_FPI0_OUTC_MIN">R300_FPI0_OUTC_MIN</dfn>                (4 &lt;&lt; 23)</u></td></tr>
<tr><th id="1206">1206</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_OUTC_MAX" data-ref="_M/R300_FPI0_OUTC_MAX">R300_FPI0_OUTC_MAX</dfn>                (5 &lt;&lt; 23)</u></td></tr>
<tr><th id="1207">1207</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_OUTC_CMPH" data-ref="_M/R300_FPI0_OUTC_CMPH">R300_FPI0_OUTC_CMPH</dfn>               (7 &lt;&lt; 23)</u></td></tr>
<tr><th id="1208">1208</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_OUTC_CMP" data-ref="_M/R300_FPI0_OUTC_CMP">R300_FPI0_OUTC_CMP</dfn>                (8 &lt;&lt; 23)</u></td></tr>
<tr><th id="1209">1209</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_OUTC_FRC" data-ref="_M/R300_FPI0_OUTC_FRC">R300_FPI0_OUTC_FRC</dfn>                (9 &lt;&lt; 23)</u></td></tr>
<tr><th id="1210">1210</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_OUTC_REPL_ALPHA" data-ref="_M/R300_FPI0_OUTC_REPL_ALPHA">R300_FPI0_OUTC_REPL_ALPHA</dfn>         (10 &lt;&lt; 23)</u></td></tr>
<tr><th id="1211">1211</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_OUTC_SAT" data-ref="_M/R300_FPI0_OUTC_SAT">R300_FPI0_OUTC_SAT</dfn>                (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="1212">1212</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI0_INSERT_NOP" data-ref="_M/R300_FPI0_INSERT_NOP">R300_FPI0_INSERT_NOP</dfn>              (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1213">1213</th><td></td></tr>
<tr><th id="1214">1214</th><td><u>#define <dfn class="macro" id="_M/R300_PFS_INSTR2_0" data-ref="_M/R300_PFS_INSTR2_0">R300_PFS_INSTR2_0</dfn>                   0x49C0</u></td></tr>
<tr><th id="1215">1215</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_ARGA_SRC0C_X" data-ref="_M/R300_FPI2_ARGA_SRC0C_X">R300_FPI2_ARGA_SRC0C_X</dfn>            0</u></td></tr>
<tr><th id="1216">1216</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_ARGA_SRC0C_Y" data-ref="_M/R300_FPI2_ARGA_SRC0C_Y">R300_FPI2_ARGA_SRC0C_Y</dfn>            1</u></td></tr>
<tr><th id="1217">1217</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_ARGA_SRC0C_Z" data-ref="_M/R300_FPI2_ARGA_SRC0C_Z">R300_FPI2_ARGA_SRC0C_Z</dfn>            2</u></td></tr>
<tr><th id="1218">1218</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_ARGA_SRC1C_X" data-ref="_M/R300_FPI2_ARGA_SRC1C_X">R300_FPI2_ARGA_SRC1C_X</dfn>            3</u></td></tr>
<tr><th id="1219">1219</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_ARGA_SRC1C_Y" data-ref="_M/R300_FPI2_ARGA_SRC1C_Y">R300_FPI2_ARGA_SRC1C_Y</dfn>            4</u></td></tr>
<tr><th id="1220">1220</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_ARGA_SRC1C_Z" data-ref="_M/R300_FPI2_ARGA_SRC1C_Z">R300_FPI2_ARGA_SRC1C_Z</dfn>            5</u></td></tr>
<tr><th id="1221">1221</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_ARGA_SRC2C_X" data-ref="_M/R300_FPI2_ARGA_SRC2C_X">R300_FPI2_ARGA_SRC2C_X</dfn>            6</u></td></tr>
<tr><th id="1222">1222</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_ARGA_SRC2C_Y" data-ref="_M/R300_FPI2_ARGA_SRC2C_Y">R300_FPI2_ARGA_SRC2C_Y</dfn>            7</u></td></tr>
<tr><th id="1223">1223</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_ARGA_SRC2C_Z" data-ref="_M/R300_FPI2_ARGA_SRC2C_Z">R300_FPI2_ARGA_SRC2C_Z</dfn>            8</u></td></tr>
<tr><th id="1224">1224</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_ARGA_SRC0A" data-ref="_M/R300_FPI2_ARGA_SRC0A">R300_FPI2_ARGA_SRC0A</dfn>              9</u></td></tr>
<tr><th id="1225">1225</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_ARGA_SRC1A" data-ref="_M/R300_FPI2_ARGA_SRC1A">R300_FPI2_ARGA_SRC1A</dfn>              10</u></td></tr>
<tr><th id="1226">1226</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_ARGA_SRC2A" data-ref="_M/R300_FPI2_ARGA_SRC2A">R300_FPI2_ARGA_SRC2A</dfn>              11</u></td></tr>
<tr><th id="1227">1227</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_ARGA_SRC1A_LRP" data-ref="_M/R300_FPI2_ARGA_SRC1A_LRP">R300_FPI2_ARGA_SRC1A_LRP</dfn>          15</u></td></tr>
<tr><th id="1228">1228</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_ARGA_ZERO" data-ref="_M/R300_FPI2_ARGA_ZERO">R300_FPI2_ARGA_ZERO</dfn>               16</u></td></tr>
<tr><th id="1229">1229</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_ARGA_ONE" data-ref="_M/R300_FPI2_ARGA_ONE">R300_FPI2_ARGA_ONE</dfn>                17</u></td></tr>
<tr><th id="1230">1230</th><td>	<i>/* GUESS */</i></td></tr>
<tr><th id="1231">1231</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_ARGA_HALF" data-ref="_M/R300_FPI2_ARGA_HALF">R300_FPI2_ARGA_HALF</dfn>               18</u></td></tr>
<tr><th id="1232">1232</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_ARG0A_SHIFT" data-ref="_M/R300_FPI2_ARG0A_SHIFT">R300_FPI2_ARG0A_SHIFT</dfn>             0</u></td></tr>
<tr><th id="1233">1233</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_ARG0A_MASK" data-ref="_M/R300_FPI2_ARG0A_MASK">R300_FPI2_ARG0A_MASK</dfn>              (31 &lt;&lt; 0)</u></td></tr>
<tr><th id="1234">1234</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_ARG0A_NEG" data-ref="_M/R300_FPI2_ARG0A_NEG">R300_FPI2_ARG0A_NEG</dfn>               (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="1235">1235</th><td>	<i>/* GUESS */</i></td></tr>
<tr><th id="1236">1236</th><td><u>#	define <dfn class="macro" id="_M/R300_FPI2_ARG0A_ABS" data-ref="_M/R300_FPI2_ARG0A_ABS">R300_FPI2_ARG0A_ABS</dfn>		 (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="1237">1237</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_ARG1A_SHIFT" data-ref="_M/R300_FPI2_ARG1A_SHIFT">R300_FPI2_ARG1A_SHIFT</dfn>             7</u></td></tr>
<tr><th id="1238">1238</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_ARG1A_MASK" data-ref="_M/R300_FPI2_ARG1A_MASK">R300_FPI2_ARG1A_MASK</dfn>              (31 &lt;&lt; 7)</u></td></tr>
<tr><th id="1239">1239</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_ARG1A_NEG" data-ref="_M/R300_FPI2_ARG1A_NEG">R300_FPI2_ARG1A_NEG</dfn>               (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="1240">1240</th><td>	<i>/* GUESS */</i></td></tr>
<tr><th id="1241">1241</th><td><u>#	define <dfn class="macro" id="_M/R300_FPI2_ARG1A_ABS" data-ref="_M/R300_FPI2_ARG1A_ABS">R300_FPI2_ARG1A_ABS</dfn>		 (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="1242">1242</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_ARG2A_SHIFT" data-ref="_M/R300_FPI2_ARG2A_SHIFT">R300_FPI2_ARG2A_SHIFT</dfn>             14</u></td></tr>
<tr><th id="1243">1243</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_ARG2A_MASK" data-ref="_M/R300_FPI2_ARG2A_MASK">R300_FPI2_ARG2A_MASK</dfn>              (31 &lt;&lt; 14)</u></td></tr>
<tr><th id="1244">1244</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_ARG2A_NEG" data-ref="_M/R300_FPI2_ARG2A_NEG">R300_FPI2_ARG2A_NEG</dfn>               (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="1245">1245</th><td>	<i>/* GUESS */</i></td></tr>
<tr><th id="1246">1246</th><td><u>#	define <dfn class="macro" id="_M/R300_FPI2_ARG2A_ABS" data-ref="_M/R300_FPI2_ARG2A_ABS">R300_FPI2_ARG2A_ABS</dfn>		 (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="1247">1247</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_SPECIAL_LRP" data-ref="_M/R300_FPI2_SPECIAL_LRP">R300_FPI2_SPECIAL_LRP</dfn>             (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="1248">1248</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_OUTA_MAD" data-ref="_M/R300_FPI2_OUTA_MAD">R300_FPI2_OUTA_MAD</dfn>                (0 &lt;&lt; 23)</u></td></tr>
<tr><th id="1249">1249</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_OUTA_DP4" data-ref="_M/R300_FPI2_OUTA_DP4">R300_FPI2_OUTA_DP4</dfn>                (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="1250">1250</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_OUTA_MIN" data-ref="_M/R300_FPI2_OUTA_MIN">R300_FPI2_OUTA_MIN</dfn>                (2 &lt;&lt; 23)</u></td></tr>
<tr><th id="1251">1251</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_OUTA_MAX" data-ref="_M/R300_FPI2_OUTA_MAX">R300_FPI2_OUTA_MAX</dfn>                (3 &lt;&lt; 23)</u></td></tr>
<tr><th id="1252">1252</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_OUTA_CMP" data-ref="_M/R300_FPI2_OUTA_CMP">R300_FPI2_OUTA_CMP</dfn>                (6 &lt;&lt; 23)</u></td></tr>
<tr><th id="1253">1253</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_OUTA_FRC" data-ref="_M/R300_FPI2_OUTA_FRC">R300_FPI2_OUTA_FRC</dfn>                (7 &lt;&lt; 23)</u></td></tr>
<tr><th id="1254">1254</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_OUTA_EX2" data-ref="_M/R300_FPI2_OUTA_EX2">R300_FPI2_OUTA_EX2</dfn>                (8 &lt;&lt; 23)</u></td></tr>
<tr><th id="1255">1255</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_OUTA_LG2" data-ref="_M/R300_FPI2_OUTA_LG2">R300_FPI2_OUTA_LG2</dfn>                (9 &lt;&lt; 23)</u></td></tr>
<tr><th id="1256">1256</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_OUTA_RCP" data-ref="_M/R300_FPI2_OUTA_RCP">R300_FPI2_OUTA_RCP</dfn>                (10 &lt;&lt; 23)</u></td></tr>
<tr><th id="1257">1257</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_OUTA_RSQ" data-ref="_M/R300_FPI2_OUTA_RSQ">R300_FPI2_OUTA_RSQ</dfn>                (11 &lt;&lt; 23)</u></td></tr>
<tr><th id="1258">1258</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_OUTA_SAT" data-ref="_M/R300_FPI2_OUTA_SAT">R300_FPI2_OUTA_SAT</dfn>                (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="1259">1259</th><td><u>#       define <dfn class="macro" id="_M/R300_FPI2_UNKNOWN_31" data-ref="_M/R300_FPI2_UNKNOWN_31">R300_FPI2_UNKNOWN_31</dfn>              (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1260">1260</th><td><i>/* END: Fragment program instruction set */</i></td></tr>
<tr><th id="1261">1261</th><td></td></tr>
<tr><th id="1262">1262</th><td><i>/* Fog state and color */</i></td></tr>
<tr><th id="1263">1263</th><td><u>#define <dfn class="macro" id="_M/R300_RE_FOG_STATE" data-ref="_M/R300_RE_FOG_STATE">R300_RE_FOG_STATE</dfn>                   0x4BC0</u></td></tr>
<tr><th id="1264">1264</th><td><u>#       define <dfn class="macro" id="_M/R300_FOG_ENABLE" data-ref="_M/R300_FOG_ENABLE">R300_FOG_ENABLE</dfn>                   (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1265">1265</th><td><u>#	define <dfn class="macro" id="_M/R300_FOG_MODE_LINEAR" data-ref="_M/R300_FOG_MODE_LINEAR">R300_FOG_MODE_LINEAR</dfn>              (0 &lt;&lt; 1)</u></td></tr>
<tr><th id="1266">1266</th><td><u>#	define <dfn class="macro" id="_M/R300_FOG_MODE_EXP" data-ref="_M/R300_FOG_MODE_EXP">R300_FOG_MODE_EXP</dfn>                 (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1267">1267</th><td><u>#	define <dfn class="macro" id="_M/R300_FOG_MODE_EXP2" data-ref="_M/R300_FOG_MODE_EXP2">R300_FOG_MODE_EXP2</dfn>                (2 &lt;&lt; 1)</u></td></tr>
<tr><th id="1268">1268</th><td><u>#	define <dfn class="macro" id="_M/R300_FOG_MODE_MASK" data-ref="_M/R300_FOG_MODE_MASK">R300_FOG_MODE_MASK</dfn>                (3 &lt;&lt; 1)</u></td></tr>
<tr><th id="1269">1269</th><td><u>#define <dfn class="macro" id="_M/R300_FOG_COLOR_R" data-ref="_M/R300_FOG_COLOR_R">R300_FOG_COLOR_R</dfn>                    0x4BC8</u></td></tr>
<tr><th id="1270">1270</th><td><u>#define <dfn class="macro" id="_M/R300_FOG_COLOR_G" data-ref="_M/R300_FOG_COLOR_G">R300_FOG_COLOR_G</dfn>                    0x4BCC</u></td></tr>
<tr><th id="1271">1271</th><td><u>#define <dfn class="macro" id="_M/R300_FOG_COLOR_B" data-ref="_M/R300_FOG_COLOR_B">R300_FOG_COLOR_B</dfn>                    0x4BD0</u></td></tr>
<tr><th id="1272">1272</th><td></td></tr>
<tr><th id="1273">1273</th><td><u>#define <dfn class="macro" id="_M/R300_PP_ALPHA_TEST" data-ref="_M/R300_PP_ALPHA_TEST">R300_PP_ALPHA_TEST</dfn>                  0x4BD4</u></td></tr>
<tr><th id="1274">1274</th><td><u>#       define <dfn class="macro" id="_M/R300_REF_ALPHA_MASK" data-ref="_M/R300_REF_ALPHA_MASK">R300_REF_ALPHA_MASK</dfn>               0x000000ff</u></td></tr>
<tr><th id="1275">1275</th><td><u>#       define <dfn class="macro" id="_M/R300_ALPHA_TEST_FAIL" data-ref="_M/R300_ALPHA_TEST_FAIL">R300_ALPHA_TEST_FAIL</dfn>              (0 &lt;&lt; 8)</u></td></tr>
<tr><th id="1276">1276</th><td><u>#       define <dfn class="macro" id="_M/R300_ALPHA_TEST_LESS" data-ref="_M/R300_ALPHA_TEST_LESS">R300_ALPHA_TEST_LESS</dfn>              (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1277">1277</th><td><u>#       define <dfn class="macro" id="_M/R300_ALPHA_TEST_LEQUAL" data-ref="_M/R300_ALPHA_TEST_LEQUAL">R300_ALPHA_TEST_LEQUAL</dfn>            (3 &lt;&lt; 8)</u></td></tr>
<tr><th id="1278">1278</th><td><u>#       define <dfn class="macro" id="_M/R300_ALPHA_TEST_EQUAL" data-ref="_M/R300_ALPHA_TEST_EQUAL">R300_ALPHA_TEST_EQUAL</dfn>             (2 &lt;&lt; 8)</u></td></tr>
<tr><th id="1279">1279</th><td><u>#       define <dfn class="macro" id="_M/R300_ALPHA_TEST_GEQUAL" data-ref="_M/R300_ALPHA_TEST_GEQUAL">R300_ALPHA_TEST_GEQUAL</dfn>            (6 &lt;&lt; 8)</u></td></tr>
<tr><th id="1280">1280</th><td><u>#       define <dfn class="macro" id="_M/R300_ALPHA_TEST_GREATER" data-ref="_M/R300_ALPHA_TEST_GREATER">R300_ALPHA_TEST_GREATER</dfn>           (4 &lt;&lt; 8)</u></td></tr>
<tr><th id="1281">1281</th><td><u>#       define <dfn class="macro" id="_M/R300_ALPHA_TEST_NEQUAL" data-ref="_M/R300_ALPHA_TEST_NEQUAL">R300_ALPHA_TEST_NEQUAL</dfn>            (5 &lt;&lt; 8)</u></td></tr>
<tr><th id="1282">1282</th><td><u>#       define <dfn class="macro" id="_M/R300_ALPHA_TEST_PASS" data-ref="_M/R300_ALPHA_TEST_PASS">R300_ALPHA_TEST_PASS</dfn>              (7 &lt;&lt; 8)</u></td></tr>
<tr><th id="1283">1283</th><td><u>#       define <dfn class="macro" id="_M/R300_ALPHA_TEST_OP_MASK" data-ref="_M/R300_ALPHA_TEST_OP_MASK">R300_ALPHA_TEST_OP_MASK</dfn>           (7 &lt;&lt; 8)</u></td></tr>
<tr><th id="1284">1284</th><td><u>#       define <dfn class="macro" id="_M/R300_ALPHA_TEST_ENABLE" data-ref="_M/R300_ALPHA_TEST_ENABLE">R300_ALPHA_TEST_ENABLE</dfn>            (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="1285">1285</th><td></td></tr>
<tr><th id="1286">1286</th><td><i>/* gap */</i></td></tr>
<tr><th id="1287">1287</th><td></td></tr>
<tr><th id="1288">1288</th><td><i>/* Fragment program parameters in 7.16 floating point */</i></td></tr>
<tr><th id="1289">1289</th><td><u>#define <dfn class="macro" id="_M/R300_PFS_PARAM_0_X" data-ref="_M/R300_PFS_PARAM_0_X">R300_PFS_PARAM_0_X</dfn>                  0x4C00</u></td></tr>
<tr><th id="1290">1290</th><td><u>#define <dfn class="macro" id="_M/R300_PFS_PARAM_0_Y" data-ref="_M/R300_PFS_PARAM_0_Y">R300_PFS_PARAM_0_Y</dfn>                  0x4C04</u></td></tr>
<tr><th id="1291">1291</th><td><u>#define <dfn class="macro" id="_M/R300_PFS_PARAM_0_Z" data-ref="_M/R300_PFS_PARAM_0_Z">R300_PFS_PARAM_0_Z</dfn>                  0x4C08</u></td></tr>
<tr><th id="1292">1292</th><td><u>#define <dfn class="macro" id="_M/R300_PFS_PARAM_0_W" data-ref="_M/R300_PFS_PARAM_0_W">R300_PFS_PARAM_0_W</dfn>                  0x4C0C</u></td></tr>
<tr><th id="1293">1293</th><td><i>/* GUESS: PARAM_31 is last, based on native limits reported by fglrx */</i></td></tr>
<tr><th id="1294">1294</th><td><u>#define <dfn class="macro" id="_M/R300_PFS_PARAM_31_X" data-ref="_M/R300_PFS_PARAM_31_X">R300_PFS_PARAM_31_X</dfn>                 0x4DF0</u></td></tr>
<tr><th id="1295">1295</th><td><u>#define <dfn class="macro" id="_M/R300_PFS_PARAM_31_Y" data-ref="_M/R300_PFS_PARAM_31_Y">R300_PFS_PARAM_31_Y</dfn>                 0x4DF4</u></td></tr>
<tr><th id="1296">1296</th><td><u>#define <dfn class="macro" id="_M/R300_PFS_PARAM_31_Z" data-ref="_M/R300_PFS_PARAM_31_Z">R300_PFS_PARAM_31_Z</dfn>                 0x4DF8</u></td></tr>
<tr><th id="1297">1297</th><td><u>#define <dfn class="macro" id="_M/R300_PFS_PARAM_31_W" data-ref="_M/R300_PFS_PARAM_31_W">R300_PFS_PARAM_31_W</dfn>                 0x4DFC</u></td></tr>
<tr><th id="1298">1298</th><td></td></tr>
<tr><th id="1299">1299</th><td><i>/* Notes:</i></td></tr>
<tr><th id="1300">1300</th><td><i> * - AFAIK fglrx always sets BLEND_UNKNOWN when blending is used in</i></td></tr>
<tr><th id="1301">1301</th><td><i> *   the application</i></td></tr>
<tr><th id="1302">1302</th><td><i> * - AFAIK fglrx always sets BLEND_NO_SEPARATE when CBLEND and ABLEND</i></td></tr>
<tr><th id="1303">1303</th><td><i> *    are set to the same</i></td></tr>
<tr><th id="1304">1304</th><td><i> *   function (both registers are always set up completely in any case)</i></td></tr>
<tr><th id="1305">1305</th><td><i> * - Most blend flags are simply copied from R200 and not tested yet</i></td></tr>
<tr><th id="1306">1306</th><td><i> */</i></td></tr>
<tr><th id="1307">1307</th><td><u>#define <dfn class="macro" id="_M/R300_RB3D_CBLEND" data-ref="_M/R300_RB3D_CBLEND">R300_RB3D_CBLEND</dfn>                    0x4E04</u></td></tr>
<tr><th id="1308">1308</th><td><u>#define <dfn class="macro" id="_M/R300_RB3D_ABLEND" data-ref="_M/R300_RB3D_ABLEND">R300_RB3D_ABLEND</dfn>                    0x4E08</u></td></tr>
<tr><th id="1309">1309</th><td><i>/* the following only appear in CBLEND */</i></td></tr>
<tr><th id="1310">1310</th><td><u>#       define <dfn class="macro" id="_M/R300_BLEND_ENABLE" data-ref="_M/R300_BLEND_ENABLE">R300_BLEND_ENABLE</dfn>                     (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1311">1311</th><td><u>#       define <dfn class="macro" id="_M/R300_BLEND_UNKNOWN" data-ref="_M/R300_BLEND_UNKNOWN">R300_BLEND_UNKNOWN</dfn>                    (3 &lt;&lt; 1)</u></td></tr>
<tr><th id="1312">1312</th><td><u>#       define <dfn class="macro" id="_M/R300_BLEND_NO_SEPARATE" data-ref="_M/R300_BLEND_NO_SEPARATE">R300_BLEND_NO_SEPARATE</dfn>                (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="1313">1313</th><td><i>/* the following are shared between CBLEND and ABLEND */</i></td></tr>
<tr><th id="1314">1314</th><td><u>#       define <dfn class="macro" id="_M/R300_FCN_MASK" data-ref="_M/R300_FCN_MASK">R300_FCN_MASK</dfn>                         (3  &lt;&lt; 12)</u></td></tr>
<tr><th id="1315">1315</th><td><u>#       define <dfn class="macro" id="_M/R300_COMB_FCN_ADD_CLAMP" data-ref="_M/R300_COMB_FCN_ADD_CLAMP">R300_COMB_FCN_ADD_CLAMP</dfn>               (0  &lt;&lt; 12)</u></td></tr>
<tr><th id="1316">1316</th><td><u>#       define <dfn class="macro" id="_M/R300_COMB_FCN_ADD_NOCLAMP" data-ref="_M/R300_COMB_FCN_ADD_NOCLAMP">R300_COMB_FCN_ADD_NOCLAMP</dfn>             (1  &lt;&lt; 12)</u></td></tr>
<tr><th id="1317">1317</th><td><u>#       define <dfn class="macro" id="_M/R300_COMB_FCN_SUB_CLAMP" data-ref="_M/R300_COMB_FCN_SUB_CLAMP">R300_COMB_FCN_SUB_CLAMP</dfn>               (2  &lt;&lt; 12)</u></td></tr>
<tr><th id="1318">1318</th><td><u>#       define <dfn class="macro" id="_M/R300_COMB_FCN_SUB_NOCLAMP" data-ref="_M/R300_COMB_FCN_SUB_NOCLAMP">R300_COMB_FCN_SUB_NOCLAMP</dfn>             (3  &lt;&lt; 12)</u></td></tr>
<tr><th id="1319">1319</th><td><u>#       define <dfn class="macro" id="_M/R300_COMB_FCN_MIN" data-ref="_M/R300_COMB_FCN_MIN">R300_COMB_FCN_MIN</dfn>                     (4  &lt;&lt; 12)</u></td></tr>
<tr><th id="1320">1320</th><td><u>#       define <dfn class="macro" id="_M/R300_COMB_FCN_MAX" data-ref="_M/R300_COMB_FCN_MAX">R300_COMB_FCN_MAX</dfn>                     (5  &lt;&lt; 12)</u></td></tr>
<tr><th id="1321">1321</th><td><u>#       define <dfn class="macro" id="_M/R300_COMB_FCN_RSUB_CLAMP" data-ref="_M/R300_COMB_FCN_RSUB_CLAMP">R300_COMB_FCN_RSUB_CLAMP</dfn>              (6  &lt;&lt; 12)</u></td></tr>
<tr><th id="1322">1322</th><td><u>#       define <dfn class="macro" id="_M/R300_COMB_FCN_RSUB_NOCLAMP" data-ref="_M/R300_COMB_FCN_RSUB_NOCLAMP">R300_COMB_FCN_RSUB_NOCLAMP</dfn>            (7  &lt;&lt; 12)</u></td></tr>
<tr><th id="1323">1323</th><td><u>#       define <dfn class="macro" id="_M/R300_BLEND_GL_ZERO" data-ref="_M/R300_BLEND_GL_ZERO">R300_BLEND_GL_ZERO</dfn>                    (32)</u></td></tr>
<tr><th id="1324">1324</th><td><u>#       define <dfn class="macro" id="_M/R300_BLEND_GL_ONE" data-ref="_M/R300_BLEND_GL_ONE">R300_BLEND_GL_ONE</dfn>                     (33)</u></td></tr>
<tr><th id="1325">1325</th><td><u>#       define <dfn class="macro" id="_M/R300_BLEND_GL_SRC_COLOR" data-ref="_M/R300_BLEND_GL_SRC_COLOR">R300_BLEND_GL_SRC_COLOR</dfn>               (34)</u></td></tr>
<tr><th id="1326">1326</th><td><u>#       define <dfn class="macro" id="_M/R300_BLEND_GL_ONE_MINUS_SRC_COLOR" data-ref="_M/R300_BLEND_GL_ONE_MINUS_SRC_COLOR">R300_BLEND_GL_ONE_MINUS_SRC_COLOR</dfn>     (35)</u></td></tr>
<tr><th id="1327">1327</th><td><u>#       define <dfn class="macro" id="_M/R300_BLEND_GL_DST_COLOR" data-ref="_M/R300_BLEND_GL_DST_COLOR">R300_BLEND_GL_DST_COLOR</dfn>               (36)</u></td></tr>
<tr><th id="1328">1328</th><td><u>#       define <dfn class="macro" id="_M/R300_BLEND_GL_ONE_MINUS_DST_COLOR" data-ref="_M/R300_BLEND_GL_ONE_MINUS_DST_COLOR">R300_BLEND_GL_ONE_MINUS_DST_COLOR</dfn>     (37)</u></td></tr>
<tr><th id="1329">1329</th><td><u>#       define <dfn class="macro" id="_M/R300_BLEND_GL_SRC_ALPHA" data-ref="_M/R300_BLEND_GL_SRC_ALPHA">R300_BLEND_GL_SRC_ALPHA</dfn>               (38)</u></td></tr>
<tr><th id="1330">1330</th><td><u>#       define <dfn class="macro" id="_M/R300_BLEND_GL_ONE_MINUS_SRC_ALPHA" data-ref="_M/R300_BLEND_GL_ONE_MINUS_SRC_ALPHA">R300_BLEND_GL_ONE_MINUS_SRC_ALPHA</dfn>     (39)</u></td></tr>
<tr><th id="1331">1331</th><td><u>#       define <dfn class="macro" id="_M/R300_BLEND_GL_DST_ALPHA" data-ref="_M/R300_BLEND_GL_DST_ALPHA">R300_BLEND_GL_DST_ALPHA</dfn>               (40)</u></td></tr>
<tr><th id="1332">1332</th><td><u>#       define <dfn class="macro" id="_M/R300_BLEND_GL_ONE_MINUS_DST_ALPHA" data-ref="_M/R300_BLEND_GL_ONE_MINUS_DST_ALPHA">R300_BLEND_GL_ONE_MINUS_DST_ALPHA</dfn>     (41)</u></td></tr>
<tr><th id="1333">1333</th><td><u>#       define <dfn class="macro" id="_M/R300_BLEND_GL_SRC_ALPHA_SATURATE" data-ref="_M/R300_BLEND_GL_SRC_ALPHA_SATURATE">R300_BLEND_GL_SRC_ALPHA_SATURATE</dfn>      (42)</u></td></tr>
<tr><th id="1334">1334</th><td><u>#       define <dfn class="macro" id="_M/R300_BLEND_GL_CONST_COLOR" data-ref="_M/R300_BLEND_GL_CONST_COLOR">R300_BLEND_GL_CONST_COLOR</dfn>             (43)</u></td></tr>
<tr><th id="1335">1335</th><td><u>#       define <dfn class="macro" id="_M/R300_BLEND_GL_ONE_MINUS_CONST_COLOR" data-ref="_M/R300_BLEND_GL_ONE_MINUS_CONST_COLOR">R300_BLEND_GL_ONE_MINUS_CONST_COLOR</dfn>   (44)</u></td></tr>
<tr><th id="1336">1336</th><td><u>#       define <dfn class="macro" id="_M/R300_BLEND_GL_CONST_ALPHA" data-ref="_M/R300_BLEND_GL_CONST_ALPHA">R300_BLEND_GL_CONST_ALPHA</dfn>             (45)</u></td></tr>
<tr><th id="1337">1337</th><td><u>#       define <dfn class="macro" id="_M/R300_BLEND_GL_ONE_MINUS_CONST_ALPHA" data-ref="_M/R300_BLEND_GL_ONE_MINUS_CONST_ALPHA">R300_BLEND_GL_ONE_MINUS_CONST_ALPHA</dfn>   (46)</u></td></tr>
<tr><th id="1338">1338</th><td><u>#       define <dfn class="macro" id="_M/R300_BLEND_MASK" data-ref="_M/R300_BLEND_MASK">R300_BLEND_MASK</dfn>                       (63)</u></td></tr>
<tr><th id="1339">1339</th><td><u>#       define <dfn class="macro" id="_M/R300_SRC_BLEND_SHIFT" data-ref="_M/R300_SRC_BLEND_SHIFT">R300_SRC_BLEND_SHIFT</dfn>                  (16)</u></td></tr>
<tr><th id="1340">1340</th><td><u>#       define <dfn class="macro" id="_M/R300_DST_BLEND_SHIFT" data-ref="_M/R300_DST_BLEND_SHIFT">R300_DST_BLEND_SHIFT</dfn>                  (24)</u></td></tr>
<tr><th id="1341">1341</th><td><u>#define <dfn class="macro" id="_M/R300_RB3D_BLEND_COLOR" data-ref="_M/R300_RB3D_BLEND_COLOR">R300_RB3D_BLEND_COLOR</dfn>               0x4E10</u></td></tr>
<tr><th id="1342">1342</th><td><u>#define <dfn class="macro" id="_M/R300_RB3D_COLORMASK" data-ref="_M/R300_RB3D_COLORMASK">R300_RB3D_COLORMASK</dfn>                 0x4E0C</u></td></tr>
<tr><th id="1343">1343</th><td><u>#       define <dfn class="macro" id="_M/R300_COLORMASK0_B" data-ref="_M/R300_COLORMASK0_B">R300_COLORMASK0_B</dfn>                 (1&lt;&lt;0)</u></td></tr>
<tr><th id="1344">1344</th><td><u>#       define <dfn class="macro" id="_M/R300_COLORMASK0_G" data-ref="_M/R300_COLORMASK0_G">R300_COLORMASK0_G</dfn>                 (1&lt;&lt;1)</u></td></tr>
<tr><th id="1345">1345</th><td><u>#       define <dfn class="macro" id="_M/R300_COLORMASK0_R" data-ref="_M/R300_COLORMASK0_R">R300_COLORMASK0_R</dfn>                 (1&lt;&lt;2)</u></td></tr>
<tr><th id="1346">1346</th><td><u>#       define <dfn class="macro" id="_M/R300_COLORMASK0_A" data-ref="_M/R300_COLORMASK0_A">R300_COLORMASK0_A</dfn>                 (1&lt;&lt;3)</u></td></tr>
<tr><th id="1347">1347</th><td></td></tr>
<tr><th id="1348">1348</th><td><i>/* gap */</i></td></tr>
<tr><th id="1349">1349</th><td></td></tr>
<tr><th id="1350">1350</th><td><u>#define <dfn class="macro" id="_M/R300_RB3D_COLOROFFSET0" data-ref="_M/R300_RB3D_COLOROFFSET0">R300_RB3D_COLOROFFSET0</dfn>              0x4E28</u></td></tr>
<tr><th id="1351">1351</th><td><u>#       define <dfn class="macro" id="_M/R300_COLOROFFSET_MASK" data-ref="_M/R300_COLOROFFSET_MASK">R300_COLOROFFSET_MASK</dfn>             0xFFFFFFF0 /* GUESS */</u></td></tr>
<tr><th id="1352">1352</th><td><u>#define <dfn class="macro" id="_M/R300_RB3D_COLOROFFSET1" data-ref="_M/R300_RB3D_COLOROFFSET1">R300_RB3D_COLOROFFSET1</dfn>              0x4E2C /* GUESS */</u></td></tr>
<tr><th id="1353">1353</th><td><u>#define <dfn class="macro" id="_M/R300_RB3D_COLOROFFSET2" data-ref="_M/R300_RB3D_COLOROFFSET2">R300_RB3D_COLOROFFSET2</dfn>              0x4E30 /* GUESS */</u></td></tr>
<tr><th id="1354">1354</th><td><u>#define <dfn class="macro" id="_M/R300_RB3D_COLOROFFSET3" data-ref="_M/R300_RB3D_COLOROFFSET3">R300_RB3D_COLOROFFSET3</dfn>              0x4E34 /* GUESS */</u></td></tr>
<tr><th id="1355">1355</th><td></td></tr>
<tr><th id="1356">1356</th><td><i>/* gap */</i></td></tr>
<tr><th id="1357">1357</th><td></td></tr>
<tr><th id="1358">1358</th><td><i>/* Bit 16: Larger tiles</i></td></tr>
<tr><th id="1359">1359</th><td><i> * Bit 17: 4x2 tiles</i></td></tr>
<tr><th id="1360">1360</th><td><i> * Bit 18: Extremely weird tile like, but some pixels duplicated?</i></td></tr>
<tr><th id="1361">1361</th><td><i> */</i></td></tr>
<tr><th id="1362">1362</th><td><u>#define <dfn class="macro" id="_M/R300_RB3D_COLORPITCH0" data-ref="_M/R300_RB3D_COLORPITCH0">R300_RB3D_COLORPITCH0</dfn>               0x4E38</u></td></tr>
<tr><th id="1363">1363</th><td><u>#       define <dfn class="macro" id="_M/R300_COLORPITCH_MASK" data-ref="_M/R300_COLORPITCH_MASK">R300_COLORPITCH_MASK</dfn>              0x00001FF8 /* GUESS */</u></td></tr>
<tr><th id="1364">1364</th><td><u>#       define <dfn class="macro" id="_M/R300_COLOR_TILE_ENABLE" data-ref="_M/R300_COLOR_TILE_ENABLE">R300_COLOR_TILE_ENABLE</dfn>            (1 &lt;&lt; 16) /* GUESS */</u></td></tr>
<tr><th id="1365">1365</th><td><u>#       define <dfn class="macro" id="_M/R300_COLOR_MICROTILE_ENABLE" data-ref="_M/R300_COLOR_MICROTILE_ENABLE">R300_COLOR_MICROTILE_ENABLE</dfn>       (1 &lt;&lt; 17) /* GUESS */</u></td></tr>
<tr><th id="1366">1366</th><td><u>#       define <dfn class="macro" id="_M/R300_COLOR_MICROTILE_SQUARE_ENABLE" data-ref="_M/R300_COLOR_MICROTILE_SQUARE_ENABLE">R300_COLOR_MICROTILE_SQUARE_ENABLE</dfn> (2 &lt;&lt; 17)</u></td></tr>
<tr><th id="1367">1367</th><td><u>#       define <dfn class="macro" id="_M/R300_COLOR_ENDIAN_NO_SWAP" data-ref="_M/R300_COLOR_ENDIAN_NO_SWAP">R300_COLOR_ENDIAN_NO_SWAP</dfn>         (0 &lt;&lt; 18) /* GUESS */</u></td></tr>
<tr><th id="1368">1368</th><td><u>#       define <dfn class="macro" id="_M/R300_COLOR_ENDIAN_WORD_SWAP" data-ref="_M/R300_COLOR_ENDIAN_WORD_SWAP">R300_COLOR_ENDIAN_WORD_SWAP</dfn>       (1 &lt;&lt; 18) /* GUESS */</u></td></tr>
<tr><th id="1369">1369</th><td><u>#       define <dfn class="macro" id="_M/R300_COLOR_ENDIAN_DWORD_SWAP" data-ref="_M/R300_COLOR_ENDIAN_DWORD_SWAP">R300_COLOR_ENDIAN_DWORD_SWAP</dfn>      (2 &lt;&lt; 18) /* GUESS */</u></td></tr>
<tr><th id="1370">1370</th><td><u>#       define <dfn class="macro" id="_M/R300_COLOR_FORMAT_RGB565" data-ref="_M/R300_COLOR_FORMAT_RGB565">R300_COLOR_FORMAT_RGB565</dfn>          (2 &lt;&lt; 22)</u></td></tr>
<tr><th id="1371">1371</th><td><u>#       define <dfn class="macro" id="_M/R300_COLOR_FORMAT_ARGB8888" data-ref="_M/R300_COLOR_FORMAT_ARGB8888">R300_COLOR_FORMAT_ARGB8888</dfn>        (3 &lt;&lt; 22)</u></td></tr>
<tr><th id="1372">1372</th><td><u>#define <dfn class="macro" id="_M/R300_RB3D_COLORPITCH1" data-ref="_M/R300_RB3D_COLORPITCH1">R300_RB3D_COLORPITCH1</dfn>               0x4E3C /* GUESS */</u></td></tr>
<tr><th id="1373">1373</th><td><u>#define <dfn class="macro" id="_M/R300_RB3D_COLORPITCH2" data-ref="_M/R300_RB3D_COLORPITCH2">R300_RB3D_COLORPITCH2</dfn>               0x4E40 /* GUESS */</u></td></tr>
<tr><th id="1374">1374</th><td><u>#define <dfn class="macro" id="_M/R300_RB3D_COLORPITCH3" data-ref="_M/R300_RB3D_COLORPITCH3">R300_RB3D_COLORPITCH3</dfn>               0x4E44 /* GUESS */</u></td></tr>
<tr><th id="1375">1375</th><td></td></tr>
<tr><th id="1376">1376</th><td><u>#define <dfn class="macro" id="_M/R300_RB3D_AARESOLVE_OFFSET" data-ref="_M/R300_RB3D_AARESOLVE_OFFSET">R300_RB3D_AARESOLVE_OFFSET</dfn>          0x4E80</u></td></tr>
<tr><th id="1377">1377</th><td><u>#define <dfn class="macro" id="_M/R300_RB3D_AARESOLVE_PITCH" data-ref="_M/R300_RB3D_AARESOLVE_PITCH">R300_RB3D_AARESOLVE_PITCH</dfn>           0x4E84</u></td></tr>
<tr><th id="1378">1378</th><td><u>#define <dfn class="macro" id="_M/R300_RB3D_AARESOLVE_CTL" data-ref="_M/R300_RB3D_AARESOLVE_CTL">R300_RB3D_AARESOLVE_CTL</dfn>             0x4E88</u></td></tr>
<tr><th id="1379">1379</th><td><i>/* gap */</i></td></tr>
<tr><th id="1380">1380</th><td></td></tr>
<tr><th id="1381">1381</th><td><i>/* Guess by Vladimir.</i></td></tr>
<tr><th id="1382">1382</th><td><i> * Set to 0A before 3D operations, set to 02 afterwards.</i></td></tr>
<tr><th id="1383">1383</th><td><i> */</i></td></tr>
<tr><th id="1384">1384</th><td><i>/*#define R300_RB3D_DSTCACHE_CTLSTAT          0x4E4C*/</i></td></tr>
<tr><th id="1385">1385</th><td><u>#       define <dfn class="macro" id="_M/R300_RB3D_DSTCACHE_UNKNOWN_02" data-ref="_M/R300_RB3D_DSTCACHE_UNKNOWN_02">R300_RB3D_DSTCACHE_UNKNOWN_02</dfn>             0x00000002</u></td></tr>
<tr><th id="1386">1386</th><td><u>#       define <dfn class="macro" id="_M/R300_RB3D_DSTCACHE_UNKNOWN_0A" data-ref="_M/R300_RB3D_DSTCACHE_UNKNOWN_0A">R300_RB3D_DSTCACHE_UNKNOWN_0A</dfn>             0x0000000A</u></td></tr>
<tr><th id="1387">1387</th><td></td></tr>
<tr><th id="1388">1388</th><td><i>/* gap */</i></td></tr>
<tr><th id="1389">1389</th><td><i>/* There seems to be no "write only" setting, so use Z-test = ALWAYS</i></td></tr>
<tr><th id="1390">1390</th><td><i> * for this.</i></td></tr>
<tr><th id="1391">1391</th><td><i> * Bit (1&lt;&lt;8) is the "test" bit. so plain write is 6  - vd</i></td></tr>
<tr><th id="1392">1392</th><td><i> */</i></td></tr>
<tr><th id="1393">1393</th><td><u>#define <dfn class="macro" id="_M/R300_ZB_CNTL" data-ref="_M/R300_ZB_CNTL">R300_ZB_CNTL</dfn>                             0x4F00</u></td></tr>
<tr><th id="1394">1394</th><td><u>#	define <dfn class="macro" id="_M/R300_STENCIL_ENABLE" data-ref="_M/R300_STENCIL_ENABLE">R300_STENCIL_ENABLE</dfn>		 (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1395">1395</th><td><u>#	define <dfn class="macro" id="_M/R300_Z_ENABLE" data-ref="_M/R300_Z_ENABLE">R300_Z_ENABLE</dfn>		         (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1396">1396</th><td><u>#	define <dfn class="macro" id="_M/R300_Z_WRITE_ENABLE" data-ref="_M/R300_Z_WRITE_ENABLE">R300_Z_WRITE_ENABLE</dfn>		 (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="1397">1397</th><td><u>#	define <dfn class="macro" id="_M/R300_Z_SIGNED_COMPARE" data-ref="_M/R300_Z_SIGNED_COMPARE">R300_Z_SIGNED_COMPARE</dfn>		 (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="1398">1398</th><td><u>#	define <dfn class="macro" id="_M/R300_STENCIL_FRONT_BACK" data-ref="_M/R300_STENCIL_FRONT_BACK">R300_STENCIL_FRONT_BACK</dfn>		 (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1399">1399</th><td></td></tr>
<tr><th id="1400">1400</th><td><u>#define <dfn class="macro" id="_M/R300_ZB_ZSTENCILCNTL" data-ref="_M/R300_ZB_ZSTENCILCNTL">R300_ZB_ZSTENCILCNTL</dfn>                   0x4f04</u></td></tr>
<tr><th id="1401">1401</th><td>	<i>/* functions */</i></td></tr>
<tr><th id="1402">1402</th><td><u>#	define <dfn class="macro" id="_M/R300_ZS_NEVER" data-ref="_M/R300_ZS_NEVER">R300_ZS_NEVER</dfn>			0</u></td></tr>
<tr><th id="1403">1403</th><td><u>#	define <dfn class="macro" id="_M/R300_ZS_LESS" data-ref="_M/R300_ZS_LESS">R300_ZS_LESS</dfn>			1</u></td></tr>
<tr><th id="1404">1404</th><td><u>#	define <dfn class="macro" id="_M/R300_ZS_LEQUAL" data-ref="_M/R300_ZS_LEQUAL">R300_ZS_LEQUAL</dfn>			2</u></td></tr>
<tr><th id="1405">1405</th><td><u>#	define <dfn class="macro" id="_M/R300_ZS_EQUAL" data-ref="_M/R300_ZS_EQUAL">R300_ZS_EQUAL</dfn>			3</u></td></tr>
<tr><th id="1406">1406</th><td><u>#	define <dfn class="macro" id="_M/R300_ZS_GEQUAL" data-ref="_M/R300_ZS_GEQUAL">R300_ZS_GEQUAL</dfn>			4</u></td></tr>
<tr><th id="1407">1407</th><td><u>#	define <dfn class="macro" id="_M/R300_ZS_GREATER" data-ref="_M/R300_ZS_GREATER">R300_ZS_GREATER</dfn>			5</u></td></tr>
<tr><th id="1408">1408</th><td><u>#	define <dfn class="macro" id="_M/R300_ZS_NOTEQUAL" data-ref="_M/R300_ZS_NOTEQUAL">R300_ZS_NOTEQUAL</dfn>			6</u></td></tr>
<tr><th id="1409">1409</th><td><u>#	define <dfn class="macro" id="_M/R300_ZS_ALWAYS" data-ref="_M/R300_ZS_ALWAYS">R300_ZS_ALWAYS</dfn>			7</u></td></tr>
<tr><th id="1410">1410</th><td><u>#       define <dfn class="macro" id="_M/R300_ZS_MASK" data-ref="_M/R300_ZS_MASK">R300_ZS_MASK</dfn>                     7</u></td></tr>
<tr><th id="1411">1411</th><td>	<i>/* operations */</i></td></tr>
<tr><th id="1412">1412</th><td><u>#	define <dfn class="macro" id="_M/R300_ZS_KEEP" data-ref="_M/R300_ZS_KEEP">R300_ZS_KEEP</dfn>			0</u></td></tr>
<tr><th id="1413">1413</th><td><u>#	define <dfn class="macro" id="_M/R300_ZS_ZERO" data-ref="_M/R300_ZS_ZERO">R300_ZS_ZERO</dfn>			1</u></td></tr>
<tr><th id="1414">1414</th><td><u>#	define <dfn class="macro" id="_M/R300_ZS_REPLACE" data-ref="_M/R300_ZS_REPLACE">R300_ZS_REPLACE</dfn>			2</u></td></tr>
<tr><th id="1415">1415</th><td><u>#	define <dfn class="macro" id="_M/R300_ZS_INCR" data-ref="_M/R300_ZS_INCR">R300_ZS_INCR</dfn>			3</u></td></tr>
<tr><th id="1416">1416</th><td><u>#	define <dfn class="macro" id="_M/R300_ZS_DECR" data-ref="_M/R300_ZS_DECR">R300_ZS_DECR</dfn>			4</u></td></tr>
<tr><th id="1417">1417</th><td><u>#	define <dfn class="macro" id="_M/R300_ZS_INVERT" data-ref="_M/R300_ZS_INVERT">R300_ZS_INVERT</dfn>			5</u></td></tr>
<tr><th id="1418">1418</th><td><u>#	define <dfn class="macro" id="_M/R300_ZS_INCR_WRAP" data-ref="_M/R300_ZS_INCR_WRAP">R300_ZS_INCR_WRAP</dfn>		6</u></td></tr>
<tr><th id="1419">1419</th><td><u>#	define <dfn class="macro" id="_M/R300_ZS_DECR_WRAP" data-ref="_M/R300_ZS_DECR_WRAP">R300_ZS_DECR_WRAP</dfn>		7</u></td></tr>
<tr><th id="1420">1420</th><td><u>#	define <dfn class="macro" id="_M/R300_Z_FUNC_SHIFT" data-ref="_M/R300_Z_FUNC_SHIFT">R300_Z_FUNC_SHIFT</dfn>		0</u></td></tr>
<tr><th id="1421">1421</th><td>	<i>/* front and back refer to operations done for front</i></td></tr>
<tr><th id="1422">1422</th><td><i>	   and back faces, i.e. separate stencil function support */</i></td></tr>
<tr><th id="1423">1423</th><td><u>#	define <dfn class="macro" id="_M/R300_S_FRONT_FUNC_SHIFT" data-ref="_M/R300_S_FRONT_FUNC_SHIFT">R300_S_FRONT_FUNC_SHIFT</dfn>	        3</u></td></tr>
<tr><th id="1424">1424</th><td><u>#	define <dfn class="macro" id="_M/R300_S_FRONT_SFAIL_OP_SHIFT" data-ref="_M/R300_S_FRONT_SFAIL_OP_SHIFT">R300_S_FRONT_SFAIL_OP_SHIFT</dfn>	6</u></td></tr>
<tr><th id="1425">1425</th><td><u>#	define <dfn class="macro" id="_M/R300_S_FRONT_ZPASS_OP_SHIFT" data-ref="_M/R300_S_FRONT_ZPASS_OP_SHIFT">R300_S_FRONT_ZPASS_OP_SHIFT</dfn>	9</u></td></tr>
<tr><th id="1426">1426</th><td><u>#	define <dfn class="macro" id="_M/R300_S_FRONT_ZFAIL_OP_SHIFT" data-ref="_M/R300_S_FRONT_ZFAIL_OP_SHIFT">R300_S_FRONT_ZFAIL_OP_SHIFT</dfn>      12</u></td></tr>
<tr><th id="1427">1427</th><td><u>#	define <dfn class="macro" id="_M/R300_S_BACK_FUNC_SHIFT" data-ref="_M/R300_S_BACK_FUNC_SHIFT">R300_S_BACK_FUNC_SHIFT</dfn>           15</u></td></tr>
<tr><th id="1428">1428</th><td><u>#	define <dfn class="macro" id="_M/R300_S_BACK_SFAIL_OP_SHIFT" data-ref="_M/R300_S_BACK_SFAIL_OP_SHIFT">R300_S_BACK_SFAIL_OP_SHIFT</dfn>       18</u></td></tr>
<tr><th id="1429">1429</th><td><u>#	define <dfn class="macro" id="_M/R300_S_BACK_ZPASS_OP_SHIFT" data-ref="_M/R300_S_BACK_ZPASS_OP_SHIFT">R300_S_BACK_ZPASS_OP_SHIFT</dfn>       21</u></td></tr>
<tr><th id="1430">1430</th><td><u>#	define <dfn class="macro" id="_M/R300_S_BACK_ZFAIL_OP_SHIFT" data-ref="_M/R300_S_BACK_ZFAIL_OP_SHIFT">R300_S_BACK_ZFAIL_OP_SHIFT</dfn>       24</u></td></tr>
<tr><th id="1431">1431</th><td></td></tr>
<tr><th id="1432">1432</th><td><u>#define <dfn class="macro" id="_M/R300_ZB_STENCILREFMASK" data-ref="_M/R300_ZB_STENCILREFMASK">R300_ZB_STENCILREFMASK</dfn>                        0x4f08</u></td></tr>
<tr><th id="1433">1433</th><td><u>#	define <dfn class="macro" id="_M/R300_STENCILREF_SHIFT" data-ref="_M/R300_STENCILREF_SHIFT">R300_STENCILREF_SHIFT</dfn>       0</u></td></tr>
<tr><th id="1434">1434</th><td><u>#	define <dfn class="macro" id="_M/R300_STENCILREF_MASK" data-ref="_M/R300_STENCILREF_MASK">R300_STENCILREF_MASK</dfn>        0x000000ff</u></td></tr>
<tr><th id="1435">1435</th><td><u>#	define <dfn class="macro" id="_M/R300_STENCILMASK_SHIFT" data-ref="_M/R300_STENCILMASK_SHIFT">R300_STENCILMASK_SHIFT</dfn>      8</u></td></tr>
<tr><th id="1436">1436</th><td><u>#	define <dfn class="macro" id="_M/R300_STENCILMASK_MASK" data-ref="_M/R300_STENCILMASK_MASK">R300_STENCILMASK_MASK</dfn>       0x0000ff00</u></td></tr>
<tr><th id="1437">1437</th><td><u>#	define <dfn class="macro" id="_M/R300_STENCILWRITEMASK_SHIFT" data-ref="_M/R300_STENCILWRITEMASK_SHIFT">R300_STENCILWRITEMASK_SHIFT</dfn> 16</u></td></tr>
<tr><th id="1438">1438</th><td><u>#	define <dfn class="macro" id="_M/R300_STENCILWRITEMASK_MASK" data-ref="_M/R300_STENCILWRITEMASK_MASK">R300_STENCILWRITEMASK_MASK</dfn>  0x00ff0000</u></td></tr>
<tr><th id="1439">1439</th><td></td></tr>
<tr><th id="1440">1440</th><td><i>/* gap */</i></td></tr>
<tr><th id="1441">1441</th><td></td></tr>
<tr><th id="1442">1442</th><td><u>#define <dfn class="macro" id="_M/R300_ZB_FORMAT" data-ref="_M/R300_ZB_FORMAT">R300_ZB_FORMAT</dfn>                             0x4f10</u></td></tr>
<tr><th id="1443">1443</th><td><u>#	define <dfn class="macro" id="_M/R300_DEPTHFORMAT_16BIT_INT_Z" data-ref="_M/R300_DEPTHFORMAT_16BIT_INT_Z">R300_DEPTHFORMAT_16BIT_INT_Z</dfn>   (0 &lt;&lt; 0)</u></td></tr>
<tr><th id="1444">1444</th><td><u>#	define <dfn class="macro" id="_M/R300_DEPTHFORMAT_16BIT_13E3" data-ref="_M/R300_DEPTHFORMAT_16BIT_13E3">R300_DEPTHFORMAT_16BIT_13E3</dfn>    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1445">1445</th><td><u>#	define <dfn class="macro" id="_M/R300_DEPTHFORMAT_24BIT_INT_Z_8BIT_STENCIL" data-ref="_M/R300_DEPTHFORMAT_24BIT_INT_Z_8BIT_STENCIL">R300_DEPTHFORMAT_24BIT_INT_Z_8BIT_STENCIL</dfn>   (2 &lt;&lt; 0)</u></td></tr>
<tr><th id="1446">1446</th><td><i>/* reserved up to (15 &lt;&lt; 0) */</i></td></tr>
<tr><th id="1447">1447</th><td><u>#	define <dfn class="macro" id="_M/R300_INVERT_13E3_LEADING_ONES" data-ref="_M/R300_INVERT_13E3_LEADING_ONES">R300_INVERT_13E3_LEADING_ONES</dfn>  (0 &lt;&lt; 4)</u></td></tr>
<tr><th id="1448">1448</th><td><u>#	define <dfn class="macro" id="_M/R300_INVERT_13E3_LEADING_ZEROS" data-ref="_M/R300_INVERT_13E3_LEADING_ZEROS">R300_INVERT_13E3_LEADING_ZEROS</dfn> (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1449">1449</th><td></td></tr>
<tr><th id="1450">1450</th><td><u>#define <dfn class="macro" id="_M/R300_ZB_ZTOP" data-ref="_M/R300_ZB_ZTOP">R300_ZB_ZTOP</dfn>                             0x4F14</u></td></tr>
<tr><th id="1451">1451</th><td><u>#	define <dfn class="macro" id="_M/R300_ZTOP_DISABLE" data-ref="_M/R300_ZTOP_DISABLE">R300_ZTOP_DISABLE</dfn>                 (0 &lt;&lt; 0)</u></td></tr>
<tr><th id="1452">1452</th><td><u>#	define <dfn class="macro" id="_M/R300_ZTOP_ENABLE" data-ref="_M/R300_ZTOP_ENABLE">R300_ZTOP_ENABLE</dfn>                  (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1453">1453</th><td></td></tr>
<tr><th id="1454">1454</th><td><i>/* gap */</i></td></tr>
<tr><th id="1455">1455</th><td></td></tr>
<tr><th id="1456">1456</th><td><u>#define <dfn class="macro" id="_M/R300_ZB_ZCACHE_CTLSTAT" data-ref="_M/R300_ZB_ZCACHE_CTLSTAT">R300_ZB_ZCACHE_CTLSTAT</dfn>            0x4f18</u></td></tr>
<tr><th id="1457">1457</th><td><u>#       define <dfn class="macro" id="_M/R300_ZB_ZCACHE_CTLSTAT_ZC_FLUSH_NO_EFFECT" data-ref="_M/R300_ZB_ZCACHE_CTLSTAT_ZC_FLUSH_NO_EFFECT">R300_ZB_ZCACHE_CTLSTAT_ZC_FLUSH_NO_EFFECT</dfn>      (0 &lt;&lt; 0)</u></td></tr>
<tr><th id="1458">1458</th><td><u>#       define <dfn class="macro" id="_M/R300_ZB_ZCACHE_CTLSTAT_ZC_FLUSH_FLUSH_AND_FREE" data-ref="_M/R300_ZB_ZCACHE_CTLSTAT_ZC_FLUSH_FLUSH_AND_FREE">R300_ZB_ZCACHE_CTLSTAT_ZC_FLUSH_FLUSH_AND_FREE</dfn> (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1459">1459</th><td><u>#       define <dfn class="macro" id="_M/R300_ZB_ZCACHE_CTLSTAT_ZC_FREE_NO_EFFECT" data-ref="_M/R300_ZB_ZCACHE_CTLSTAT_ZC_FREE_NO_EFFECT">R300_ZB_ZCACHE_CTLSTAT_ZC_FREE_NO_EFFECT</dfn>       (0 &lt;&lt; 1)</u></td></tr>
<tr><th id="1460">1460</th><td><u>#       define <dfn class="macro" id="_M/R300_ZB_ZCACHE_CTLSTAT_ZC_FREE_FREE" data-ref="_M/R300_ZB_ZCACHE_CTLSTAT_ZC_FREE_FREE">R300_ZB_ZCACHE_CTLSTAT_ZC_FREE_FREE</dfn>            (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1461">1461</th><td><u>#       define <dfn class="macro" id="_M/R300_ZB_ZCACHE_CTLSTAT_ZC_BUSY_IDLE" data-ref="_M/R300_ZB_ZCACHE_CTLSTAT_ZC_BUSY_IDLE">R300_ZB_ZCACHE_CTLSTAT_ZC_BUSY_IDLE</dfn>            (0 &lt;&lt; 31)</u></td></tr>
<tr><th id="1462">1462</th><td><u>#       define <dfn class="macro" id="_M/R300_ZB_ZCACHE_CTLSTAT_ZC_BUSY_BUSY" data-ref="_M/R300_ZB_ZCACHE_CTLSTAT_ZC_BUSY_BUSY">R300_ZB_ZCACHE_CTLSTAT_ZC_BUSY_BUSY</dfn>            (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1463">1463</th><td></td></tr>
<tr><th id="1464">1464</th><td><u>#define <dfn class="macro" id="_M/R300_ZB_BW_CNTL" data-ref="_M/R300_ZB_BW_CNTL">R300_ZB_BW_CNTL</dfn>                     0x4f1c</u></td></tr>
<tr><th id="1465">1465</th><td><u>#	define <dfn class="macro" id="_M/R300_HIZ_DISABLE" data-ref="_M/R300_HIZ_DISABLE">R300_HIZ_DISABLE</dfn>                              (0 &lt;&lt; 0)</u></td></tr>
<tr><th id="1466">1466</th><td><u>#	define <dfn class="macro" id="_M/R300_HIZ_ENABLE" data-ref="_M/R300_HIZ_ENABLE">R300_HIZ_ENABLE</dfn>                               (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1467">1467</th><td><u>#	define <dfn class="macro" id="_M/R300_HIZ_MIN" data-ref="_M/R300_HIZ_MIN">R300_HIZ_MIN</dfn>                                  (0 &lt;&lt; 1)</u></td></tr>
<tr><th id="1468">1468</th><td><u>#	define <dfn class="macro" id="_M/R300_HIZ_MAX" data-ref="_M/R300_HIZ_MAX">R300_HIZ_MAX</dfn>                                  (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1469">1469</th><td><u>#	define <dfn class="macro" id="_M/R300_FAST_FILL_DISABLE" data-ref="_M/R300_FAST_FILL_DISABLE">R300_FAST_FILL_DISABLE</dfn>                        (0 &lt;&lt; 2)</u></td></tr>
<tr><th id="1470">1470</th><td><u>#	define <dfn class="macro" id="_M/R300_FAST_FILL_ENABLE" data-ref="_M/R300_FAST_FILL_ENABLE">R300_FAST_FILL_ENABLE</dfn>                         (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="1471">1471</th><td><u>#	define <dfn class="macro" id="_M/R300_RD_COMP_DISABLE" data-ref="_M/R300_RD_COMP_DISABLE">R300_RD_COMP_DISABLE</dfn>                          (0 &lt;&lt; 3)</u></td></tr>
<tr><th id="1472">1472</th><td><u>#	define <dfn class="macro" id="_M/R300_RD_COMP_ENABLE" data-ref="_M/R300_RD_COMP_ENABLE">R300_RD_COMP_ENABLE</dfn>                           (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="1473">1473</th><td><u>#	define <dfn class="macro" id="_M/R300_WR_COMP_DISABLE" data-ref="_M/R300_WR_COMP_DISABLE">R300_WR_COMP_DISABLE</dfn>                          (0 &lt;&lt; 4)</u></td></tr>
<tr><th id="1474">1474</th><td><u>#	define <dfn class="macro" id="_M/R300_WR_COMP_ENABLE" data-ref="_M/R300_WR_COMP_ENABLE">R300_WR_COMP_ENABLE</dfn>                           (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1475">1475</th><td><u>#	define <dfn class="macro" id="_M/R300_ZB_CB_CLEAR_RMW" data-ref="_M/R300_ZB_CB_CLEAR_RMW">R300_ZB_CB_CLEAR_RMW</dfn>                          (0 &lt;&lt; 5)</u></td></tr>
<tr><th id="1476">1476</th><td><u>#	define <dfn class="macro" id="_M/R300_ZB_CB_CLEAR_CACHE_LINEAR" data-ref="_M/R300_ZB_CB_CLEAR_CACHE_LINEAR">R300_ZB_CB_CLEAR_CACHE_LINEAR</dfn>                 (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="1477">1477</th><td><u>#	define <dfn class="macro" id="_M/R300_FORCE_COMPRESSED_STENCIL_VALUE_DISABLE" data-ref="_M/R300_FORCE_COMPRESSED_STENCIL_VALUE_DISABLE">R300_FORCE_COMPRESSED_STENCIL_VALUE_DISABLE</dfn>   (0 &lt;&lt; 6)</u></td></tr>
<tr><th id="1478">1478</th><td><u>#	define <dfn class="macro" id="_M/R300_FORCE_COMPRESSED_STENCIL_VALUE_ENABLE" data-ref="_M/R300_FORCE_COMPRESSED_STENCIL_VALUE_ENABLE">R300_FORCE_COMPRESSED_STENCIL_VALUE_ENABLE</dfn>    (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="1479">1479</th><td></td></tr>
<tr><th id="1480">1480</th><td><u>#	define <dfn class="macro" id="_M/R500_ZEQUAL_OPTIMIZE_ENABLE" data-ref="_M/R500_ZEQUAL_OPTIMIZE_ENABLE">R500_ZEQUAL_OPTIMIZE_ENABLE</dfn>                   (0 &lt;&lt; 7)</u></td></tr>
<tr><th id="1481">1481</th><td><u>#	define <dfn class="macro" id="_M/R500_ZEQUAL_OPTIMIZE_DISABLE" data-ref="_M/R500_ZEQUAL_OPTIMIZE_DISABLE">R500_ZEQUAL_OPTIMIZE_DISABLE</dfn>                  (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="1482">1482</th><td><u>#	define <dfn class="macro" id="_M/R500_SEQUAL_OPTIMIZE_ENABLE" data-ref="_M/R500_SEQUAL_OPTIMIZE_ENABLE">R500_SEQUAL_OPTIMIZE_ENABLE</dfn>                   (0 &lt;&lt; 8)</u></td></tr>
<tr><th id="1483">1483</th><td><u>#	define <dfn class="macro" id="_M/R500_SEQUAL_OPTIMIZE_DISABLE" data-ref="_M/R500_SEQUAL_OPTIMIZE_DISABLE">R500_SEQUAL_OPTIMIZE_DISABLE</dfn>                  (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1484">1484</th><td></td></tr>
<tr><th id="1485">1485</th><td><u>#	define <dfn class="macro" id="_M/R500_BMASK_ENABLE" data-ref="_M/R500_BMASK_ENABLE">R500_BMASK_ENABLE</dfn>                             (0 &lt;&lt; 10)</u></td></tr>
<tr><th id="1486">1486</th><td><u>#	define <dfn class="macro" id="_M/R500_BMASK_DISABLE" data-ref="_M/R500_BMASK_DISABLE">R500_BMASK_DISABLE</dfn>                            (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="1487">1487</th><td><u>#	define <dfn class="macro" id="_M/R500_HIZ_EQUAL_REJECT_DISABLE" data-ref="_M/R500_HIZ_EQUAL_REJECT_DISABLE">R500_HIZ_EQUAL_REJECT_DISABLE</dfn>                 (0 &lt;&lt; 11)</u></td></tr>
<tr><th id="1488">1488</th><td><u>#	define <dfn class="macro" id="_M/R500_HIZ_EQUAL_REJECT_ENABLE" data-ref="_M/R500_HIZ_EQUAL_REJECT_ENABLE">R500_HIZ_EQUAL_REJECT_ENABLE</dfn>                  (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="1489">1489</th><td><u>#	define <dfn class="macro" id="_M/R500_HIZ_FP_EXP_BITS_DISABLE" data-ref="_M/R500_HIZ_FP_EXP_BITS_DISABLE">R500_HIZ_FP_EXP_BITS_DISABLE</dfn>                  (0 &lt;&lt; 12)</u></td></tr>
<tr><th id="1490">1490</th><td><u>#	define <dfn class="macro" id="_M/R500_HIZ_FP_EXP_BITS_1" data-ref="_M/R500_HIZ_FP_EXP_BITS_1">R500_HIZ_FP_EXP_BITS_1</dfn>                        (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="1491">1491</th><td><u>#	define <dfn class="macro" id="_M/R500_HIZ_FP_EXP_BITS_2" data-ref="_M/R500_HIZ_FP_EXP_BITS_2">R500_HIZ_FP_EXP_BITS_2</dfn>                        (2 &lt;&lt; 12)</u></td></tr>
<tr><th id="1492">1492</th><td><u>#	define <dfn class="macro" id="_M/R500_HIZ_FP_EXP_BITS_3" data-ref="_M/R500_HIZ_FP_EXP_BITS_3">R500_HIZ_FP_EXP_BITS_3</dfn>                        (3 &lt;&lt; 12)</u></td></tr>
<tr><th id="1493">1493</th><td><u>#	define <dfn class="macro" id="_M/R500_HIZ_FP_EXP_BITS_4" data-ref="_M/R500_HIZ_FP_EXP_BITS_4">R500_HIZ_FP_EXP_BITS_4</dfn>                        (4 &lt;&lt; 12)</u></td></tr>
<tr><th id="1494">1494</th><td><u>#	define <dfn class="macro" id="_M/R500_HIZ_FP_EXP_BITS_5" data-ref="_M/R500_HIZ_FP_EXP_BITS_5">R500_HIZ_FP_EXP_BITS_5</dfn>                        (5 &lt;&lt; 12)</u></td></tr>
<tr><th id="1495">1495</th><td><u>#	define <dfn class="macro" id="_M/R500_HIZ_FP_INVERT_LEADING_ONES" data-ref="_M/R500_HIZ_FP_INVERT_LEADING_ONES">R500_HIZ_FP_INVERT_LEADING_ONES</dfn>               (0 &lt;&lt; 15)</u></td></tr>
<tr><th id="1496">1496</th><td><u>#	define <dfn class="macro" id="_M/R500_HIZ_FP_INVERT_LEADING_ZEROS" data-ref="_M/R500_HIZ_FP_INVERT_LEADING_ZEROS">R500_HIZ_FP_INVERT_LEADING_ZEROS</dfn>              (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="1497">1497</th><td><u>#	define <dfn class="macro" id="_M/R500_TILE_OVERWRITE_RECOMPRESSION_ENABLE" data-ref="_M/R500_TILE_OVERWRITE_RECOMPRESSION_ENABLE">R500_TILE_OVERWRITE_RECOMPRESSION_ENABLE</dfn>      (0 &lt;&lt; 16)</u></td></tr>
<tr><th id="1498">1498</th><td><u>#	define <dfn class="macro" id="_M/R500_TILE_OVERWRITE_RECOMPRESSION_DISABLE" data-ref="_M/R500_TILE_OVERWRITE_RECOMPRESSION_DISABLE">R500_TILE_OVERWRITE_RECOMPRESSION_DISABLE</dfn>     (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1499">1499</th><td><u>#	define <dfn class="macro" id="_M/R500_CONTIGUOUS_6XAA_SAMPLES_ENABLE" data-ref="_M/R500_CONTIGUOUS_6XAA_SAMPLES_ENABLE">R500_CONTIGUOUS_6XAA_SAMPLES_ENABLE</dfn>           (0 &lt;&lt; 17)</u></td></tr>
<tr><th id="1500">1500</th><td><u>#	define <dfn class="macro" id="_M/R500_CONTIGUOUS_6XAA_SAMPLES_DISABLE" data-ref="_M/R500_CONTIGUOUS_6XAA_SAMPLES_DISABLE">R500_CONTIGUOUS_6XAA_SAMPLES_DISABLE</dfn>          (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="1501">1501</th><td><u>#	define <dfn class="macro" id="_M/R500_PEQ_PACKING_DISABLE" data-ref="_M/R500_PEQ_PACKING_DISABLE">R500_PEQ_PACKING_DISABLE</dfn>                      (0 &lt;&lt; 18)</u></td></tr>
<tr><th id="1502">1502</th><td><u>#	define <dfn class="macro" id="_M/R500_PEQ_PACKING_ENABLE" data-ref="_M/R500_PEQ_PACKING_ENABLE">R500_PEQ_PACKING_ENABLE</dfn>                       (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="1503">1503</th><td><u>#	define <dfn class="macro" id="_M/R500_COVERED_PTR_MASKING_DISABLE" data-ref="_M/R500_COVERED_PTR_MASKING_DISABLE">R500_COVERED_PTR_MASKING_DISABLE</dfn>              (0 &lt;&lt; 18)</u></td></tr>
<tr><th id="1504">1504</th><td><u>#	define <dfn class="macro" id="_M/R500_COVERED_PTR_MASKING_ENABLE" data-ref="_M/R500_COVERED_PTR_MASKING_ENABLE">R500_COVERED_PTR_MASKING_ENABLE</dfn>               (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="1505">1505</th><td></td></tr>
<tr><th id="1506">1506</th><td></td></tr>
<tr><th id="1507">1507</th><td><i>/* gap */</i></td></tr>
<tr><th id="1508">1508</th><td></td></tr>
<tr><th id="1509">1509</th><td><i>/* Z Buffer Address Offset.</i></td></tr>
<tr><th id="1510">1510</th><td><i> * Bits 31 to 5 are used for aligned Z buffer address offset for macro tiles.</i></td></tr>
<tr><th id="1511">1511</th><td><i> */</i></td></tr>
<tr><th id="1512">1512</th><td><u>#define <dfn class="macro" id="_M/R300_ZB_DEPTHOFFSET" data-ref="_M/R300_ZB_DEPTHOFFSET">R300_ZB_DEPTHOFFSET</dfn>               0x4f20</u></td></tr>
<tr><th id="1513">1513</th><td></td></tr>
<tr><th id="1514">1514</th><td><i>/* Z Buffer Pitch and Endian Control */</i></td></tr>
<tr><th id="1515">1515</th><td><u>#define <dfn class="macro" id="_M/R300_ZB_DEPTHPITCH" data-ref="_M/R300_ZB_DEPTHPITCH">R300_ZB_DEPTHPITCH</dfn>                0x4f24</u></td></tr>
<tr><th id="1516">1516</th><td><u>#       define <dfn class="macro" id="_M/R300_DEPTHPITCH_MASK" data-ref="_M/R300_DEPTHPITCH_MASK">R300_DEPTHPITCH_MASK</dfn>              0x00003FFC</u></td></tr>
<tr><th id="1517">1517</th><td><u>#       define <dfn class="macro" id="_M/R300_DEPTHMACROTILE_DISABLE" data-ref="_M/R300_DEPTHMACROTILE_DISABLE">R300_DEPTHMACROTILE_DISABLE</dfn>      (0 &lt;&lt; 16)</u></td></tr>
<tr><th id="1518">1518</th><td><u>#       define <dfn class="macro" id="_M/R300_DEPTHMACROTILE_ENABLE" data-ref="_M/R300_DEPTHMACROTILE_ENABLE">R300_DEPTHMACROTILE_ENABLE</dfn>       (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1519">1519</th><td><u>#       define <dfn class="macro" id="_M/R300_DEPTHMICROTILE_LINEAR" data-ref="_M/R300_DEPTHMICROTILE_LINEAR">R300_DEPTHMICROTILE_LINEAR</dfn>       (0 &lt;&lt; 17)</u></td></tr>
<tr><th id="1520">1520</th><td><u>#       define <dfn class="macro" id="_M/R300_DEPTHMICROTILE_TILED" data-ref="_M/R300_DEPTHMICROTILE_TILED">R300_DEPTHMICROTILE_TILED</dfn>        (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="1521">1521</th><td><u>#       define <dfn class="macro" id="_M/R300_DEPTHMICROTILE_TILED_SQUARE" data-ref="_M/R300_DEPTHMICROTILE_TILED_SQUARE">R300_DEPTHMICROTILE_TILED_SQUARE</dfn> (2 &lt;&lt; 17)</u></td></tr>
<tr><th id="1522">1522</th><td><u>#       define <dfn class="macro" id="_M/R300_DEPTHENDIAN_NO_SWAP" data-ref="_M/R300_DEPTHENDIAN_NO_SWAP">R300_DEPTHENDIAN_NO_SWAP</dfn>         (0 &lt;&lt; 18)</u></td></tr>
<tr><th id="1523">1523</th><td><u>#       define <dfn class="macro" id="_M/R300_DEPTHENDIAN_WORD_SWAP" data-ref="_M/R300_DEPTHENDIAN_WORD_SWAP">R300_DEPTHENDIAN_WORD_SWAP</dfn>       (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="1524">1524</th><td><u>#       define <dfn class="macro" id="_M/R300_DEPTHENDIAN_DWORD_SWAP" data-ref="_M/R300_DEPTHENDIAN_DWORD_SWAP">R300_DEPTHENDIAN_DWORD_SWAP</dfn>      (2 &lt;&lt; 18)</u></td></tr>
<tr><th id="1525">1525</th><td><u>#       define <dfn class="macro" id="_M/R300_DEPTHENDIAN_HALF_DWORD_SWAP" data-ref="_M/R300_DEPTHENDIAN_HALF_DWORD_SWAP">R300_DEPTHENDIAN_HALF_DWORD_SWAP</dfn> (3 &lt;&lt; 18)</u></td></tr>
<tr><th id="1526">1526</th><td></td></tr>
<tr><th id="1527">1527</th><td><i>/* Z Buffer Clear Value */</i></td></tr>
<tr><th id="1528">1528</th><td><u>#define <dfn class="macro" id="_M/R300_ZB_DEPTHCLEARVALUE" data-ref="_M/R300_ZB_DEPTHCLEARVALUE">R300_ZB_DEPTHCLEARVALUE</dfn>                  0x4f28</u></td></tr>
<tr><th id="1529">1529</th><td></td></tr>
<tr><th id="1530">1530</th><td><u>#define <dfn class="macro" id="_M/R300_ZB_ZMASK_OFFSET" data-ref="_M/R300_ZB_ZMASK_OFFSET">R300_ZB_ZMASK_OFFSET</dfn>			 0x4f30</u></td></tr>
<tr><th id="1531">1531</th><td><u>#define <dfn class="macro" id="_M/R300_ZB_ZMASK_PITCH" data-ref="_M/R300_ZB_ZMASK_PITCH">R300_ZB_ZMASK_PITCH</dfn>			 0x4f34</u></td></tr>
<tr><th id="1532">1532</th><td><u>#define <dfn class="macro" id="_M/R300_ZB_ZMASK_WRINDEX" data-ref="_M/R300_ZB_ZMASK_WRINDEX">R300_ZB_ZMASK_WRINDEX</dfn>			 0x4f38</u></td></tr>
<tr><th id="1533">1533</th><td><u>#define <dfn class="macro" id="_M/R300_ZB_ZMASK_DWORD" data-ref="_M/R300_ZB_ZMASK_DWORD">R300_ZB_ZMASK_DWORD</dfn>			 0x4f3c</u></td></tr>
<tr><th id="1534">1534</th><td><u>#define <dfn class="macro" id="_M/R300_ZB_ZMASK_RDINDEX" data-ref="_M/R300_ZB_ZMASK_RDINDEX">R300_ZB_ZMASK_RDINDEX</dfn>			 0x4f40</u></td></tr>
<tr><th id="1535">1535</th><td></td></tr>
<tr><th id="1536">1536</th><td><i>/* Hierarchical Z Memory Offset */</i></td></tr>
<tr><th id="1537">1537</th><td><u>#define <dfn class="macro" id="_M/R300_ZB_HIZ_OFFSET" data-ref="_M/R300_ZB_HIZ_OFFSET">R300_ZB_HIZ_OFFSET</dfn>                       0x4f44</u></td></tr>
<tr><th id="1538">1538</th><td></td></tr>
<tr><th id="1539">1539</th><td><i>/* Hierarchical Z Write Index */</i></td></tr>
<tr><th id="1540">1540</th><td><u>#define <dfn class="macro" id="_M/R300_ZB_HIZ_WRINDEX" data-ref="_M/R300_ZB_HIZ_WRINDEX">R300_ZB_HIZ_WRINDEX</dfn>                      0x4f48</u></td></tr>
<tr><th id="1541">1541</th><td></td></tr>
<tr><th id="1542">1542</th><td><i>/* Hierarchical Z Data */</i></td></tr>
<tr><th id="1543">1543</th><td><u>#define <dfn class="macro" id="_M/R300_ZB_HIZ_DWORD" data-ref="_M/R300_ZB_HIZ_DWORD">R300_ZB_HIZ_DWORD</dfn>                        0x4f4c</u></td></tr>
<tr><th id="1544">1544</th><td></td></tr>
<tr><th id="1545">1545</th><td><i>/* Hierarchical Z Read Index */</i></td></tr>
<tr><th id="1546">1546</th><td><u>#define <dfn class="macro" id="_M/R300_ZB_HIZ_RDINDEX" data-ref="_M/R300_ZB_HIZ_RDINDEX">R300_ZB_HIZ_RDINDEX</dfn>                      0x4f50</u></td></tr>
<tr><th id="1547">1547</th><td></td></tr>
<tr><th id="1548">1548</th><td><i>/* Hierarchical Z Pitch */</i></td></tr>
<tr><th id="1549">1549</th><td><u>#define <dfn class="macro" id="_M/R300_ZB_HIZ_PITCH" data-ref="_M/R300_ZB_HIZ_PITCH">R300_ZB_HIZ_PITCH</dfn>                        0x4f54</u></td></tr>
<tr><th id="1550">1550</th><td></td></tr>
<tr><th id="1551">1551</th><td><i>/* Z Buffer Z Pass Counter Data */</i></td></tr>
<tr><th id="1552">1552</th><td><u>#define <dfn class="macro" id="_M/R300_ZB_ZPASS_DATA" data-ref="_M/R300_ZB_ZPASS_DATA">R300_ZB_ZPASS_DATA</dfn>                       0x4f58</u></td></tr>
<tr><th id="1553">1553</th><td></td></tr>
<tr><th id="1554">1554</th><td><i>/* Z Buffer Z Pass Counter Address */</i></td></tr>
<tr><th id="1555">1555</th><td><u>#define <dfn class="macro" id="_M/R300_ZB_ZPASS_ADDR" data-ref="_M/R300_ZB_ZPASS_ADDR">R300_ZB_ZPASS_ADDR</dfn>                       0x4f5c</u></td></tr>
<tr><th id="1556">1556</th><td></td></tr>
<tr><th id="1557">1557</th><td><i>/* Depth buffer X and Y coordinate offset */</i></td></tr>
<tr><th id="1558">1558</th><td><u>#define <dfn class="macro" id="_M/R300_ZB_DEPTHXY_OFFSET" data-ref="_M/R300_ZB_DEPTHXY_OFFSET">R300_ZB_DEPTHXY_OFFSET</dfn>                   0x4f60</u></td></tr>
<tr><th id="1559">1559</th><td><u>#	define <dfn class="macro" id="_M/R300_DEPTHX_OFFSET_SHIFT" data-ref="_M/R300_DEPTHX_OFFSET_SHIFT">R300_DEPTHX_OFFSET_SHIFT</dfn>  1</u></td></tr>
<tr><th id="1560">1560</th><td><u>#	define <dfn class="macro" id="_M/R300_DEPTHX_OFFSET_MASK" data-ref="_M/R300_DEPTHX_OFFSET_MASK">R300_DEPTHX_OFFSET_MASK</dfn>   0x000007FE</u></td></tr>
<tr><th id="1561">1561</th><td><u>#	define <dfn class="macro" id="_M/R300_DEPTHY_OFFSET_SHIFT" data-ref="_M/R300_DEPTHY_OFFSET_SHIFT">R300_DEPTHY_OFFSET_SHIFT</dfn>  17</u></td></tr>
<tr><th id="1562">1562</th><td><u>#	define <dfn class="macro" id="_M/R300_DEPTHY_OFFSET_MASK" data-ref="_M/R300_DEPTHY_OFFSET_MASK">R300_DEPTHY_OFFSET_MASK</dfn>   0x07FE0000</u></td></tr>
<tr><th id="1563">1563</th><td></td></tr>
<tr><th id="1564">1564</th><td><i>/* Sets the fifo sizes */</i></td></tr>
<tr><th id="1565">1565</th><td><u>#define <dfn class="macro" id="_M/R500_ZB_FIFO_SIZE" data-ref="_M/R500_ZB_FIFO_SIZE">R500_ZB_FIFO_SIZE</dfn>                        0x4fd0</u></td></tr>
<tr><th id="1566">1566</th><td><u>#	define <dfn class="macro" id="_M/R500_OP_FIFO_SIZE_FULL" data-ref="_M/R500_OP_FIFO_SIZE_FULL">R500_OP_FIFO_SIZE_FULL</dfn>   (0 &lt;&lt; 0)</u></td></tr>
<tr><th id="1567">1567</th><td><u>#	define <dfn class="macro" id="_M/R500_OP_FIFO_SIZE_HALF" data-ref="_M/R500_OP_FIFO_SIZE_HALF">R500_OP_FIFO_SIZE_HALF</dfn>   (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1568">1568</th><td><u>#	define <dfn class="macro" id="_M/R500_OP_FIFO_SIZE_QUATER" data-ref="_M/R500_OP_FIFO_SIZE_QUATER">R500_OP_FIFO_SIZE_QUATER</dfn> (2 &lt;&lt; 0)</u></td></tr>
<tr><th id="1569">1569</th><td><u>#	define <dfn class="macro" id="_M/R500_OP_FIFO_SIZE_EIGTHS" data-ref="_M/R500_OP_FIFO_SIZE_EIGTHS">R500_OP_FIFO_SIZE_EIGTHS</dfn> (4 &lt;&lt; 0)</u></td></tr>
<tr><th id="1570">1570</th><td></td></tr>
<tr><th id="1571">1571</th><td><i>/* Stencil Reference Value and Mask for backfacing quads */</i></td></tr>
<tr><th id="1572">1572</th><td><i>/* R300_ZB_STENCILREFMASK handles front face */</i></td></tr>
<tr><th id="1573">1573</th><td><u>#define <dfn class="macro" id="_M/R500_ZB_STENCILREFMASK_BF" data-ref="_M/R500_ZB_STENCILREFMASK_BF">R500_ZB_STENCILREFMASK_BF</dfn>                0x4fd4</u></td></tr>
<tr><th id="1574">1574</th><td><u>#	define <dfn class="macro" id="_M/R500_STENCILREF_SHIFT" data-ref="_M/R500_STENCILREF_SHIFT">R500_STENCILREF_SHIFT</dfn>       0</u></td></tr>
<tr><th id="1575">1575</th><td><u>#	define <dfn class="macro" id="_M/R500_STENCILREF_MASK" data-ref="_M/R500_STENCILREF_MASK">R500_STENCILREF_MASK</dfn>        0x000000ff</u></td></tr>
<tr><th id="1576">1576</th><td><u>#	define <dfn class="macro" id="_M/R500_STENCILMASK_SHIFT" data-ref="_M/R500_STENCILMASK_SHIFT">R500_STENCILMASK_SHIFT</dfn>      8</u></td></tr>
<tr><th id="1577">1577</th><td><u>#	define <dfn class="macro" id="_M/R500_STENCILMASK_MASK" data-ref="_M/R500_STENCILMASK_MASK">R500_STENCILMASK_MASK</dfn>       0x0000ff00</u></td></tr>
<tr><th id="1578">1578</th><td><u>#	define <dfn class="macro" id="_M/R500_STENCILWRITEMASK_SHIFT" data-ref="_M/R500_STENCILWRITEMASK_SHIFT">R500_STENCILWRITEMASK_SHIFT</dfn> 16</u></td></tr>
<tr><th id="1579">1579</th><td><u>#	define <dfn class="macro" id="_M/R500_STENCILWRITEMASK_MASK" data-ref="_M/R500_STENCILWRITEMASK_MASK">R500_STENCILWRITEMASK_MASK</dfn>  0x00ff0000</u></td></tr>
<tr><th id="1580">1580</th><td></td></tr>
<tr><th id="1581">1581</th><td><i>/* BEGIN: Vertex program instruction set */</i></td></tr>
<tr><th id="1582">1582</th><td></td></tr>
<tr><th id="1583">1583</th><td><i>/* Every instruction is four dwords long:</i></td></tr>
<tr><th id="1584">1584</th><td><i> *  DWORD 0: output and opcode</i></td></tr>
<tr><th id="1585">1585</th><td><i> *  DWORD 1: first argument</i></td></tr>
<tr><th id="1586">1586</th><td><i> *  DWORD 2: second argument</i></td></tr>
<tr><th id="1587">1587</th><td><i> *  DWORD 3: third argument</i></td></tr>
<tr><th id="1588">1588</th><td><i> *</i></td></tr>
<tr><th id="1589">1589</th><td><i> * Notes:</i></td></tr>
<tr><th id="1590">1590</th><td><i> *  - ABS r, a is implemented as MAX r, a, -a</i></td></tr>
<tr><th id="1591">1591</th><td><i> *  - MOV is implemented as ADD to zero</i></td></tr>
<tr><th id="1592">1592</th><td><i> *  - XPD is implemented as MUL + MAD</i></td></tr>
<tr><th id="1593">1593</th><td><i> *  - FLR is implemented as FRC + ADD</i></td></tr>
<tr><th id="1594">1594</th><td><i> *  - apparently, fglrx tries to schedule instructions so that there is at</i></td></tr>
<tr><th id="1595">1595</th><td><i> *    least one instruction between the write to a temporary and the first</i></td></tr>
<tr><th id="1596">1596</th><td><i> *    read from said temporary; however, violations of this scheduling are</i></td></tr>
<tr><th id="1597">1597</th><td><i> *    allowed</i></td></tr>
<tr><th id="1598">1598</th><td><i> *  - register indices seem to be unrelated with OpenGL aliasing to</i></td></tr>
<tr><th id="1599">1599</th><td><i> *    conventional state</i></td></tr>
<tr><th id="1600">1600</th><td><i> *  - only one attribute and one parameter can be loaded at a time; however,</i></td></tr>
<tr><th id="1601">1601</th><td><i> *    the same attribute/parameter can be used for more than one argument</i></td></tr>
<tr><th id="1602">1602</th><td><i> *  - the second software argument for POW is the third hardware argument</i></td></tr>
<tr><th id="1603">1603</th><td><i> *    (no idea why)</i></td></tr>
<tr><th id="1604">1604</th><td><i> *  - MAD with only temporaries as input seems to use VPI_OUT_SELECT_MAD_2</i></td></tr>
<tr><th id="1605">1605</th><td><i> *</i></td></tr>
<tr><th id="1606">1606</th><td><i> * There is some magic surrounding LIT:</i></td></tr>
<tr><th id="1607">1607</th><td><i> *   The single argument is replicated across all three inputs, but swizzled:</i></td></tr>
<tr><th id="1608">1608</th><td><i> *     First argument: xyzy</i></td></tr>
<tr><th id="1609">1609</th><td><i> *     Second argument: xyzx</i></td></tr>
<tr><th id="1610">1610</th><td><i> *     Third argument: xyzw</i></td></tr>
<tr><th id="1611">1611</th><td><i> *   Whenever the result is used later in the fragment program, fglrx forces</i></td></tr>
<tr><th id="1612">1612</th><td><i> *   x and w to be 1.0 in the input selection; I don't know whether this is</i></td></tr>
<tr><th id="1613">1613</th><td><i> *   strictly necessary</i></td></tr>
<tr><th id="1614">1614</th><td><i> */</i></td></tr>
<tr><th id="1615">1615</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_OP_DOT" data-ref="_M/R300_VPI_OUT_OP_DOT">R300_VPI_OUT_OP_DOT</dfn>                     (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1616">1616</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_OP_MUL" data-ref="_M/R300_VPI_OUT_OP_MUL">R300_VPI_OUT_OP_MUL</dfn>                     (2 &lt;&lt; 0)</u></td></tr>
<tr><th id="1617">1617</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_OP_ADD" data-ref="_M/R300_VPI_OUT_OP_ADD">R300_VPI_OUT_OP_ADD</dfn>                     (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="1618">1618</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_OP_MAD" data-ref="_M/R300_VPI_OUT_OP_MAD">R300_VPI_OUT_OP_MAD</dfn>                     (4 &lt;&lt; 0)</u></td></tr>
<tr><th id="1619">1619</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_OP_DST" data-ref="_M/R300_VPI_OUT_OP_DST">R300_VPI_OUT_OP_DST</dfn>                     (5 &lt;&lt; 0)</u></td></tr>
<tr><th id="1620">1620</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_OP_FRC" data-ref="_M/R300_VPI_OUT_OP_FRC">R300_VPI_OUT_OP_FRC</dfn>                     (6 &lt;&lt; 0)</u></td></tr>
<tr><th id="1621">1621</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_OP_MAX" data-ref="_M/R300_VPI_OUT_OP_MAX">R300_VPI_OUT_OP_MAX</dfn>                     (7 &lt;&lt; 0)</u></td></tr>
<tr><th id="1622">1622</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_OP_MIN" data-ref="_M/R300_VPI_OUT_OP_MIN">R300_VPI_OUT_OP_MIN</dfn>                     (8 &lt;&lt; 0)</u></td></tr>
<tr><th id="1623">1623</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_OP_SGE" data-ref="_M/R300_VPI_OUT_OP_SGE">R300_VPI_OUT_OP_SGE</dfn>                     (9 &lt;&lt; 0)</u></td></tr>
<tr><th id="1624">1624</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_OP_SLT" data-ref="_M/R300_VPI_OUT_OP_SLT">R300_VPI_OUT_OP_SLT</dfn>                     (10 &lt;&lt; 0)</u></td></tr>
<tr><th id="1625">1625</th><td>	<i>/* Used in GL_POINT_DISTANCE_ATTENUATION_ARB, vector(scalar, vector) */</i></td></tr>
<tr><th id="1626">1626</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_OP_UNK12" data-ref="_M/R300_VPI_OUT_OP_UNK12">R300_VPI_OUT_OP_UNK12</dfn>                   (12 &lt;&lt; 0)</u></td></tr>
<tr><th id="1627">1627</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_OP_ARL" data-ref="_M/R300_VPI_OUT_OP_ARL">R300_VPI_OUT_OP_ARL</dfn>                     (13 &lt;&lt; 0)</u></td></tr>
<tr><th id="1628">1628</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_OP_EXP" data-ref="_M/R300_VPI_OUT_OP_EXP">R300_VPI_OUT_OP_EXP</dfn>                     (65 &lt;&lt; 0)</u></td></tr>
<tr><th id="1629">1629</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_OP_LOG" data-ref="_M/R300_VPI_OUT_OP_LOG">R300_VPI_OUT_OP_LOG</dfn>                     (66 &lt;&lt; 0)</u></td></tr>
<tr><th id="1630">1630</th><td>	<i>/* Used in fog computations, scalar(scalar) */</i></td></tr>
<tr><th id="1631">1631</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_OP_UNK67" data-ref="_M/R300_VPI_OUT_OP_UNK67">R300_VPI_OUT_OP_UNK67</dfn>                   (67 &lt;&lt; 0)</u></td></tr>
<tr><th id="1632">1632</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_OP_LIT" data-ref="_M/R300_VPI_OUT_OP_LIT">R300_VPI_OUT_OP_LIT</dfn>                     (68 &lt;&lt; 0)</u></td></tr>
<tr><th id="1633">1633</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_OP_POW" data-ref="_M/R300_VPI_OUT_OP_POW">R300_VPI_OUT_OP_POW</dfn>                     (69 &lt;&lt; 0)</u></td></tr>
<tr><th id="1634">1634</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_OP_RCP" data-ref="_M/R300_VPI_OUT_OP_RCP">R300_VPI_OUT_OP_RCP</dfn>                     (70 &lt;&lt; 0)</u></td></tr>
<tr><th id="1635">1635</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_OP_RSQ" data-ref="_M/R300_VPI_OUT_OP_RSQ">R300_VPI_OUT_OP_RSQ</dfn>                     (72 &lt;&lt; 0)</u></td></tr>
<tr><th id="1636">1636</th><td>	<i>/* Used in GL_POINT_DISTANCE_ATTENUATION_ARB, scalar(scalar) */</i></td></tr>
<tr><th id="1637">1637</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_OP_UNK73" data-ref="_M/R300_VPI_OUT_OP_UNK73">R300_VPI_OUT_OP_UNK73</dfn>                   (73 &lt;&lt; 0)</u></td></tr>
<tr><th id="1638">1638</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_OP_EX2" data-ref="_M/R300_VPI_OUT_OP_EX2">R300_VPI_OUT_OP_EX2</dfn>                     (75 &lt;&lt; 0)</u></td></tr>
<tr><th id="1639">1639</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_OP_LG2" data-ref="_M/R300_VPI_OUT_OP_LG2">R300_VPI_OUT_OP_LG2</dfn>                     (76 &lt;&lt; 0)</u></td></tr>
<tr><th id="1640">1640</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_OP_MAD_2" data-ref="_M/R300_VPI_OUT_OP_MAD_2">R300_VPI_OUT_OP_MAD_2</dfn>                   (128 &lt;&lt; 0)</u></td></tr>
<tr><th id="1641">1641</th><td>	<i>/* all temps, vector(scalar, vector, vector) */</i></td></tr>
<tr><th id="1642">1642</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_OP_UNK129" data-ref="_M/R300_VPI_OUT_OP_UNK129">R300_VPI_OUT_OP_UNK129</dfn>                  (129 &lt;&lt; 0)</u></td></tr>
<tr><th id="1643">1643</th><td></td></tr>
<tr><th id="1644">1644</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_REG_CLASS_TEMPORARY" data-ref="_M/R300_VPI_OUT_REG_CLASS_TEMPORARY">R300_VPI_OUT_REG_CLASS_TEMPORARY</dfn>        (0 &lt;&lt; 8)</u></td></tr>
<tr><th id="1645">1645</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_REG_CLASS_ADDR" data-ref="_M/R300_VPI_OUT_REG_CLASS_ADDR">R300_VPI_OUT_REG_CLASS_ADDR</dfn>             (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1646">1646</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_REG_CLASS_RESULT" data-ref="_M/R300_VPI_OUT_REG_CLASS_RESULT">R300_VPI_OUT_REG_CLASS_RESULT</dfn>           (2 &lt;&lt; 8)</u></td></tr>
<tr><th id="1647">1647</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_REG_CLASS_MASK" data-ref="_M/R300_VPI_OUT_REG_CLASS_MASK">R300_VPI_OUT_REG_CLASS_MASK</dfn>             (31 &lt;&lt; 8)</u></td></tr>
<tr><th id="1648">1648</th><td></td></tr>
<tr><th id="1649">1649</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_REG_INDEX_SHIFT" data-ref="_M/R300_VPI_OUT_REG_INDEX_SHIFT">R300_VPI_OUT_REG_INDEX_SHIFT</dfn>            13</u></td></tr>
<tr><th id="1650">1650</th><td>	<i>/* GUESS based on fglrx native limits */</i></td></tr>
<tr><th id="1651">1651</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_REG_INDEX_MASK" data-ref="_M/R300_VPI_OUT_REG_INDEX_MASK">R300_VPI_OUT_REG_INDEX_MASK</dfn>             (31 &lt;&lt; 13)</u></td></tr>
<tr><th id="1652">1652</th><td></td></tr>
<tr><th id="1653">1653</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_WRITE_X" data-ref="_M/R300_VPI_OUT_WRITE_X">R300_VPI_OUT_WRITE_X</dfn>                    (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="1654">1654</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_WRITE_Y" data-ref="_M/R300_VPI_OUT_WRITE_Y">R300_VPI_OUT_WRITE_Y</dfn>                    (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="1655">1655</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_WRITE_Z" data-ref="_M/R300_VPI_OUT_WRITE_Z">R300_VPI_OUT_WRITE_Z</dfn>                    (1 &lt;&lt; 22)</u></td></tr>
<tr><th id="1656">1656</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_OUT_WRITE_W" data-ref="_M/R300_VPI_OUT_WRITE_W">R300_VPI_OUT_WRITE_W</dfn>                    (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="1657">1657</th><td></td></tr>
<tr><th id="1658">1658</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_IN_REG_CLASS_TEMPORARY" data-ref="_M/R300_VPI_IN_REG_CLASS_TEMPORARY">R300_VPI_IN_REG_CLASS_TEMPORARY</dfn>         (0 &lt;&lt; 0)</u></td></tr>
<tr><th id="1659">1659</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_IN_REG_CLASS_ATTRIBUTE" data-ref="_M/R300_VPI_IN_REG_CLASS_ATTRIBUTE">R300_VPI_IN_REG_CLASS_ATTRIBUTE</dfn>         (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1660">1660</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_IN_REG_CLASS_PARAMETER" data-ref="_M/R300_VPI_IN_REG_CLASS_PARAMETER">R300_VPI_IN_REG_CLASS_PARAMETER</dfn>         (2 &lt;&lt; 0)</u></td></tr>
<tr><th id="1661">1661</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_IN_REG_CLASS_NONE" data-ref="_M/R300_VPI_IN_REG_CLASS_NONE">R300_VPI_IN_REG_CLASS_NONE</dfn>              (9 &lt;&lt; 0)</u></td></tr>
<tr><th id="1662">1662</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_IN_REG_CLASS_MASK" data-ref="_M/R300_VPI_IN_REG_CLASS_MASK">R300_VPI_IN_REG_CLASS_MASK</dfn>              (31 &lt;&lt; 0)</u></td></tr>
<tr><th id="1663">1663</th><td></td></tr>
<tr><th id="1664">1664</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_IN_REG_INDEX_SHIFT" data-ref="_M/R300_VPI_IN_REG_INDEX_SHIFT">R300_VPI_IN_REG_INDEX_SHIFT</dfn>             5</u></td></tr>
<tr><th id="1665">1665</th><td>	<i>/* GUESS based on fglrx native limits */</i></td></tr>
<tr><th id="1666">1666</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_IN_REG_INDEX_MASK" data-ref="_M/R300_VPI_IN_REG_INDEX_MASK">R300_VPI_IN_REG_INDEX_MASK</dfn>              (255 &lt;&lt; 5)</u></td></tr>
<tr><th id="1667">1667</th><td></td></tr>
<tr><th id="1668">1668</th><td><i>/* The R300 can select components from the input register arbitrarily.</i></td></tr>
<tr><th id="1669">1669</th><td><i> * Use the following constants, shifted by the component shift you</i></td></tr>
<tr><th id="1670">1670</th><td><i> * want to select</i></td></tr>
<tr><th id="1671">1671</th><td><i> */</i></td></tr>
<tr><th id="1672">1672</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_IN_SELECT_X" data-ref="_M/R300_VPI_IN_SELECT_X">R300_VPI_IN_SELECT_X</dfn>    0</u></td></tr>
<tr><th id="1673">1673</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_IN_SELECT_Y" data-ref="_M/R300_VPI_IN_SELECT_Y">R300_VPI_IN_SELECT_Y</dfn>    1</u></td></tr>
<tr><th id="1674">1674</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_IN_SELECT_Z" data-ref="_M/R300_VPI_IN_SELECT_Z">R300_VPI_IN_SELECT_Z</dfn>    2</u></td></tr>
<tr><th id="1675">1675</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_IN_SELECT_W" data-ref="_M/R300_VPI_IN_SELECT_W">R300_VPI_IN_SELECT_W</dfn>    3</u></td></tr>
<tr><th id="1676">1676</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_IN_SELECT_ZERO" data-ref="_M/R300_VPI_IN_SELECT_ZERO">R300_VPI_IN_SELECT_ZERO</dfn> 4</u></td></tr>
<tr><th id="1677">1677</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_IN_SELECT_ONE" data-ref="_M/R300_VPI_IN_SELECT_ONE">R300_VPI_IN_SELECT_ONE</dfn>  5</u></td></tr>
<tr><th id="1678">1678</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_IN_SELECT_MASK" data-ref="_M/R300_VPI_IN_SELECT_MASK">R300_VPI_IN_SELECT_MASK</dfn> 7</u></td></tr>
<tr><th id="1679">1679</th><td></td></tr>
<tr><th id="1680">1680</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_IN_X_SHIFT" data-ref="_M/R300_VPI_IN_X_SHIFT">R300_VPI_IN_X_SHIFT</dfn>                     13</u></td></tr>
<tr><th id="1681">1681</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_IN_Y_SHIFT" data-ref="_M/R300_VPI_IN_Y_SHIFT">R300_VPI_IN_Y_SHIFT</dfn>                     16</u></td></tr>
<tr><th id="1682">1682</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_IN_Z_SHIFT" data-ref="_M/R300_VPI_IN_Z_SHIFT">R300_VPI_IN_Z_SHIFT</dfn>                     19</u></td></tr>
<tr><th id="1683">1683</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_IN_W_SHIFT" data-ref="_M/R300_VPI_IN_W_SHIFT">R300_VPI_IN_W_SHIFT</dfn>                     22</u></td></tr>
<tr><th id="1684">1684</th><td></td></tr>
<tr><th id="1685">1685</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_IN_NEG_X" data-ref="_M/R300_VPI_IN_NEG_X">R300_VPI_IN_NEG_X</dfn>                       (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="1686">1686</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_IN_NEG_Y" data-ref="_M/R300_VPI_IN_NEG_Y">R300_VPI_IN_NEG_Y</dfn>                       (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="1687">1687</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_IN_NEG_Z" data-ref="_M/R300_VPI_IN_NEG_Z">R300_VPI_IN_NEG_Z</dfn>                       (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="1688">1688</th><td><u>#define <dfn class="macro" id="_M/R300_VPI_IN_NEG_W" data-ref="_M/R300_VPI_IN_NEG_W">R300_VPI_IN_NEG_W</dfn>                       (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="1689">1689</th><td><i>/* END: Vertex program instruction set */</i></td></tr>
<tr><th id="1690">1690</th><td></td></tr>
<tr><th id="1691">1691</th><td><i>/* BEGIN: Packet 3 commands */</i></td></tr>
<tr><th id="1692">1692</th><td></td></tr>
<tr><th id="1693">1693</th><td><i>/* A primitive emission dword. */</i></td></tr>
<tr><th id="1694">1694</th><td><u>#define <dfn class="macro" id="_M/R300_PRIM_TYPE_NONE" data-ref="_M/R300_PRIM_TYPE_NONE">R300_PRIM_TYPE_NONE</dfn>                     (0 &lt;&lt; 0)</u></td></tr>
<tr><th id="1695">1695</th><td><u>#define <dfn class="macro" id="_M/R300_PRIM_TYPE_POINT" data-ref="_M/R300_PRIM_TYPE_POINT">R300_PRIM_TYPE_POINT</dfn>                    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1696">1696</th><td><u>#define <dfn class="macro" id="_M/R300_PRIM_TYPE_LINE" data-ref="_M/R300_PRIM_TYPE_LINE">R300_PRIM_TYPE_LINE</dfn>                     (2 &lt;&lt; 0)</u></td></tr>
<tr><th id="1697">1697</th><td><u>#define <dfn class="macro" id="_M/R300_PRIM_TYPE_LINE_STRIP" data-ref="_M/R300_PRIM_TYPE_LINE_STRIP">R300_PRIM_TYPE_LINE_STRIP</dfn>               (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="1698">1698</th><td><u>#define <dfn class="macro" id="_M/R300_PRIM_TYPE_TRI_LIST" data-ref="_M/R300_PRIM_TYPE_TRI_LIST">R300_PRIM_TYPE_TRI_LIST</dfn>                 (4 &lt;&lt; 0)</u></td></tr>
<tr><th id="1699">1699</th><td><u>#define <dfn class="macro" id="_M/R300_PRIM_TYPE_TRI_FAN" data-ref="_M/R300_PRIM_TYPE_TRI_FAN">R300_PRIM_TYPE_TRI_FAN</dfn>                  (5 &lt;&lt; 0)</u></td></tr>
<tr><th id="1700">1700</th><td><u>#define <dfn class="macro" id="_M/R300_PRIM_TYPE_TRI_STRIP" data-ref="_M/R300_PRIM_TYPE_TRI_STRIP">R300_PRIM_TYPE_TRI_STRIP</dfn>                (6 &lt;&lt; 0)</u></td></tr>
<tr><th id="1701">1701</th><td><u>#define <dfn class="macro" id="_M/R300_PRIM_TYPE_TRI_TYPE2" data-ref="_M/R300_PRIM_TYPE_TRI_TYPE2">R300_PRIM_TYPE_TRI_TYPE2</dfn>                (7 &lt;&lt; 0)</u></td></tr>
<tr><th id="1702">1702</th><td><u>#define <dfn class="macro" id="_M/R300_PRIM_TYPE_RECT_LIST" data-ref="_M/R300_PRIM_TYPE_RECT_LIST">R300_PRIM_TYPE_RECT_LIST</dfn>                (8 &lt;&lt; 0)</u></td></tr>
<tr><th id="1703">1703</th><td><u>#define <dfn class="macro" id="_M/R300_PRIM_TYPE_3VRT_POINT_LIST" data-ref="_M/R300_PRIM_TYPE_3VRT_POINT_LIST">R300_PRIM_TYPE_3VRT_POINT_LIST</dfn>          (9 &lt;&lt; 0)</u></td></tr>
<tr><th id="1704">1704</th><td><u>#define <dfn class="macro" id="_M/R300_PRIM_TYPE_3VRT_LINE_LIST" data-ref="_M/R300_PRIM_TYPE_3VRT_LINE_LIST">R300_PRIM_TYPE_3VRT_LINE_LIST</dfn>           (10 &lt;&lt; 0)</u></td></tr>
<tr><th id="1705">1705</th><td>	<i>/* GUESS (based on r200) */</i></td></tr>
<tr><th id="1706">1706</th><td><u>#define <dfn class="macro" id="_M/R300_PRIM_TYPE_POINT_SPRITES" data-ref="_M/R300_PRIM_TYPE_POINT_SPRITES">R300_PRIM_TYPE_POINT_SPRITES</dfn>            (11 &lt;&lt; 0)</u></td></tr>
<tr><th id="1707">1707</th><td><u>#define <dfn class="macro" id="_M/R300_PRIM_TYPE_LINE_LOOP" data-ref="_M/R300_PRIM_TYPE_LINE_LOOP">R300_PRIM_TYPE_LINE_LOOP</dfn>                (12 &lt;&lt; 0)</u></td></tr>
<tr><th id="1708">1708</th><td><u>#define <dfn class="macro" id="_M/R300_PRIM_TYPE_QUADS" data-ref="_M/R300_PRIM_TYPE_QUADS">R300_PRIM_TYPE_QUADS</dfn>                    (13 &lt;&lt; 0)</u></td></tr>
<tr><th id="1709">1709</th><td><u>#define <dfn class="macro" id="_M/R300_PRIM_TYPE_QUAD_STRIP" data-ref="_M/R300_PRIM_TYPE_QUAD_STRIP">R300_PRIM_TYPE_QUAD_STRIP</dfn>               (14 &lt;&lt; 0)</u></td></tr>
<tr><th id="1710">1710</th><td><u>#define <dfn class="macro" id="_M/R300_PRIM_TYPE_POLYGON" data-ref="_M/R300_PRIM_TYPE_POLYGON">R300_PRIM_TYPE_POLYGON</dfn>                  (15 &lt;&lt; 0)</u></td></tr>
<tr><th id="1711">1711</th><td><u>#define <dfn class="macro" id="_M/R300_PRIM_TYPE_MASK" data-ref="_M/R300_PRIM_TYPE_MASK">R300_PRIM_TYPE_MASK</dfn>                     0xF</u></td></tr>
<tr><th id="1712">1712</th><td><u>#define <dfn class="macro" id="_M/R300_PRIM_WALK_IND" data-ref="_M/R300_PRIM_WALK_IND">R300_PRIM_WALK_IND</dfn>                      (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1713">1713</th><td><u>#define <dfn class="macro" id="_M/R300_PRIM_WALK_LIST" data-ref="_M/R300_PRIM_WALK_LIST">R300_PRIM_WALK_LIST</dfn>                     (2 &lt;&lt; 4)</u></td></tr>
<tr><th id="1714">1714</th><td><u>#define <dfn class="macro" id="_M/R300_PRIM_WALK_RING" data-ref="_M/R300_PRIM_WALK_RING">R300_PRIM_WALK_RING</dfn>                     (3 &lt;&lt; 4)</u></td></tr>
<tr><th id="1715">1715</th><td><u>#define <dfn class="macro" id="_M/R300_PRIM_WALK_MASK" data-ref="_M/R300_PRIM_WALK_MASK">R300_PRIM_WALK_MASK</dfn>                     (3 &lt;&lt; 4)</u></td></tr>
<tr><th id="1716">1716</th><td>	<i>/* GUESS (based on r200) */</i></td></tr>
<tr><th id="1717">1717</th><td><u>#define <dfn class="macro" id="_M/R300_PRIM_COLOR_ORDER_BGRA" data-ref="_M/R300_PRIM_COLOR_ORDER_BGRA">R300_PRIM_COLOR_ORDER_BGRA</dfn>              (0 &lt;&lt; 6)</u></td></tr>
<tr><th id="1718">1718</th><td><u>#define <dfn class="macro" id="_M/R300_PRIM_COLOR_ORDER_RGBA" data-ref="_M/R300_PRIM_COLOR_ORDER_RGBA">R300_PRIM_COLOR_ORDER_RGBA</dfn>              (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="1719">1719</th><td><u>#define <dfn class="macro" id="_M/R300_PRIM_NUM_VERTICES_SHIFT" data-ref="_M/R300_PRIM_NUM_VERTICES_SHIFT">R300_PRIM_NUM_VERTICES_SHIFT</dfn>            16</u></td></tr>
<tr><th id="1720">1720</th><td><u>#define <dfn class="macro" id="_M/R300_PRIM_NUM_VERTICES_MASK" data-ref="_M/R300_PRIM_NUM_VERTICES_MASK">R300_PRIM_NUM_VERTICES_MASK</dfn>             0xffff</u></td></tr>
<tr><th id="1721">1721</th><td></td></tr>
<tr><th id="1722">1722</th><td><i>/* Draw a primitive from vertex data in arrays loaded via 3D_LOAD_VBPNTR.</i></td></tr>
<tr><th id="1723">1723</th><td><i> * Two parameter dwords:</i></td></tr>
<tr><th id="1724">1724</th><td><i> * 0. The first parameter appears to be always 0</i></td></tr>
<tr><th id="1725">1725</th><td><i> * 1. The second parameter is a standard primitive emission dword.</i></td></tr>
<tr><th id="1726">1726</th><td><i> */</i></td></tr>
<tr><th id="1727">1727</th><td><u>#define <dfn class="macro" id="_M/R300_PACKET3_3D_DRAW_VBUF" data-ref="_M/R300_PACKET3_3D_DRAW_VBUF">R300_PACKET3_3D_DRAW_VBUF</dfn>           0x00002800</u></td></tr>
<tr><th id="1728">1728</th><td></td></tr>
<tr><th id="1729">1729</th><td><i>/* Specify the full set of vertex arrays as (address, stride).</i></td></tr>
<tr><th id="1730">1730</th><td><i> * The first parameter is the number of vertex arrays specified.</i></td></tr>
<tr><th id="1731">1731</th><td><i> * The rest of the command is a variable length list of blocks, where</i></td></tr>
<tr><th id="1732">1732</th><td><i> * each block is three dwords long and specifies two arrays.</i></td></tr>
<tr><th id="1733">1733</th><td><i> * The first dword of a block is split into two words, the lower significant</i></td></tr>
<tr><th id="1734">1734</th><td><i> * word refers to the first array, the more significant word to the second</i></td></tr>
<tr><th id="1735">1735</th><td><i> * array in the block.</i></td></tr>
<tr><th id="1736">1736</th><td><i> * The low byte of each word contains the size of an array entry in dwords,</i></td></tr>
<tr><th id="1737">1737</th><td><i> * the high byte contains the stride of the array.</i></td></tr>
<tr><th id="1738">1738</th><td><i> * The second dword of a block contains the pointer to the first array,</i></td></tr>
<tr><th id="1739">1739</th><td><i> * the third dword of a block contains the pointer to the second array.</i></td></tr>
<tr><th id="1740">1740</th><td><i> * Note that if the total number of arrays is odd, the third dword of</i></td></tr>
<tr><th id="1741">1741</th><td><i> * the last block is omitted.</i></td></tr>
<tr><th id="1742">1742</th><td><i> */</i></td></tr>
<tr><th id="1743">1743</th><td><u>#define <dfn class="macro" id="_M/R300_PACKET3_3D_LOAD_VBPNTR" data-ref="_M/R300_PACKET3_3D_LOAD_VBPNTR">R300_PACKET3_3D_LOAD_VBPNTR</dfn>         0x00002F00</u></td></tr>
<tr><th id="1744">1744</th><td></td></tr>
<tr><th id="1745">1745</th><td><u>#define <dfn class="macro" id="_M/R300_PACKET3_INDX_BUFFER" data-ref="_M/R300_PACKET3_INDX_BUFFER">R300_PACKET3_INDX_BUFFER</dfn>            0x00003300</u></td></tr>
<tr><th id="1746">1746</th><td><u>#    define <dfn class="macro" id="_M/R300_EB_UNK1_SHIFT" data-ref="_M/R300_EB_UNK1_SHIFT">R300_EB_UNK1_SHIFT</dfn>                      24</u></td></tr>
<tr><th id="1747">1747</th><td><u>#    define <dfn class="macro" id="_M/R300_EB_UNK1" data-ref="_M/R300_EB_UNK1">R300_EB_UNK1</dfn>                    (0x80&lt;&lt;24)</u></td></tr>
<tr><th id="1748">1748</th><td><u>#    define <dfn class="macro" id="_M/R300_EB_UNK2" data-ref="_M/R300_EB_UNK2">R300_EB_UNK2</dfn>                        0x0810</u></td></tr>
<tr><th id="1749">1749</th><td><u>#define <dfn class="macro" id="_M/R300_PACKET3_3D_DRAW_VBUF_2" data-ref="_M/R300_PACKET3_3D_DRAW_VBUF_2">R300_PACKET3_3D_DRAW_VBUF_2</dfn>         0x00003400</u></td></tr>
<tr><th id="1750">1750</th><td><u>#define <dfn class="macro" id="_M/R300_PACKET3_3D_DRAW_INDX_2" data-ref="_M/R300_PACKET3_3D_DRAW_INDX_2">R300_PACKET3_3D_DRAW_INDX_2</dfn>         0x00003600</u></td></tr>
<tr><th id="1751">1751</th><td></td></tr>
<tr><th id="1752">1752</th><td><i>/* END: Packet 3 commands */</i></td></tr>
<tr><th id="1753">1753</th><td></td></tr>
<tr><th id="1754">1754</th><td></td></tr>
<tr><th id="1755">1755</th><td><i>/* Color formats for 2d packets</i></td></tr>
<tr><th id="1756">1756</th><td><i> */</i></td></tr>
<tr><th id="1757">1757</th><td><u>#define <dfn class="macro" id="_M/R300_CP_COLOR_FORMAT_CI8" data-ref="_M/R300_CP_COLOR_FORMAT_CI8">R300_CP_COLOR_FORMAT_CI8</dfn>	2</u></td></tr>
<tr><th id="1758">1758</th><td><u>#define <dfn class="macro" id="_M/R300_CP_COLOR_FORMAT_ARGB1555" data-ref="_M/R300_CP_COLOR_FORMAT_ARGB1555">R300_CP_COLOR_FORMAT_ARGB1555</dfn>	3</u></td></tr>
<tr><th id="1759">1759</th><td><u>#define <dfn class="macro" id="_M/R300_CP_COLOR_FORMAT_RGB565" data-ref="_M/R300_CP_COLOR_FORMAT_RGB565">R300_CP_COLOR_FORMAT_RGB565</dfn>	4</u></td></tr>
<tr><th id="1760">1760</th><td><u>#define <dfn class="macro" id="_M/R300_CP_COLOR_FORMAT_ARGB8888" data-ref="_M/R300_CP_COLOR_FORMAT_ARGB8888">R300_CP_COLOR_FORMAT_ARGB8888</dfn>	6</u></td></tr>
<tr><th id="1761">1761</th><td><u>#define <dfn class="macro" id="_M/R300_CP_COLOR_FORMAT_RGB332" data-ref="_M/R300_CP_COLOR_FORMAT_RGB332">R300_CP_COLOR_FORMAT_RGB332</dfn>	7</u></td></tr>
<tr><th id="1762">1762</th><td><u>#define <dfn class="macro" id="_M/R300_CP_COLOR_FORMAT_RGB8" data-ref="_M/R300_CP_COLOR_FORMAT_RGB8">R300_CP_COLOR_FORMAT_RGB8</dfn>	9</u></td></tr>
<tr><th id="1763">1763</th><td><u>#define <dfn class="macro" id="_M/R300_CP_COLOR_FORMAT_ARGB4444" data-ref="_M/R300_CP_COLOR_FORMAT_ARGB4444">R300_CP_COLOR_FORMAT_ARGB4444</dfn>	15</u></td></tr>
<tr><th id="1764">1764</th><td></td></tr>
<tr><th id="1765">1765</th><td><i>/*</i></td></tr>
<tr><th id="1766">1766</th><td><i> * CP type-3 packets</i></td></tr>
<tr><th id="1767">1767</th><td><i> */</i></td></tr>
<tr><th id="1768">1768</th><td><u>#define <dfn class="macro" id="_M/R300_CP_CMD_BITBLT_MULTI" data-ref="_M/R300_CP_CMD_BITBLT_MULTI">R300_CP_CMD_BITBLT_MULTI</dfn>	0xC0009B00</u></td></tr>
<tr><th id="1769">1769</th><td></td></tr>
<tr><th id="1770">1770</th><td><u>#define <dfn class="macro" id="_M/R500_VAP_INDEX_OFFSET" data-ref="_M/R500_VAP_INDEX_OFFSET">R500_VAP_INDEX_OFFSET</dfn>		0x208c</u></td></tr>
<tr><th id="1771">1771</th><td></td></tr>
<tr><th id="1772">1772</th><td><u>#define <dfn class="macro" id="_M/R500_GA_US_VECTOR_INDEX" data-ref="_M/R500_GA_US_VECTOR_INDEX">R500_GA_US_VECTOR_INDEX</dfn>         0x4250</u></td></tr>
<tr><th id="1773">1773</th><td><u>#define <dfn class="macro" id="_M/R500_GA_US_VECTOR_DATA" data-ref="_M/R500_GA_US_VECTOR_DATA">R500_GA_US_VECTOR_DATA</dfn>          0x4254</u></td></tr>
<tr><th id="1774">1774</th><td></td></tr>
<tr><th id="1775">1775</th><td><u>#define <dfn class="macro" id="_M/R500_RS_IP_0" data-ref="_M/R500_RS_IP_0">R500_RS_IP_0</dfn>                    0x4074</u></td></tr>
<tr><th id="1776">1776</th><td><u>#define <dfn class="macro" id="_M/R500_RS_INST_0" data-ref="_M/R500_RS_INST_0">R500_RS_INST_0</dfn>                  0x4320</u></td></tr>
<tr><th id="1777">1777</th><td></td></tr>
<tr><th id="1778">1778</th><td><u>#define <dfn class="macro" id="_M/R500_US_CONFIG" data-ref="_M/R500_US_CONFIG">R500_US_CONFIG</dfn>                  0x4600</u></td></tr>
<tr><th id="1779">1779</th><td></td></tr>
<tr><th id="1780">1780</th><td><u>#define <dfn class="macro" id="_M/R500_US_FC_CTRL" data-ref="_M/R500_US_FC_CTRL">R500_US_FC_CTRL</dfn>			0x4624</u></td></tr>
<tr><th id="1781">1781</th><td><u>#define <dfn class="macro" id="_M/R500_US_CODE_ADDR" data-ref="_M/R500_US_CODE_ADDR">R500_US_CODE_ADDR</dfn>		0x4630</u></td></tr>
<tr><th id="1782">1782</th><td></td></tr>
<tr><th id="1783">1783</th><td><u>#define <dfn class="macro" id="_M/R500_RB3D_COLOR_CLEAR_VALUE_AR" data-ref="_M/R500_RB3D_COLOR_CLEAR_VALUE_AR">R500_RB3D_COLOR_CLEAR_VALUE_AR</dfn>  0x46c0</u></td></tr>
<tr><th id="1784">1784</th><td><u>#define <dfn class="macro" id="_M/R500_RB3D_CONSTANT_COLOR_AR" data-ref="_M/R500_RB3D_CONSTANT_COLOR_AR">R500_RB3D_CONSTANT_COLOR_AR</dfn>     0x4ef8</u></td></tr>
<tr><th id="1785">1785</th><td></td></tr>
<tr><th id="1786">1786</th><td><u>#define <dfn class="macro" id="_M/R300_SU_REG_DEST" data-ref="_M/R300_SU_REG_DEST">R300_SU_REG_DEST</dfn>                0x42c8</u></td></tr>
<tr><th id="1787">1787</th><td><u>#define <dfn class="macro" id="_M/RV530_FG_ZBREG_DEST" data-ref="_M/RV530_FG_ZBREG_DEST">RV530_FG_ZBREG_DEST</dfn>             0x4be8</u></td></tr>
<tr><th id="1788">1788</th><td><u>#define <dfn class="macro" id="_M/R300_ZB_ZPASS_DATA" data-ref="_M/R300_ZB_ZPASS_DATA">R300_ZB_ZPASS_DATA</dfn>              0x4f58</u></td></tr>
<tr><th id="1789">1789</th><td><u>#define <dfn class="macro" id="_M/R300_ZB_ZPASS_ADDR" data-ref="_M/R300_ZB_ZPASS_ADDR">R300_ZB_ZPASS_ADDR</dfn>              0x4f5c</u></td></tr>
<tr><th id="1790">1790</th><td></td></tr>
<tr><th id="1791">1791</th><td><u>#<span data-ppcond="29">endif</span> /* _R300_REG_H */</u></td></tr>
<tr><th id="1792">1792</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='radeon_agp.c.html'>netbsd/sys/external/bsd/drm2/dist/drm/radeon/radeon_agp.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
