$date
	Wed Nov 16 10:34:50 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! reset $end
$var wire 1 " push $end
$var wire 7 # output_n [6:0] $end
$var wire 1 $ input_1 $end
$var wire 1 % enable $end
$var wire 1 & clk $end
$scope module c1 $end
$var wire 1 ! reset $end
$var wire 1 $ input_1 $end
$var wire 1 % enable $end
$var wire 1 & clk $end
$var reg 7 ' output_n [6:0] $end
$var reg 1 " push $end
$var integer 32 ( count [31:0] $end
$upscope $end
$scope module valores $end
$var reg 1 & clk $end
$var reg 1 % enable $end
$var reg 1 $ input_1 $end
$var reg 1 ! reset $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
bx '
0&
1%
0$
bx #
0"
0!
$end
#1000
bx0xxxxx #
bx0xxxxx '
b1 (
1&
#2000
0&
1$
#3000
bx1xxxxx #
bx1xxxxx '
b10 (
1&
#4000
0&
#5000
bx1x1xxx #
bx1x1xxx '
b11 (
1&
#6000
0&
#7000
b100 (
1&
#8000
0&
#9000
bx1x1x1x #
bx1x1x1x '
b101 (
1&
#10000
0&
#11000
1"
b110 (
1&
#12000
0&
#13000
b11x1x1x #
b11x1x1x '
b0 (
1&
#14000
0&
#15000
0"
b1 (
1&
#16000
0&
#17000
b1111x1x #
b1111x1x '
b10 (
1&
#18000
0&
0$
#19000
b1101x1x #
b1101x1x '
b11 (
1&
#20000
0&
#21000
b110101x #
b110101x '
b100 (
1&
#22000
0&
#23000
b101 (
1&
#24000
0&
#25000
b1101010 #
b1101010 '
b110 (
1&
#26000
0&
1$
#27000
b1101011 #
b1101011 '
b0 (
1&
#28000
0&
#29000
b1 (
1&
#30000
0&
#31000
b10 (
1&
#32000
0&
#33000
b11 (
1&
#34000
0&
#35000
b100 (
1&
#36000
0&
#37000
b101 (
1&
