<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › kernel › cpu › sh4a › pinmux-sh7785.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>pinmux-sh7785.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SH7785 Pinmux</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2008  Magnus Damm</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;cpu/sh7785.h&gt;</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PINMUX_RESERVED</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>

	<span class="n">PINMUX_DATA_BEGIN</span><span class="p">,</span>
	<span class="n">PA7_DATA</span><span class="p">,</span> <span class="n">PA6_DATA</span><span class="p">,</span> <span class="n">PA5_DATA</span><span class="p">,</span> <span class="n">PA4_DATA</span><span class="p">,</span>
	<span class="n">PA3_DATA</span><span class="p">,</span> <span class="n">PA2_DATA</span><span class="p">,</span> <span class="n">PA1_DATA</span><span class="p">,</span> <span class="n">PA0_DATA</span><span class="p">,</span>
	<span class="n">PB7_DATA</span><span class="p">,</span> <span class="n">PB6_DATA</span><span class="p">,</span> <span class="n">PB5_DATA</span><span class="p">,</span> <span class="n">PB4_DATA</span><span class="p">,</span>
	<span class="n">PB3_DATA</span><span class="p">,</span> <span class="n">PB2_DATA</span><span class="p">,</span> <span class="n">PB1_DATA</span><span class="p">,</span> <span class="n">PB0_DATA</span><span class="p">,</span>
	<span class="n">PC7_DATA</span><span class="p">,</span> <span class="n">PC6_DATA</span><span class="p">,</span> <span class="n">PC5_DATA</span><span class="p">,</span> <span class="n">PC4_DATA</span><span class="p">,</span>
	<span class="n">PC3_DATA</span><span class="p">,</span> <span class="n">PC2_DATA</span><span class="p">,</span> <span class="n">PC1_DATA</span><span class="p">,</span> <span class="n">PC0_DATA</span><span class="p">,</span>
	<span class="n">PD7_DATA</span><span class="p">,</span> <span class="n">PD6_DATA</span><span class="p">,</span> <span class="n">PD5_DATA</span><span class="p">,</span> <span class="n">PD4_DATA</span><span class="p">,</span>
	<span class="n">PD3_DATA</span><span class="p">,</span> <span class="n">PD2_DATA</span><span class="p">,</span> <span class="n">PD1_DATA</span><span class="p">,</span> <span class="n">PD0_DATA</span><span class="p">,</span>
	<span class="n">PE5_DATA</span><span class="p">,</span> <span class="n">PE4_DATA</span><span class="p">,</span> <span class="n">PE3_DATA</span><span class="p">,</span> <span class="n">PE2_DATA</span><span class="p">,</span> <span class="n">PE1_DATA</span><span class="p">,</span> <span class="n">PE0_DATA</span><span class="p">,</span>
	<span class="n">PF7_DATA</span><span class="p">,</span> <span class="n">PF6_DATA</span><span class="p">,</span> <span class="n">PF5_DATA</span><span class="p">,</span> <span class="n">PF4_DATA</span><span class="p">,</span>
	<span class="n">PF3_DATA</span><span class="p">,</span> <span class="n">PF2_DATA</span><span class="p">,</span> <span class="n">PF1_DATA</span><span class="p">,</span> <span class="n">PF0_DATA</span><span class="p">,</span>
	<span class="n">PG7_DATA</span><span class="p">,</span> <span class="n">PG6_DATA</span><span class="p">,</span> <span class="n">PG5_DATA</span><span class="p">,</span> <span class="n">PG4_DATA</span><span class="p">,</span>
	<span class="n">PG3_DATA</span><span class="p">,</span> <span class="n">PG2_DATA</span><span class="p">,</span> <span class="n">PG1_DATA</span><span class="p">,</span> <span class="n">PG0_DATA</span><span class="p">,</span>
	<span class="n">PH7_DATA</span><span class="p">,</span> <span class="n">PH6_DATA</span><span class="p">,</span> <span class="n">PH5_DATA</span><span class="p">,</span> <span class="n">PH4_DATA</span><span class="p">,</span>
	<span class="n">PH3_DATA</span><span class="p">,</span> <span class="n">PH2_DATA</span><span class="p">,</span> <span class="n">PH1_DATA</span><span class="p">,</span> <span class="n">PH0_DATA</span><span class="p">,</span>
	<span class="n">PJ7_DATA</span><span class="p">,</span> <span class="n">PJ6_DATA</span><span class="p">,</span> <span class="n">PJ5_DATA</span><span class="p">,</span> <span class="n">PJ4_DATA</span><span class="p">,</span>
	<span class="n">PJ3_DATA</span><span class="p">,</span> <span class="n">PJ2_DATA</span><span class="p">,</span> <span class="n">PJ1_DATA</span><span class="p">,</span> <span class="n">PJ0_DATA</span><span class="p">,</span>
	<span class="n">PK7_DATA</span><span class="p">,</span> <span class="n">PK6_DATA</span><span class="p">,</span> <span class="n">PK5_DATA</span><span class="p">,</span> <span class="n">PK4_DATA</span><span class="p">,</span>
	<span class="n">PK3_DATA</span><span class="p">,</span> <span class="n">PK2_DATA</span><span class="p">,</span> <span class="n">PK1_DATA</span><span class="p">,</span> <span class="n">PK0_DATA</span><span class="p">,</span>
	<span class="n">PL7_DATA</span><span class="p">,</span> <span class="n">PL6_DATA</span><span class="p">,</span> <span class="n">PL5_DATA</span><span class="p">,</span> <span class="n">PL4_DATA</span><span class="p">,</span>
	<span class="n">PL3_DATA</span><span class="p">,</span> <span class="n">PL2_DATA</span><span class="p">,</span> <span class="n">PL1_DATA</span><span class="p">,</span> <span class="n">PL0_DATA</span><span class="p">,</span>
	<span class="n">PM1_DATA</span><span class="p">,</span> <span class="n">PM0_DATA</span><span class="p">,</span>
	<span class="n">PN7_DATA</span><span class="p">,</span> <span class="n">PN6_DATA</span><span class="p">,</span> <span class="n">PN5_DATA</span><span class="p">,</span> <span class="n">PN4_DATA</span><span class="p">,</span>
	<span class="n">PN3_DATA</span><span class="p">,</span> <span class="n">PN2_DATA</span><span class="p">,</span> <span class="n">PN1_DATA</span><span class="p">,</span> <span class="n">PN0_DATA</span><span class="p">,</span>
	<span class="n">PP5_DATA</span><span class="p">,</span> <span class="n">PP4_DATA</span><span class="p">,</span> <span class="n">PP3_DATA</span><span class="p">,</span> <span class="n">PP2_DATA</span><span class="p">,</span> <span class="n">PP1_DATA</span><span class="p">,</span> <span class="n">PP0_DATA</span><span class="p">,</span>
	<span class="n">PQ4_DATA</span><span class="p">,</span> <span class="n">PQ3_DATA</span><span class="p">,</span> <span class="n">PQ2_DATA</span><span class="p">,</span> <span class="n">PQ1_DATA</span><span class="p">,</span> <span class="n">PQ0_DATA</span><span class="p">,</span>
	<span class="n">PR3_DATA</span><span class="p">,</span> <span class="n">PR2_DATA</span><span class="p">,</span> <span class="n">PR1_DATA</span><span class="p">,</span> <span class="n">PR0_DATA</span><span class="p">,</span>
	<span class="n">PINMUX_DATA_END</span><span class="p">,</span>

	<span class="n">PINMUX_INPUT_BEGIN</span><span class="p">,</span>
	<span class="n">PA7_IN</span><span class="p">,</span> <span class="n">PA6_IN</span><span class="p">,</span> <span class="n">PA5_IN</span><span class="p">,</span> <span class="n">PA4_IN</span><span class="p">,</span>
	<span class="n">PA3_IN</span><span class="p">,</span> <span class="n">PA2_IN</span><span class="p">,</span> <span class="n">PA1_IN</span><span class="p">,</span> <span class="n">PA0_IN</span><span class="p">,</span>
	<span class="n">PB7_IN</span><span class="p">,</span> <span class="n">PB6_IN</span><span class="p">,</span> <span class="n">PB5_IN</span><span class="p">,</span> <span class="n">PB4_IN</span><span class="p">,</span>
	<span class="n">PB3_IN</span><span class="p">,</span> <span class="n">PB2_IN</span><span class="p">,</span> <span class="n">PB1_IN</span><span class="p">,</span> <span class="n">PB0_IN</span><span class="p">,</span>
	<span class="n">PC7_IN</span><span class="p">,</span> <span class="n">PC6_IN</span><span class="p">,</span> <span class="n">PC5_IN</span><span class="p">,</span> <span class="n">PC4_IN</span><span class="p">,</span>
	<span class="n">PC3_IN</span><span class="p">,</span> <span class="n">PC2_IN</span><span class="p">,</span> <span class="n">PC1_IN</span><span class="p">,</span> <span class="n">PC0_IN</span><span class="p">,</span>
	<span class="n">PD7_IN</span><span class="p">,</span> <span class="n">PD6_IN</span><span class="p">,</span> <span class="n">PD5_IN</span><span class="p">,</span> <span class="n">PD4_IN</span><span class="p">,</span>
	<span class="n">PD3_IN</span><span class="p">,</span> <span class="n">PD2_IN</span><span class="p">,</span> <span class="n">PD1_IN</span><span class="p">,</span> <span class="n">PD0_IN</span><span class="p">,</span>
	<span class="n">PE5_IN</span><span class="p">,</span> <span class="n">PE4_IN</span><span class="p">,</span> <span class="n">PE3_IN</span><span class="p">,</span> <span class="n">PE2_IN</span><span class="p">,</span> <span class="n">PE1_IN</span><span class="p">,</span> <span class="n">PE0_IN</span><span class="p">,</span>
	<span class="n">PF7_IN</span><span class="p">,</span> <span class="n">PF6_IN</span><span class="p">,</span> <span class="n">PF5_IN</span><span class="p">,</span> <span class="n">PF4_IN</span><span class="p">,</span>
	<span class="n">PF3_IN</span><span class="p">,</span> <span class="n">PF2_IN</span><span class="p">,</span> <span class="n">PF1_IN</span><span class="p">,</span> <span class="n">PF0_IN</span><span class="p">,</span>
	<span class="n">PG7_IN</span><span class="p">,</span> <span class="n">PG6_IN</span><span class="p">,</span> <span class="n">PG5_IN</span><span class="p">,</span> <span class="n">PG4_IN</span><span class="p">,</span>
	<span class="n">PG3_IN</span><span class="p">,</span> <span class="n">PG2_IN</span><span class="p">,</span> <span class="n">PG1_IN</span><span class="p">,</span> <span class="n">PG0_IN</span><span class="p">,</span>
	<span class="n">PH7_IN</span><span class="p">,</span> <span class="n">PH6_IN</span><span class="p">,</span> <span class="n">PH5_IN</span><span class="p">,</span> <span class="n">PH4_IN</span><span class="p">,</span>
	<span class="n">PH3_IN</span><span class="p">,</span> <span class="n">PH2_IN</span><span class="p">,</span> <span class="n">PH1_IN</span><span class="p">,</span> <span class="n">PH0_IN</span><span class="p">,</span>
	<span class="n">PJ7_IN</span><span class="p">,</span> <span class="n">PJ6_IN</span><span class="p">,</span> <span class="n">PJ5_IN</span><span class="p">,</span> <span class="n">PJ4_IN</span><span class="p">,</span>
	<span class="n">PJ3_IN</span><span class="p">,</span> <span class="n">PJ2_IN</span><span class="p">,</span> <span class="n">PJ1_IN</span><span class="p">,</span> <span class="n">PJ0_IN</span><span class="p">,</span>
	<span class="n">PK7_IN</span><span class="p">,</span> <span class="n">PK6_IN</span><span class="p">,</span> <span class="n">PK5_IN</span><span class="p">,</span> <span class="n">PK4_IN</span><span class="p">,</span>
	<span class="n">PK3_IN</span><span class="p">,</span> <span class="n">PK2_IN</span><span class="p">,</span> <span class="n">PK1_IN</span><span class="p">,</span> <span class="n">PK0_IN</span><span class="p">,</span>
	<span class="n">PL7_IN</span><span class="p">,</span> <span class="n">PL6_IN</span><span class="p">,</span> <span class="n">PL5_IN</span><span class="p">,</span> <span class="n">PL4_IN</span><span class="p">,</span>
	<span class="n">PL3_IN</span><span class="p">,</span> <span class="n">PL2_IN</span><span class="p">,</span> <span class="n">PL1_IN</span><span class="p">,</span> <span class="n">PL0_IN</span><span class="p">,</span>
	<span class="n">PM1_IN</span><span class="p">,</span> <span class="n">PM0_IN</span><span class="p">,</span>
	<span class="n">PN7_IN</span><span class="p">,</span> <span class="n">PN6_IN</span><span class="p">,</span> <span class="n">PN5_IN</span><span class="p">,</span> <span class="n">PN4_IN</span><span class="p">,</span>
	<span class="n">PN3_IN</span><span class="p">,</span> <span class="n">PN2_IN</span><span class="p">,</span> <span class="n">PN1_IN</span><span class="p">,</span> <span class="n">PN0_IN</span><span class="p">,</span>
	<span class="n">PP5_IN</span><span class="p">,</span> <span class="n">PP4_IN</span><span class="p">,</span> <span class="n">PP3_IN</span><span class="p">,</span> <span class="n">PP2_IN</span><span class="p">,</span> <span class="n">PP1_IN</span><span class="p">,</span> <span class="n">PP0_IN</span><span class="p">,</span>
	<span class="n">PQ4_IN</span><span class="p">,</span> <span class="n">PQ3_IN</span><span class="p">,</span> <span class="n">PQ2_IN</span><span class="p">,</span> <span class="n">PQ1_IN</span><span class="p">,</span> <span class="n">PQ0_IN</span><span class="p">,</span>
	<span class="n">PR3_IN</span><span class="p">,</span> <span class="n">PR2_IN</span><span class="p">,</span> <span class="n">PR1_IN</span><span class="p">,</span> <span class="n">PR0_IN</span><span class="p">,</span>
	<span class="n">PINMUX_INPUT_END</span><span class="p">,</span>

	<span class="n">PINMUX_INPUT_PULLUP_BEGIN</span><span class="p">,</span>
	<span class="n">PA7_IN_PU</span><span class="p">,</span> <span class="n">PA6_IN_PU</span><span class="p">,</span> <span class="n">PA5_IN_PU</span><span class="p">,</span> <span class="n">PA4_IN_PU</span><span class="p">,</span>
	<span class="n">PA3_IN_PU</span><span class="p">,</span> <span class="n">PA2_IN_PU</span><span class="p">,</span> <span class="n">PA1_IN_PU</span><span class="p">,</span> <span class="n">PA0_IN_PU</span><span class="p">,</span>
	<span class="n">PB7_IN_PU</span><span class="p">,</span> <span class="n">PB6_IN_PU</span><span class="p">,</span> <span class="n">PB5_IN_PU</span><span class="p">,</span> <span class="n">PB4_IN_PU</span><span class="p">,</span>
	<span class="n">PB3_IN_PU</span><span class="p">,</span> <span class="n">PB2_IN_PU</span><span class="p">,</span> <span class="n">PB1_IN_PU</span><span class="p">,</span> <span class="n">PB0_IN_PU</span><span class="p">,</span>
	<span class="n">PC7_IN_PU</span><span class="p">,</span> <span class="n">PC6_IN_PU</span><span class="p">,</span> <span class="n">PC5_IN_PU</span><span class="p">,</span> <span class="n">PC4_IN_PU</span><span class="p">,</span>
	<span class="n">PC3_IN_PU</span><span class="p">,</span> <span class="n">PC2_IN_PU</span><span class="p">,</span> <span class="n">PC1_IN_PU</span><span class="p">,</span> <span class="n">PC0_IN_PU</span><span class="p">,</span>
	<span class="n">PD7_IN_PU</span><span class="p">,</span> <span class="n">PD6_IN_PU</span><span class="p">,</span> <span class="n">PD5_IN_PU</span><span class="p">,</span> <span class="n">PD4_IN_PU</span><span class="p">,</span>
	<span class="n">PD3_IN_PU</span><span class="p">,</span> <span class="n">PD2_IN_PU</span><span class="p">,</span> <span class="n">PD1_IN_PU</span><span class="p">,</span> <span class="n">PD0_IN_PU</span><span class="p">,</span>
	<span class="n">PE5_IN_PU</span><span class="p">,</span> <span class="n">PE4_IN_PU</span><span class="p">,</span> <span class="n">PE3_IN_PU</span><span class="p">,</span> <span class="n">PE2_IN_PU</span><span class="p">,</span> <span class="n">PE1_IN_PU</span><span class="p">,</span> <span class="n">PE0_IN_PU</span><span class="p">,</span>
	<span class="n">PF7_IN_PU</span><span class="p">,</span> <span class="n">PF6_IN_PU</span><span class="p">,</span> <span class="n">PF5_IN_PU</span><span class="p">,</span> <span class="n">PF4_IN_PU</span><span class="p">,</span>
	<span class="n">PF3_IN_PU</span><span class="p">,</span> <span class="n">PF2_IN_PU</span><span class="p">,</span> <span class="n">PF1_IN_PU</span><span class="p">,</span> <span class="n">PF0_IN_PU</span><span class="p">,</span>
	<span class="n">PG7_IN_PU</span><span class="p">,</span> <span class="n">PG6_IN_PU</span><span class="p">,</span> <span class="n">PG5_IN_PU</span><span class="p">,</span> <span class="n">PG4_IN_PU</span><span class="p">,</span>
	<span class="n">PG3_IN_PU</span><span class="p">,</span> <span class="n">PG2_IN_PU</span><span class="p">,</span> <span class="n">PG1_IN_PU</span><span class="p">,</span> <span class="n">PG0_IN_PU</span><span class="p">,</span>
	<span class="n">PH7_IN_PU</span><span class="p">,</span> <span class="n">PH6_IN_PU</span><span class="p">,</span> <span class="n">PH5_IN_PU</span><span class="p">,</span> <span class="n">PH4_IN_PU</span><span class="p">,</span>
	<span class="n">PH3_IN_PU</span><span class="p">,</span> <span class="n">PH2_IN_PU</span><span class="p">,</span> <span class="n">PH1_IN_PU</span><span class="p">,</span> <span class="n">PH0_IN_PU</span><span class="p">,</span>
	<span class="n">PJ7_IN_PU</span><span class="p">,</span> <span class="n">PJ6_IN_PU</span><span class="p">,</span> <span class="n">PJ5_IN_PU</span><span class="p">,</span> <span class="n">PJ4_IN_PU</span><span class="p">,</span>
	<span class="n">PJ3_IN_PU</span><span class="p">,</span> <span class="n">PJ2_IN_PU</span><span class="p">,</span> <span class="n">PJ1_IN_PU</span><span class="p">,</span> <span class="n">PJ0_IN_PU</span><span class="p">,</span>
	<span class="n">PK7_IN_PU</span><span class="p">,</span> <span class="n">PK6_IN_PU</span><span class="p">,</span> <span class="n">PK5_IN_PU</span><span class="p">,</span> <span class="n">PK4_IN_PU</span><span class="p">,</span>
	<span class="n">PK3_IN_PU</span><span class="p">,</span> <span class="n">PK2_IN_PU</span><span class="p">,</span> <span class="n">PK1_IN_PU</span><span class="p">,</span> <span class="n">PK0_IN_PU</span><span class="p">,</span>
	<span class="n">PL7_IN_PU</span><span class="p">,</span> <span class="n">PL6_IN_PU</span><span class="p">,</span> <span class="n">PL5_IN_PU</span><span class="p">,</span> <span class="n">PL4_IN_PU</span><span class="p">,</span>
	<span class="n">PL3_IN_PU</span><span class="p">,</span> <span class="n">PL2_IN_PU</span><span class="p">,</span> <span class="n">PL1_IN_PU</span><span class="p">,</span> <span class="n">PL0_IN_PU</span><span class="p">,</span>
	<span class="n">PM1_IN_PU</span><span class="p">,</span> <span class="n">PM0_IN_PU</span><span class="p">,</span>
	<span class="n">PN7_IN_PU</span><span class="p">,</span> <span class="n">PN6_IN_PU</span><span class="p">,</span> <span class="n">PN5_IN_PU</span><span class="p">,</span> <span class="n">PN4_IN_PU</span><span class="p">,</span>
	<span class="n">PN3_IN_PU</span><span class="p">,</span> <span class="n">PN2_IN_PU</span><span class="p">,</span> <span class="n">PN1_IN_PU</span><span class="p">,</span> <span class="n">PN0_IN_PU</span><span class="p">,</span>
	<span class="n">PP5_IN_PU</span><span class="p">,</span> <span class="n">PP4_IN_PU</span><span class="p">,</span> <span class="n">PP3_IN_PU</span><span class="p">,</span> <span class="n">PP2_IN_PU</span><span class="p">,</span> <span class="n">PP1_IN_PU</span><span class="p">,</span> <span class="n">PP0_IN_PU</span><span class="p">,</span>
	<span class="n">PQ4_IN_PU</span><span class="p">,</span> <span class="n">PQ3_IN_PU</span><span class="p">,</span> <span class="n">PQ2_IN_PU</span><span class="p">,</span> <span class="n">PQ1_IN_PU</span><span class="p">,</span> <span class="n">PQ0_IN_PU</span><span class="p">,</span>
	<span class="n">PR3_IN_PU</span><span class="p">,</span> <span class="n">PR2_IN_PU</span><span class="p">,</span> <span class="n">PR1_IN_PU</span><span class="p">,</span> <span class="n">PR0_IN_PU</span><span class="p">,</span>
	<span class="n">PINMUX_INPUT_PULLUP_END</span><span class="p">,</span>

	<span class="n">PINMUX_OUTPUT_BEGIN</span><span class="p">,</span>
	<span class="n">PA7_OUT</span><span class="p">,</span> <span class="n">PA6_OUT</span><span class="p">,</span> <span class="n">PA5_OUT</span><span class="p">,</span> <span class="n">PA4_OUT</span><span class="p">,</span>
	<span class="n">PA3_OUT</span><span class="p">,</span> <span class="n">PA2_OUT</span><span class="p">,</span> <span class="n">PA1_OUT</span><span class="p">,</span> <span class="n">PA0_OUT</span><span class="p">,</span>
	<span class="n">PB7_OUT</span><span class="p">,</span> <span class="n">PB6_OUT</span><span class="p">,</span> <span class="n">PB5_OUT</span><span class="p">,</span> <span class="n">PB4_OUT</span><span class="p">,</span>
	<span class="n">PB3_OUT</span><span class="p">,</span> <span class="n">PB2_OUT</span><span class="p">,</span> <span class="n">PB1_OUT</span><span class="p">,</span> <span class="n">PB0_OUT</span><span class="p">,</span>
	<span class="n">PC7_OUT</span><span class="p">,</span> <span class="n">PC6_OUT</span><span class="p">,</span> <span class="n">PC5_OUT</span><span class="p">,</span> <span class="n">PC4_OUT</span><span class="p">,</span>
	<span class="n">PC3_OUT</span><span class="p">,</span> <span class="n">PC2_OUT</span><span class="p">,</span> <span class="n">PC1_OUT</span><span class="p">,</span> <span class="n">PC0_OUT</span><span class="p">,</span>
	<span class="n">PD7_OUT</span><span class="p">,</span> <span class="n">PD6_OUT</span><span class="p">,</span> <span class="n">PD5_OUT</span><span class="p">,</span> <span class="n">PD4_OUT</span><span class="p">,</span>
	<span class="n">PD3_OUT</span><span class="p">,</span> <span class="n">PD2_OUT</span><span class="p">,</span> <span class="n">PD1_OUT</span><span class="p">,</span> <span class="n">PD0_OUT</span><span class="p">,</span>
	<span class="n">PE5_OUT</span><span class="p">,</span> <span class="n">PE4_OUT</span><span class="p">,</span> <span class="n">PE3_OUT</span><span class="p">,</span> <span class="n">PE2_OUT</span><span class="p">,</span> <span class="n">PE1_OUT</span><span class="p">,</span> <span class="n">PE0_OUT</span><span class="p">,</span>
	<span class="n">PF7_OUT</span><span class="p">,</span> <span class="n">PF6_OUT</span><span class="p">,</span> <span class="n">PF5_OUT</span><span class="p">,</span> <span class="n">PF4_OUT</span><span class="p">,</span>
	<span class="n">PF3_OUT</span><span class="p">,</span> <span class="n">PF2_OUT</span><span class="p">,</span> <span class="n">PF1_OUT</span><span class="p">,</span> <span class="n">PF0_OUT</span><span class="p">,</span>
	<span class="n">PG7_OUT</span><span class="p">,</span> <span class="n">PG6_OUT</span><span class="p">,</span> <span class="n">PG5_OUT</span><span class="p">,</span> <span class="n">PG4_OUT</span><span class="p">,</span>
	<span class="n">PG3_OUT</span><span class="p">,</span> <span class="n">PG2_OUT</span><span class="p">,</span> <span class="n">PG1_OUT</span><span class="p">,</span> <span class="n">PG0_OUT</span><span class="p">,</span>
	<span class="n">PH7_OUT</span><span class="p">,</span> <span class="n">PH6_OUT</span><span class="p">,</span> <span class="n">PH5_OUT</span><span class="p">,</span> <span class="n">PH4_OUT</span><span class="p">,</span>
	<span class="n">PH3_OUT</span><span class="p">,</span> <span class="n">PH2_OUT</span><span class="p">,</span> <span class="n">PH1_OUT</span><span class="p">,</span> <span class="n">PH0_OUT</span><span class="p">,</span>
	<span class="n">PJ7_OUT</span><span class="p">,</span> <span class="n">PJ6_OUT</span><span class="p">,</span> <span class="n">PJ5_OUT</span><span class="p">,</span> <span class="n">PJ4_OUT</span><span class="p">,</span>
	<span class="n">PJ3_OUT</span><span class="p">,</span> <span class="n">PJ2_OUT</span><span class="p">,</span> <span class="n">PJ1_OUT</span><span class="p">,</span> <span class="n">PJ0_OUT</span><span class="p">,</span>
	<span class="n">PK7_OUT</span><span class="p">,</span> <span class="n">PK6_OUT</span><span class="p">,</span> <span class="n">PK5_OUT</span><span class="p">,</span> <span class="n">PK4_OUT</span><span class="p">,</span>
	<span class="n">PK3_OUT</span><span class="p">,</span> <span class="n">PK2_OUT</span><span class="p">,</span> <span class="n">PK1_OUT</span><span class="p">,</span> <span class="n">PK0_OUT</span><span class="p">,</span>
	<span class="n">PL7_OUT</span><span class="p">,</span> <span class="n">PL6_OUT</span><span class="p">,</span> <span class="n">PL5_OUT</span><span class="p">,</span> <span class="n">PL4_OUT</span><span class="p">,</span>
	<span class="n">PL3_OUT</span><span class="p">,</span> <span class="n">PL2_OUT</span><span class="p">,</span> <span class="n">PL1_OUT</span><span class="p">,</span> <span class="n">PL0_OUT</span><span class="p">,</span>
	<span class="n">PM1_OUT</span><span class="p">,</span> <span class="n">PM0_OUT</span><span class="p">,</span>
	<span class="n">PN7_OUT</span><span class="p">,</span> <span class="n">PN6_OUT</span><span class="p">,</span> <span class="n">PN5_OUT</span><span class="p">,</span> <span class="n">PN4_OUT</span><span class="p">,</span>
	<span class="n">PN3_OUT</span><span class="p">,</span> <span class="n">PN2_OUT</span><span class="p">,</span> <span class="n">PN1_OUT</span><span class="p">,</span> <span class="n">PN0_OUT</span><span class="p">,</span>
	<span class="n">PP5_OUT</span><span class="p">,</span> <span class="n">PP4_OUT</span><span class="p">,</span> <span class="n">PP3_OUT</span><span class="p">,</span> <span class="n">PP2_OUT</span><span class="p">,</span> <span class="n">PP1_OUT</span><span class="p">,</span> <span class="n">PP0_OUT</span><span class="p">,</span>
	<span class="n">PQ4_OUT</span><span class="p">,</span> <span class="n">PQ3_OUT</span><span class="p">,</span> <span class="n">PQ2_OUT</span><span class="p">,</span> <span class="n">PQ1_OUT</span><span class="p">,</span> <span class="n">PQ0_OUT</span><span class="p">,</span>
	<span class="n">PR3_OUT</span><span class="p">,</span> <span class="n">PR2_OUT</span><span class="p">,</span> <span class="n">PR1_OUT</span><span class="p">,</span> <span class="n">PR0_OUT</span><span class="p">,</span>
	<span class="n">PINMUX_OUTPUT_END</span><span class="p">,</span>

	<span class="n">PINMUX_FUNCTION_BEGIN</span><span class="p">,</span>
	<span class="n">PA7_FN</span><span class="p">,</span> <span class="n">PA6_FN</span><span class="p">,</span> <span class="n">PA5_FN</span><span class="p">,</span> <span class="n">PA4_FN</span><span class="p">,</span>
	<span class="n">PA3_FN</span><span class="p">,</span> <span class="n">PA2_FN</span><span class="p">,</span> <span class="n">PA1_FN</span><span class="p">,</span> <span class="n">PA0_FN</span><span class="p">,</span>
	<span class="n">PB7_FN</span><span class="p">,</span> <span class="n">PB6_FN</span><span class="p">,</span> <span class="n">PB5_FN</span><span class="p">,</span> <span class="n">PB4_FN</span><span class="p">,</span>
	<span class="n">PB3_FN</span><span class="p">,</span> <span class="n">PB2_FN</span><span class="p">,</span> <span class="n">PB1_FN</span><span class="p">,</span> <span class="n">PB0_FN</span><span class="p">,</span>
	<span class="n">PC7_FN</span><span class="p">,</span> <span class="n">PC6_FN</span><span class="p">,</span> <span class="n">PC5_FN</span><span class="p">,</span> <span class="n">PC4_FN</span><span class="p">,</span>
	<span class="n">PC3_FN</span><span class="p">,</span> <span class="n">PC2_FN</span><span class="p">,</span> <span class="n">PC1_FN</span><span class="p">,</span> <span class="n">PC0_FN</span><span class="p">,</span>
	<span class="n">PD7_FN</span><span class="p">,</span> <span class="n">PD6_FN</span><span class="p">,</span> <span class="n">PD5_FN</span><span class="p">,</span> <span class="n">PD4_FN</span><span class="p">,</span>
	<span class="n">PD3_FN</span><span class="p">,</span> <span class="n">PD2_FN</span><span class="p">,</span> <span class="n">PD1_FN</span><span class="p">,</span> <span class="n">PD0_FN</span><span class="p">,</span>
	<span class="n">PE5_FN</span><span class="p">,</span> <span class="n">PE4_FN</span><span class="p">,</span> <span class="n">PE3_FN</span><span class="p">,</span> <span class="n">PE2_FN</span><span class="p">,</span> <span class="n">PE1_FN</span><span class="p">,</span> <span class="n">PE0_FN</span><span class="p">,</span>
	<span class="n">PF7_FN</span><span class="p">,</span> <span class="n">PF6_FN</span><span class="p">,</span> <span class="n">PF5_FN</span><span class="p">,</span> <span class="n">PF4_FN</span><span class="p">,</span>
	<span class="n">PF3_FN</span><span class="p">,</span> <span class="n">PF2_FN</span><span class="p">,</span> <span class="n">PF1_FN</span><span class="p">,</span> <span class="n">PF0_FN</span><span class="p">,</span>
	<span class="n">PG7_FN</span><span class="p">,</span> <span class="n">PG6_FN</span><span class="p">,</span> <span class="n">PG5_FN</span><span class="p">,</span> <span class="n">PG4_FN</span><span class="p">,</span>
	<span class="n">PG3_FN</span><span class="p">,</span> <span class="n">PG2_FN</span><span class="p">,</span> <span class="n">PG1_FN</span><span class="p">,</span> <span class="n">PG0_FN</span><span class="p">,</span>
	<span class="n">PH7_FN</span><span class="p">,</span> <span class="n">PH6_FN</span><span class="p">,</span> <span class="n">PH5_FN</span><span class="p">,</span> <span class="n">PH4_FN</span><span class="p">,</span>
	<span class="n">PH3_FN</span><span class="p">,</span> <span class="n">PH2_FN</span><span class="p">,</span> <span class="n">PH1_FN</span><span class="p">,</span> <span class="n">PH0_FN</span><span class="p">,</span>
	<span class="n">PJ7_FN</span><span class="p">,</span> <span class="n">PJ6_FN</span><span class="p">,</span> <span class="n">PJ5_FN</span><span class="p">,</span> <span class="n">PJ4_FN</span><span class="p">,</span>
	<span class="n">PJ3_FN</span><span class="p">,</span> <span class="n">PJ2_FN</span><span class="p">,</span> <span class="n">PJ1_FN</span><span class="p">,</span> <span class="n">PJ0_FN</span><span class="p">,</span>
	<span class="n">PK7_FN</span><span class="p">,</span> <span class="n">PK6_FN</span><span class="p">,</span> <span class="n">PK5_FN</span><span class="p">,</span> <span class="n">PK4_FN</span><span class="p">,</span>
	<span class="n">PK3_FN</span><span class="p">,</span> <span class="n">PK2_FN</span><span class="p">,</span> <span class="n">PK1_FN</span><span class="p">,</span> <span class="n">PK0_FN</span><span class="p">,</span>
	<span class="n">PL7_FN</span><span class="p">,</span> <span class="n">PL6_FN</span><span class="p">,</span> <span class="n">PL5_FN</span><span class="p">,</span> <span class="n">PL4_FN</span><span class="p">,</span>
	<span class="n">PL3_FN</span><span class="p">,</span> <span class="n">PL2_FN</span><span class="p">,</span> <span class="n">PL1_FN</span><span class="p">,</span> <span class="n">PL0_FN</span><span class="p">,</span>
	<span class="n">PM1_FN</span><span class="p">,</span> <span class="n">PM0_FN</span><span class="p">,</span>
	<span class="n">PN7_FN</span><span class="p">,</span> <span class="n">PN6_FN</span><span class="p">,</span> <span class="n">PN5_FN</span><span class="p">,</span> <span class="n">PN4_FN</span><span class="p">,</span>
	<span class="n">PN3_FN</span><span class="p">,</span> <span class="n">PN2_FN</span><span class="p">,</span> <span class="n">PN1_FN</span><span class="p">,</span> <span class="n">PN0_FN</span><span class="p">,</span>
	<span class="n">PP5_FN</span><span class="p">,</span> <span class="n">PP4_FN</span><span class="p">,</span> <span class="n">PP3_FN</span><span class="p">,</span> <span class="n">PP2_FN</span><span class="p">,</span> <span class="n">PP1_FN</span><span class="p">,</span> <span class="n">PP0_FN</span><span class="p">,</span>
	<span class="n">PQ4_FN</span><span class="p">,</span> <span class="n">PQ3_FN</span><span class="p">,</span> <span class="n">PQ2_FN</span><span class="p">,</span> <span class="n">PQ1_FN</span><span class="p">,</span> <span class="n">PQ0_FN</span><span class="p">,</span>
	<span class="n">PR3_FN</span><span class="p">,</span> <span class="n">PR2_FN</span><span class="p">,</span> <span class="n">PR1_FN</span><span class="p">,</span> <span class="n">PR0_FN</span><span class="p">,</span>
	<span class="n">P1MSEL15_0</span><span class="p">,</span> <span class="n">P1MSEL15_1</span><span class="p">,</span>
	<span class="n">P1MSEL14_0</span><span class="p">,</span> <span class="n">P1MSEL14_1</span><span class="p">,</span>
	<span class="n">P1MSEL13_0</span><span class="p">,</span> <span class="n">P1MSEL13_1</span><span class="p">,</span>
	<span class="n">P1MSEL12_0</span><span class="p">,</span> <span class="n">P1MSEL12_1</span><span class="p">,</span>
	<span class="n">P1MSEL11_0</span><span class="p">,</span> <span class="n">P1MSEL11_1</span><span class="p">,</span>
	<span class="n">P1MSEL10_0</span><span class="p">,</span> <span class="n">P1MSEL10_1</span><span class="p">,</span>
	<span class="n">P1MSEL9_0</span><span class="p">,</span> <span class="n">P1MSEL9_1</span><span class="p">,</span>
	<span class="n">P1MSEL8_0</span><span class="p">,</span> <span class="n">P1MSEL8_1</span><span class="p">,</span>
	<span class="n">P1MSEL7_0</span><span class="p">,</span> <span class="n">P1MSEL7_1</span><span class="p">,</span>
	<span class="n">P1MSEL6_0</span><span class="p">,</span> <span class="n">P1MSEL6_1</span><span class="p">,</span>
	<span class="n">P1MSEL5_0</span><span class="p">,</span>
	<span class="n">P1MSEL4_0</span><span class="p">,</span> <span class="n">P1MSEL4_1</span><span class="p">,</span>
	<span class="n">P1MSEL3_0</span><span class="p">,</span> <span class="n">P1MSEL3_1</span><span class="p">,</span>
	<span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">P1MSEL2_1</span><span class="p">,</span>
	<span class="n">P1MSEL1_0</span><span class="p">,</span> <span class="n">P1MSEL1_1</span><span class="p">,</span>
	<span class="n">P1MSEL0_0</span><span class="p">,</span> <span class="n">P1MSEL0_1</span><span class="p">,</span>
	<span class="n">P2MSEL2_0</span><span class="p">,</span> <span class="n">P2MSEL2_1</span><span class="p">,</span>
	<span class="n">P2MSEL1_0</span><span class="p">,</span> <span class="n">P2MSEL1_1</span><span class="p">,</span>
	<span class="n">P2MSEL0_0</span><span class="p">,</span> <span class="n">P2MSEL0_1</span><span class="p">,</span>
	<span class="n">PINMUX_FUNCTION_END</span><span class="p">,</span>

	<span class="n">PINMUX_MARK_BEGIN</span><span class="p">,</span>
	<span class="n">D63_AD31_MARK</span><span class="p">,</span>
	<span class="n">D62_AD30_MARK</span><span class="p">,</span>
	<span class="n">D61_AD29_MARK</span><span class="p">,</span>
	<span class="n">D60_AD28_MARK</span><span class="p">,</span>
	<span class="n">D59_AD27_MARK</span><span class="p">,</span>
	<span class="n">D58_AD26_MARK</span><span class="p">,</span>
	<span class="n">D57_AD25_MARK</span><span class="p">,</span>
	<span class="n">D56_AD24_MARK</span><span class="p">,</span>
	<span class="n">D55_AD23_MARK</span><span class="p">,</span>
	<span class="n">D54_AD22_MARK</span><span class="p">,</span>
	<span class="n">D53_AD21_MARK</span><span class="p">,</span>
	<span class="n">D52_AD20_MARK</span><span class="p">,</span>
	<span class="n">D51_AD19_MARK</span><span class="p">,</span>
	<span class="n">D50_AD18_MARK</span><span class="p">,</span>
	<span class="n">D49_AD17_DB5_MARK</span><span class="p">,</span>
	<span class="n">D48_AD16_DB4_MARK</span><span class="p">,</span>
	<span class="n">D47_AD15_DB3_MARK</span><span class="p">,</span>
	<span class="n">D46_AD14_DB2_MARK</span><span class="p">,</span>
	<span class="n">D45_AD13_DB1_MARK</span><span class="p">,</span>
	<span class="n">D44_AD12_DB0_MARK</span><span class="p">,</span>
	<span class="n">D43_AD11_DG5_MARK</span><span class="p">,</span>
	<span class="n">D42_AD10_DG4_MARK</span><span class="p">,</span>
	<span class="n">D41_AD9_DG3_MARK</span><span class="p">,</span>
	<span class="n">D40_AD8_DG2_MARK</span><span class="p">,</span>
	<span class="n">D39_AD7_DG1_MARK</span><span class="p">,</span>
	<span class="n">D38_AD6_DG0_MARK</span><span class="p">,</span>
	<span class="n">D37_AD5_DR5_MARK</span><span class="p">,</span>
	<span class="n">D36_AD4_DR4_MARK</span><span class="p">,</span>
	<span class="n">D35_AD3_DR3_MARK</span><span class="p">,</span>
	<span class="n">D34_AD2_DR2_MARK</span><span class="p">,</span>
	<span class="n">D33_AD1_DR1_MARK</span><span class="p">,</span>
	<span class="n">D32_AD0_DR0_MARK</span><span class="p">,</span>
	<span class="n">REQ1_MARK</span><span class="p">,</span>
	<span class="n">REQ2_MARK</span><span class="p">,</span>
	<span class="n">REQ3_MARK</span><span class="p">,</span>
	<span class="n">GNT1_MARK</span><span class="p">,</span>
	<span class="n">GNT2_MARK</span><span class="p">,</span>
	<span class="n">GNT3_MARK</span><span class="p">,</span>
	<span class="n">MMCCLK_MARK</span><span class="p">,</span>
	<span class="n">D31_MARK</span><span class="p">,</span>
	<span class="n">D30_MARK</span><span class="p">,</span>
	<span class="n">D29_MARK</span><span class="p">,</span>
	<span class="n">D28_MARK</span><span class="p">,</span>
	<span class="n">D27_MARK</span><span class="p">,</span>
	<span class="n">D26_MARK</span><span class="p">,</span>
	<span class="n">D25_MARK</span><span class="p">,</span>
	<span class="n">D24_MARK</span><span class="p">,</span>
	<span class="n">D23_MARK</span><span class="p">,</span>
	<span class="n">D22_MARK</span><span class="p">,</span>
	<span class="n">D21_MARK</span><span class="p">,</span>
	<span class="n">D20_MARK</span><span class="p">,</span>
	<span class="n">D19_MARK</span><span class="p">,</span>
	<span class="n">D18_MARK</span><span class="p">,</span>
	<span class="n">D17_MARK</span><span class="p">,</span>
	<span class="n">D16_MARK</span><span class="p">,</span>
	<span class="n">SCIF1_SCK_MARK</span><span class="p">,</span>
	<span class="n">SCIF1_RXD_MARK</span><span class="p">,</span>
	<span class="n">SCIF1_TXD_MARK</span><span class="p">,</span>
	<span class="n">SCIF0_CTS_MARK</span><span class="p">,</span>
	<span class="n">INTD_MARK</span><span class="p">,</span>
	<span class="n">FCE_MARK</span><span class="p">,</span>
	<span class="n">SCIF0_RTS_MARK</span><span class="p">,</span>
	<span class="n">HSPI_CS_MARK</span><span class="p">,</span>
	<span class="n">FSE_MARK</span><span class="p">,</span>
	<span class="n">SCIF0_SCK_MARK</span><span class="p">,</span>
	<span class="n">HSPI_CLK_MARK</span><span class="p">,</span>
	<span class="n">FRE_MARK</span><span class="p">,</span>
	<span class="n">SCIF0_RXD_MARK</span><span class="p">,</span>
	<span class="n">HSPI_RX_MARK</span><span class="p">,</span>
	<span class="n">FRB_MARK</span><span class="p">,</span>
	<span class="n">SCIF0_TXD_MARK</span><span class="p">,</span>
	<span class="n">HSPI_TX_MARK</span><span class="p">,</span>
	<span class="n">FWE_MARK</span><span class="p">,</span>
	<span class="n">SCIF5_TXD_MARK</span><span class="p">,</span>
	<span class="n">HAC1_SYNC_MARK</span><span class="p">,</span>
	<span class="n">SSI1_WS_MARK</span><span class="p">,</span>
	<span class="n">SIOF_TXD_PJ_MARK</span><span class="p">,</span>
	<span class="n">HAC0_SDOUT_MARK</span><span class="p">,</span>
	<span class="n">SSI0_SDATA_MARK</span><span class="p">,</span>
	<span class="n">SIOF_RXD_PJ_MARK</span><span class="p">,</span>
	<span class="n">HAC0_SDIN_MARK</span><span class="p">,</span>
	<span class="n">SSI0_SCK_MARK</span><span class="p">,</span>
	<span class="n">SIOF_SYNC_PJ_MARK</span><span class="p">,</span>
	<span class="n">HAC0_SYNC_MARK</span><span class="p">,</span>
	<span class="n">SSI0_WS_MARK</span><span class="p">,</span>
	<span class="n">SIOF_MCLK_PJ_MARK</span><span class="p">,</span>
	<span class="n">HAC_RES_MARK</span><span class="p">,</span>
	<span class="n">SIOF_SCK_PJ_MARK</span><span class="p">,</span>
	<span class="n">HAC0_BITCLK_MARK</span><span class="p">,</span>
	<span class="n">SSI0_CLK_MARK</span><span class="p">,</span>
	<span class="n">HAC1_BITCLK_MARK</span><span class="p">,</span>
	<span class="n">SSI1_CLK_MARK</span><span class="p">,</span>
	<span class="n">TCLK_MARK</span><span class="p">,</span>
	<span class="n">IOIS16_MARK</span><span class="p">,</span>
	<span class="n">STATUS0_MARK</span><span class="p">,</span>
	<span class="n">DRAK0_PK3_MARK</span><span class="p">,</span>
	<span class="n">STATUS1_MARK</span><span class="p">,</span>
	<span class="n">DRAK1_PK2_MARK</span><span class="p">,</span>
	<span class="n">DACK2_MARK</span><span class="p">,</span>
	<span class="n">SCIF2_TXD_MARK</span><span class="p">,</span>
	<span class="n">MMCCMD_MARK</span><span class="p">,</span>
	<span class="n">SIOF_TXD_PK_MARK</span><span class="p">,</span>
	<span class="n">DACK3_MARK</span><span class="p">,</span>
	<span class="n">SCIF2_SCK_MARK</span><span class="p">,</span>
	<span class="n">MMCDAT_MARK</span><span class="p">,</span>
	<span class="n">SIOF_SCK_PK_MARK</span><span class="p">,</span>
	<span class="n">DREQ0_MARK</span><span class="p">,</span>
	<span class="n">DREQ1_MARK</span><span class="p">,</span>
	<span class="n">DRAK0_PK1_MARK</span><span class="p">,</span>
	<span class="n">DRAK1_PK0_MARK</span><span class="p">,</span>
	<span class="n">DREQ2_MARK</span><span class="p">,</span>
	<span class="n">INTB_MARK</span><span class="p">,</span>
	<span class="n">DREQ3_MARK</span><span class="p">,</span>
	<span class="n">INTC_MARK</span><span class="p">,</span>
	<span class="n">DRAK2_MARK</span><span class="p">,</span>
	<span class="n">CE2A_MARK</span><span class="p">,</span>
	<span class="n">IRL4_MARK</span><span class="p">,</span>
	<span class="n">FD4_MARK</span><span class="p">,</span>
	<span class="n">IRL5_MARK</span><span class="p">,</span>
	<span class="n">FD5_MARK</span><span class="p">,</span>
	<span class="n">IRL6_MARK</span><span class="p">,</span>
	<span class="n">FD6_MARK</span><span class="p">,</span>
	<span class="n">IRL7_MARK</span><span class="p">,</span>
	<span class="n">FD7_MARK</span><span class="p">,</span>
	<span class="n">DRAK3_MARK</span><span class="p">,</span>
	<span class="n">CE2B_MARK</span><span class="p">,</span>
	<span class="n">BREQ_BSACK_MARK</span><span class="p">,</span>
	<span class="n">BACK_BSREQ_MARK</span><span class="p">,</span>
	<span class="n">SCIF5_RXD_MARK</span><span class="p">,</span>
	<span class="n">HAC1_SDIN_MARK</span><span class="p">,</span>
	<span class="n">SSI1_SCK_MARK</span><span class="p">,</span>
	<span class="n">SCIF5_SCK_MARK</span><span class="p">,</span>
	<span class="n">HAC1_SDOUT_MARK</span><span class="p">,</span>
	<span class="n">SSI1_SDATA_MARK</span><span class="p">,</span>
	<span class="n">SCIF3_TXD_MARK</span><span class="p">,</span>
	<span class="n">FCLE_MARK</span><span class="p">,</span>
	<span class="n">SCIF3_RXD_MARK</span><span class="p">,</span>
	<span class="n">FALE_MARK</span><span class="p">,</span>
	<span class="n">SCIF3_SCK_MARK</span><span class="p">,</span>
	<span class="n">FD0_MARK</span><span class="p">,</span>
	<span class="n">SCIF4_TXD_MARK</span><span class="p">,</span>
	<span class="n">FD1_MARK</span><span class="p">,</span>
	<span class="n">SCIF4_RXD_MARK</span><span class="p">,</span>
	<span class="n">FD2_MARK</span><span class="p">,</span>
	<span class="n">SCIF4_SCK_MARK</span><span class="p">,</span>
	<span class="n">FD3_MARK</span><span class="p">,</span>
	<span class="n">DEVSEL_DCLKOUT_MARK</span><span class="p">,</span>
	<span class="n">STOP_CDE_MARK</span><span class="p">,</span>
	<span class="n">LOCK_ODDF_MARK</span><span class="p">,</span>
	<span class="n">TRDY_DISPL_MARK</span><span class="p">,</span>
	<span class="n">IRDY_HSYNC_MARK</span><span class="p">,</span>
	<span class="n">PCIFRAME_VSYNC_MARK</span><span class="p">,</span>
	<span class="n">INTA_MARK</span><span class="p">,</span>
	<span class="n">GNT0_GNTIN_MARK</span><span class="p">,</span>
	<span class="n">REQ0_REQOUT_MARK</span><span class="p">,</span>
	<span class="n">PERR_MARK</span><span class="p">,</span>
	<span class="n">SERR_MARK</span><span class="p">,</span>
	<span class="n">WE7_CBE3_MARK</span><span class="p">,</span>
	<span class="n">WE6_CBE2_MARK</span><span class="p">,</span>
	<span class="n">WE5_CBE1_MARK</span><span class="p">,</span>
	<span class="n">WE4_CBE0_MARK</span><span class="p">,</span>
	<span class="n">SCIF2_RXD_MARK</span><span class="p">,</span>
	<span class="n">SIOF_RXD_MARK</span><span class="p">,</span>
	<span class="n">MRESETOUT_MARK</span><span class="p">,</span>
	<span class="n">IRQOUT_MARK</span><span class="p">,</span>
	<span class="n">PINMUX_MARK_END</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">pinmux_enum_t</span> <span class="n">pinmux_data</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>

	<span class="cm">/* PA GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA7_DATA</span><span class="p">,</span> <span class="n">PA7_IN</span><span class="p">,</span> <span class="n">PA7_OUT</span><span class="p">,</span> <span class="n">PA7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA6_DATA</span><span class="p">,</span> <span class="n">PA6_IN</span><span class="p">,</span> <span class="n">PA6_OUT</span><span class="p">,</span> <span class="n">PA6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA5_DATA</span><span class="p">,</span> <span class="n">PA5_IN</span><span class="p">,</span> <span class="n">PA5_OUT</span><span class="p">,</span> <span class="n">PA5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA4_DATA</span><span class="p">,</span> <span class="n">PA4_IN</span><span class="p">,</span> <span class="n">PA4_OUT</span><span class="p">,</span> <span class="n">PA4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA3_DATA</span><span class="p">,</span> <span class="n">PA3_IN</span><span class="p">,</span> <span class="n">PA3_OUT</span><span class="p">,</span> <span class="n">PA3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA2_DATA</span><span class="p">,</span> <span class="n">PA2_IN</span><span class="p">,</span> <span class="n">PA2_OUT</span><span class="p">,</span> <span class="n">PA2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA1_DATA</span><span class="p">,</span> <span class="n">PA1_IN</span><span class="p">,</span> <span class="n">PA1_OUT</span><span class="p">,</span> <span class="n">PA1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PA0_DATA</span><span class="p">,</span> <span class="n">PA0_IN</span><span class="p">,</span> <span class="n">PA0_OUT</span><span class="p">,</span> <span class="n">PA0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PB GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB7_DATA</span><span class="p">,</span> <span class="n">PB7_IN</span><span class="p">,</span> <span class="n">PB7_OUT</span><span class="p">,</span> <span class="n">PB7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB6_DATA</span><span class="p">,</span> <span class="n">PB6_IN</span><span class="p">,</span> <span class="n">PB6_OUT</span><span class="p">,</span> <span class="n">PB6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB5_DATA</span><span class="p">,</span> <span class="n">PB5_IN</span><span class="p">,</span> <span class="n">PB5_OUT</span><span class="p">,</span> <span class="n">PB5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB4_DATA</span><span class="p">,</span> <span class="n">PB4_IN</span><span class="p">,</span> <span class="n">PB4_OUT</span><span class="p">,</span> <span class="n">PB4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB3_DATA</span><span class="p">,</span> <span class="n">PB3_IN</span><span class="p">,</span> <span class="n">PB3_OUT</span><span class="p">,</span> <span class="n">PB3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB2_DATA</span><span class="p">,</span> <span class="n">PB2_IN</span><span class="p">,</span> <span class="n">PB2_OUT</span><span class="p">,</span> <span class="n">PB2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB1_DATA</span><span class="p">,</span> <span class="n">PB1_IN</span><span class="p">,</span> <span class="n">PB1_OUT</span><span class="p">,</span> <span class="n">PB1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PB0_DATA</span><span class="p">,</span> <span class="n">PB0_IN</span><span class="p">,</span> <span class="n">PB0_OUT</span><span class="p">,</span> <span class="n">PB0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PC GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC7_DATA</span><span class="p">,</span> <span class="n">PC7_IN</span><span class="p">,</span> <span class="n">PC7_OUT</span><span class="p">,</span> <span class="n">PC7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC6_DATA</span><span class="p">,</span> <span class="n">PC6_IN</span><span class="p">,</span> <span class="n">PC6_OUT</span><span class="p">,</span> <span class="n">PC6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC5_DATA</span><span class="p">,</span> <span class="n">PC5_IN</span><span class="p">,</span> <span class="n">PC5_OUT</span><span class="p">,</span> <span class="n">PC5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC4_DATA</span><span class="p">,</span> <span class="n">PC4_IN</span><span class="p">,</span> <span class="n">PC4_OUT</span><span class="p">,</span> <span class="n">PC4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC3_DATA</span><span class="p">,</span> <span class="n">PC3_IN</span><span class="p">,</span> <span class="n">PC3_OUT</span><span class="p">,</span> <span class="n">PC3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC2_DATA</span><span class="p">,</span> <span class="n">PC2_IN</span><span class="p">,</span> <span class="n">PC2_OUT</span><span class="p">,</span> <span class="n">PC2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC1_DATA</span><span class="p">,</span> <span class="n">PC1_IN</span><span class="p">,</span> <span class="n">PC1_OUT</span><span class="p">,</span> <span class="n">PC1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PC0_DATA</span><span class="p">,</span> <span class="n">PC0_IN</span><span class="p">,</span> <span class="n">PC0_OUT</span><span class="p">,</span> <span class="n">PC0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PD GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD7_DATA</span><span class="p">,</span> <span class="n">PD7_IN</span><span class="p">,</span> <span class="n">PD7_OUT</span><span class="p">,</span> <span class="n">PD7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD6_DATA</span><span class="p">,</span> <span class="n">PD6_IN</span><span class="p">,</span> <span class="n">PD6_OUT</span><span class="p">,</span> <span class="n">PD6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD5_DATA</span><span class="p">,</span> <span class="n">PD5_IN</span><span class="p">,</span> <span class="n">PD5_OUT</span><span class="p">,</span> <span class="n">PD5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD4_DATA</span><span class="p">,</span> <span class="n">PD4_IN</span><span class="p">,</span> <span class="n">PD4_OUT</span><span class="p">,</span> <span class="n">PD4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD3_DATA</span><span class="p">,</span> <span class="n">PD3_IN</span><span class="p">,</span> <span class="n">PD3_OUT</span><span class="p">,</span> <span class="n">PD3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD2_DATA</span><span class="p">,</span> <span class="n">PD2_IN</span><span class="p">,</span> <span class="n">PD2_OUT</span><span class="p">,</span> <span class="n">PD2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD1_DATA</span><span class="p">,</span> <span class="n">PD1_IN</span><span class="p">,</span> <span class="n">PD1_OUT</span><span class="p">,</span> <span class="n">PD1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PD0_DATA</span><span class="p">,</span> <span class="n">PD0_IN</span><span class="p">,</span> <span class="n">PD0_OUT</span><span class="p">,</span> <span class="n">PD0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PE GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE5_DATA</span><span class="p">,</span> <span class="n">PE5_IN</span><span class="p">,</span> <span class="n">PE5_OUT</span><span class="p">,</span> <span class="n">PE5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE4_DATA</span><span class="p">,</span> <span class="n">PE4_IN</span><span class="p">,</span> <span class="n">PE4_OUT</span><span class="p">,</span> <span class="n">PE4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE3_DATA</span><span class="p">,</span> <span class="n">PE3_IN</span><span class="p">,</span> <span class="n">PE3_OUT</span><span class="p">,</span> <span class="n">PE3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE2_DATA</span><span class="p">,</span> <span class="n">PE2_IN</span><span class="p">,</span> <span class="n">PE2_OUT</span><span class="p">,</span> <span class="n">PE2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE1_DATA</span><span class="p">,</span> <span class="n">PE1_IN</span><span class="p">,</span> <span class="n">PE1_OUT</span><span class="p">,</span> <span class="n">PE1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PE0_DATA</span><span class="p">,</span> <span class="n">PE0_IN</span><span class="p">,</span> <span class="n">PE0_OUT</span><span class="p">,</span> <span class="n">PE0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PF GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF7_DATA</span><span class="p">,</span> <span class="n">PF7_IN</span><span class="p">,</span> <span class="n">PF7_OUT</span><span class="p">,</span> <span class="n">PF7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF6_DATA</span><span class="p">,</span> <span class="n">PF6_IN</span><span class="p">,</span> <span class="n">PF6_OUT</span><span class="p">,</span> <span class="n">PF6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF5_DATA</span><span class="p">,</span> <span class="n">PF5_IN</span><span class="p">,</span> <span class="n">PF5_OUT</span><span class="p">,</span> <span class="n">PF5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF4_DATA</span><span class="p">,</span> <span class="n">PF4_IN</span><span class="p">,</span> <span class="n">PF4_OUT</span><span class="p">,</span> <span class="n">PF4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF3_DATA</span><span class="p">,</span> <span class="n">PF3_IN</span><span class="p">,</span> <span class="n">PF3_OUT</span><span class="p">,</span> <span class="n">PF3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF2_DATA</span><span class="p">,</span> <span class="n">PF2_IN</span><span class="p">,</span> <span class="n">PF2_OUT</span><span class="p">,</span> <span class="n">PF2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF1_DATA</span><span class="p">,</span> <span class="n">PF1_IN</span><span class="p">,</span> <span class="n">PF1_OUT</span><span class="p">,</span> <span class="n">PF1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PF0_DATA</span><span class="p">,</span> <span class="n">PF0_IN</span><span class="p">,</span> <span class="n">PF0_OUT</span><span class="p">,</span> <span class="n">PF0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PG GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PG7_DATA</span><span class="p">,</span> <span class="n">PG7_IN</span><span class="p">,</span> <span class="n">PG7_OUT</span><span class="p">,</span> <span class="n">PG7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PG6_DATA</span><span class="p">,</span> <span class="n">PG6_IN</span><span class="p">,</span> <span class="n">PG6_OUT</span><span class="p">,</span> <span class="n">PG6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PG5_DATA</span><span class="p">,</span> <span class="n">PG5_IN</span><span class="p">,</span> <span class="n">PG5_OUT</span><span class="p">,</span> <span class="n">PG5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PG4_DATA</span><span class="p">,</span> <span class="n">PG4_IN</span><span class="p">,</span> <span class="n">PG4_OUT</span><span class="p">,</span> <span class="n">PG4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PG3_DATA</span><span class="p">,</span> <span class="n">PG3_IN</span><span class="p">,</span> <span class="n">PG3_OUT</span><span class="p">,</span> <span class="n">PG3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PG2_DATA</span><span class="p">,</span> <span class="n">PG2_IN</span><span class="p">,</span> <span class="n">PG2_OUT</span><span class="p">,</span> <span class="n">PG2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PG1_DATA</span><span class="p">,</span> <span class="n">PG1_IN</span><span class="p">,</span> <span class="n">PG1_OUT</span><span class="p">,</span> <span class="n">PG1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PG0_DATA</span><span class="p">,</span> <span class="n">PG0_IN</span><span class="p">,</span> <span class="n">PG0_OUT</span><span class="p">,</span> <span class="n">PG0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PH GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PH7_DATA</span><span class="p">,</span> <span class="n">PH7_IN</span><span class="p">,</span> <span class="n">PH7_OUT</span><span class="p">,</span> <span class="n">PH7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PH6_DATA</span><span class="p">,</span> <span class="n">PH6_IN</span><span class="p">,</span> <span class="n">PH6_OUT</span><span class="p">,</span> <span class="n">PH6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PH5_DATA</span><span class="p">,</span> <span class="n">PH5_IN</span><span class="p">,</span> <span class="n">PH5_OUT</span><span class="p">,</span> <span class="n">PH5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PH4_DATA</span><span class="p">,</span> <span class="n">PH4_IN</span><span class="p">,</span> <span class="n">PH4_OUT</span><span class="p">,</span> <span class="n">PH4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PH3_DATA</span><span class="p">,</span> <span class="n">PH3_IN</span><span class="p">,</span> <span class="n">PH3_OUT</span><span class="p">,</span> <span class="n">PH3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PH2_DATA</span><span class="p">,</span> <span class="n">PH2_IN</span><span class="p">,</span> <span class="n">PH2_OUT</span><span class="p">,</span> <span class="n">PH2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PH1_DATA</span><span class="p">,</span> <span class="n">PH1_IN</span><span class="p">,</span> <span class="n">PH1_OUT</span><span class="p">,</span> <span class="n">PH1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PH0_DATA</span><span class="p">,</span> <span class="n">PH0_IN</span><span class="p">,</span> <span class="n">PH0_OUT</span><span class="p">,</span> <span class="n">PH0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PJ GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PJ7_DATA</span><span class="p">,</span> <span class="n">PJ7_IN</span><span class="p">,</span> <span class="n">PJ7_OUT</span><span class="p">,</span> <span class="n">PJ7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PJ6_DATA</span><span class="p">,</span> <span class="n">PJ6_IN</span><span class="p">,</span> <span class="n">PJ6_OUT</span><span class="p">,</span> <span class="n">PJ6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PJ5_DATA</span><span class="p">,</span> <span class="n">PJ5_IN</span><span class="p">,</span> <span class="n">PJ5_OUT</span><span class="p">,</span> <span class="n">PJ5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PJ4_DATA</span><span class="p">,</span> <span class="n">PJ4_IN</span><span class="p">,</span> <span class="n">PJ4_OUT</span><span class="p">,</span> <span class="n">PJ4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PJ3_DATA</span><span class="p">,</span> <span class="n">PJ3_IN</span><span class="p">,</span> <span class="n">PJ3_OUT</span><span class="p">,</span> <span class="n">PJ3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PJ2_DATA</span><span class="p">,</span> <span class="n">PJ2_IN</span><span class="p">,</span> <span class="n">PJ2_OUT</span><span class="p">,</span> <span class="n">PJ2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PJ1_DATA</span><span class="p">,</span> <span class="n">PJ1_IN</span><span class="p">,</span> <span class="n">PJ1_OUT</span><span class="p">,</span> <span class="n">PJ1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PJ0_DATA</span><span class="p">,</span> <span class="n">PJ0_IN</span><span class="p">,</span> <span class="n">PJ0_OUT</span><span class="p">,</span> <span class="n">PJ0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PK GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PK7_DATA</span><span class="p">,</span> <span class="n">PK7_IN</span><span class="p">,</span> <span class="n">PK7_OUT</span><span class="p">,</span> <span class="n">PK7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PK6_DATA</span><span class="p">,</span> <span class="n">PK6_IN</span><span class="p">,</span> <span class="n">PK6_OUT</span><span class="p">,</span> <span class="n">PK6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PK5_DATA</span><span class="p">,</span> <span class="n">PK5_IN</span><span class="p">,</span> <span class="n">PK5_OUT</span><span class="p">,</span> <span class="n">PK5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PK4_DATA</span><span class="p">,</span> <span class="n">PK4_IN</span><span class="p">,</span> <span class="n">PK4_OUT</span><span class="p">,</span> <span class="n">PK4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PK3_DATA</span><span class="p">,</span> <span class="n">PK3_IN</span><span class="p">,</span> <span class="n">PK3_OUT</span><span class="p">,</span> <span class="n">PK3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PK2_DATA</span><span class="p">,</span> <span class="n">PK2_IN</span><span class="p">,</span> <span class="n">PK2_OUT</span><span class="p">,</span> <span class="n">PK2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PK1_DATA</span><span class="p">,</span> <span class="n">PK1_IN</span><span class="p">,</span> <span class="n">PK1_OUT</span><span class="p">,</span> <span class="n">PK1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PK0_DATA</span><span class="p">,</span> <span class="n">PK0_IN</span><span class="p">,</span> <span class="n">PK0_OUT</span><span class="p">,</span> <span class="n">PK0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PL GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PL7_DATA</span><span class="p">,</span> <span class="n">PL7_IN</span><span class="p">,</span> <span class="n">PL7_OUT</span><span class="p">,</span> <span class="n">PL7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PL6_DATA</span><span class="p">,</span> <span class="n">PL6_IN</span><span class="p">,</span> <span class="n">PL6_OUT</span><span class="p">,</span> <span class="n">PL6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PL5_DATA</span><span class="p">,</span> <span class="n">PL5_IN</span><span class="p">,</span> <span class="n">PL5_OUT</span><span class="p">,</span> <span class="n">PL5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PL4_DATA</span><span class="p">,</span> <span class="n">PL4_IN</span><span class="p">,</span> <span class="n">PL4_OUT</span><span class="p">,</span> <span class="n">PL4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PL3_DATA</span><span class="p">,</span> <span class="n">PL3_IN</span><span class="p">,</span> <span class="n">PL3_OUT</span><span class="p">,</span> <span class="n">PL3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PL2_DATA</span><span class="p">,</span> <span class="n">PL2_IN</span><span class="p">,</span> <span class="n">PL2_OUT</span><span class="p">,</span> <span class="n">PL2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PL1_DATA</span><span class="p">,</span> <span class="n">PL1_IN</span><span class="p">,</span> <span class="n">PL1_OUT</span><span class="p">,</span> <span class="n">PL1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PL0_DATA</span><span class="p">,</span> <span class="n">PL0_IN</span><span class="p">,</span> <span class="n">PL0_OUT</span><span class="p">,</span> <span class="n">PL0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PM GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PM1_DATA</span><span class="p">,</span> <span class="n">PM1_IN</span><span class="p">,</span> <span class="n">PM1_OUT</span><span class="p">,</span> <span class="n">PM1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PM0_DATA</span><span class="p">,</span> <span class="n">PM0_IN</span><span class="p">,</span> <span class="n">PM0_OUT</span><span class="p">,</span> <span class="n">PM0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PN GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PN7_DATA</span><span class="p">,</span> <span class="n">PN7_IN</span><span class="p">,</span> <span class="n">PN7_OUT</span><span class="p">,</span> <span class="n">PN7_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PN6_DATA</span><span class="p">,</span> <span class="n">PN6_IN</span><span class="p">,</span> <span class="n">PN6_OUT</span><span class="p">,</span> <span class="n">PN6_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PN5_DATA</span><span class="p">,</span> <span class="n">PN5_IN</span><span class="p">,</span> <span class="n">PN5_OUT</span><span class="p">,</span> <span class="n">PN5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PN4_DATA</span><span class="p">,</span> <span class="n">PN4_IN</span><span class="p">,</span> <span class="n">PN4_OUT</span><span class="p">,</span> <span class="n">PN4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PN3_DATA</span><span class="p">,</span> <span class="n">PN3_IN</span><span class="p">,</span> <span class="n">PN3_OUT</span><span class="p">,</span> <span class="n">PN3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PN2_DATA</span><span class="p">,</span> <span class="n">PN2_IN</span><span class="p">,</span> <span class="n">PN2_OUT</span><span class="p">,</span> <span class="n">PN2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PN1_DATA</span><span class="p">,</span> <span class="n">PN1_IN</span><span class="p">,</span> <span class="n">PN1_OUT</span><span class="p">,</span> <span class="n">PN1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PN0_DATA</span><span class="p">,</span> <span class="n">PN0_IN</span><span class="p">,</span> <span class="n">PN0_OUT</span><span class="p">,</span> <span class="n">PN0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PP GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PP5_DATA</span><span class="p">,</span> <span class="n">PP5_IN</span><span class="p">,</span> <span class="n">PP5_OUT</span><span class="p">,</span> <span class="n">PP5_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PP4_DATA</span><span class="p">,</span> <span class="n">PP4_IN</span><span class="p">,</span> <span class="n">PP4_OUT</span><span class="p">,</span> <span class="n">PP4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PP3_DATA</span><span class="p">,</span> <span class="n">PP3_IN</span><span class="p">,</span> <span class="n">PP3_OUT</span><span class="p">,</span> <span class="n">PP3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PP2_DATA</span><span class="p">,</span> <span class="n">PP2_IN</span><span class="p">,</span> <span class="n">PP2_OUT</span><span class="p">,</span> <span class="n">PP2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PP1_DATA</span><span class="p">,</span> <span class="n">PP1_IN</span><span class="p">,</span> <span class="n">PP1_OUT</span><span class="p">,</span> <span class="n">PP1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PP0_DATA</span><span class="p">,</span> <span class="n">PP0_IN</span><span class="p">,</span> <span class="n">PP0_OUT</span><span class="p">,</span> <span class="n">PP0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PQ GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PQ4_DATA</span><span class="p">,</span> <span class="n">PQ4_IN</span><span class="p">,</span> <span class="n">PQ4_OUT</span><span class="p">,</span> <span class="n">PQ4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PQ3_DATA</span><span class="p">,</span> <span class="n">PQ3_IN</span><span class="p">,</span> <span class="n">PQ3_OUT</span><span class="p">,</span> <span class="n">PQ3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PQ2_DATA</span><span class="p">,</span> <span class="n">PQ2_IN</span><span class="p">,</span> <span class="n">PQ2_OUT</span><span class="p">,</span> <span class="n">PQ2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PQ1_DATA</span><span class="p">,</span> <span class="n">PQ1_IN</span><span class="p">,</span> <span class="n">PQ1_OUT</span><span class="p">,</span> <span class="n">PQ1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PQ0_DATA</span><span class="p">,</span> <span class="n">PQ0_IN</span><span class="p">,</span> <span class="n">PQ0_OUT</span><span class="p">,</span> <span class="n">PQ0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PR GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PR3_DATA</span><span class="p">,</span> <span class="n">PR3_IN</span><span class="p">,</span> <span class="n">PR3_OUT</span><span class="p">,</span> <span class="n">PR3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PR2_DATA</span><span class="p">,</span> <span class="n">PR2_IN</span><span class="p">,</span> <span class="n">PR2_OUT</span><span class="p">,</span> <span class="n">PR2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PR1_DATA</span><span class="p">,</span> <span class="n">PR1_IN</span><span class="p">,</span> <span class="n">PR1_OUT</span><span class="p">,</span> <span class="n">PR1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PR0_DATA</span><span class="p">,</span> <span class="n">PR0_IN</span><span class="p">,</span> <span class="n">PR0_OUT</span><span class="p">,</span> <span class="n">PR0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PA FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D63_AD31_MARK</span><span class="p">,</span> <span class="n">PA7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D62_AD30_MARK</span><span class="p">,</span> <span class="n">PA6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D61_AD29_MARK</span><span class="p">,</span> <span class="n">PA5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D60_AD28_MARK</span><span class="p">,</span> <span class="n">PA4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D59_AD27_MARK</span><span class="p">,</span> <span class="n">PA3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D58_AD26_MARK</span><span class="p">,</span> <span class="n">PA2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D57_AD25_MARK</span><span class="p">,</span> <span class="n">PA1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D56_AD24_MARK</span><span class="p">,</span> <span class="n">PA0_FN</span><span class="p">),</span>

	<span class="cm">/* PB FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D55_AD23_MARK</span><span class="p">,</span> <span class="n">PB7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D54_AD22_MARK</span><span class="p">,</span> <span class="n">PB6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D53_AD21_MARK</span><span class="p">,</span> <span class="n">PB5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D52_AD20_MARK</span><span class="p">,</span> <span class="n">PB4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D51_AD19_MARK</span><span class="p">,</span> <span class="n">PB3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D50_AD18_MARK</span><span class="p">,</span> <span class="n">PB2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D49_AD17_DB5_MARK</span><span class="p">,</span> <span class="n">PB1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D48_AD16_DB4_MARK</span><span class="p">,</span> <span class="n">PB0_FN</span><span class="p">),</span>

	<span class="cm">/* PC FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D47_AD15_DB3_MARK</span><span class="p">,</span> <span class="n">PC7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D46_AD14_DB2_MARK</span><span class="p">,</span> <span class="n">PC6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D45_AD13_DB1_MARK</span><span class="p">,</span> <span class="n">PC5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D44_AD12_DB0_MARK</span><span class="p">,</span> <span class="n">PC4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D43_AD11_DG5_MARK</span><span class="p">,</span> <span class="n">PC3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D42_AD10_DG4_MARK</span><span class="p">,</span> <span class="n">PC2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D41_AD9_DG3_MARK</span><span class="p">,</span> <span class="n">PC1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D40_AD8_DG2_MARK</span><span class="p">,</span> <span class="n">PC0_FN</span><span class="p">),</span>

	<span class="cm">/* PD FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D39_AD7_DG1_MARK</span><span class="p">,</span> <span class="n">PD7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D38_AD6_DG0_MARK</span><span class="p">,</span> <span class="n">PD6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D37_AD5_DR5_MARK</span><span class="p">,</span> <span class="n">PD5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D36_AD4_DR4_MARK</span><span class="p">,</span> <span class="n">PD4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D35_AD3_DR3_MARK</span><span class="p">,</span> <span class="n">PD3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D34_AD2_DR2_MARK</span><span class="p">,</span> <span class="n">PD2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D33_AD1_DR1_MARK</span><span class="p">,</span> <span class="n">PD1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D32_AD0_DR0_MARK</span><span class="p">,</span> <span class="n">PD0_FN</span><span class="p">),</span>

	<span class="cm">/* PE FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">REQ1_MARK</span><span class="p">,</span> <span class="n">PE5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">REQ2_MARK</span><span class="p">,</span> <span class="n">PE4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">REQ3_MARK</span><span class="p">,</span> <span class="n">P2MSEL0_0</span><span class="p">,</span> <span class="n">PE3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GNT1_MARK</span><span class="p">,</span> <span class="n">PE2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GNT2_MARK</span><span class="p">,</span> <span class="n">PE1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GNT3_MARK</span><span class="p">,</span> <span class="n">P2MSEL0_0</span><span class="p">,</span> <span class="n">PE0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCCLK_MARK</span><span class="p">,</span> <span class="n">P2MSEL0_1</span><span class="p">,</span> <span class="n">PE0_FN</span><span class="p">),</span>

	<span class="cm">/* PF FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D31_MARK</span><span class="p">,</span> <span class="n">PF7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D30_MARK</span><span class="p">,</span> <span class="n">PF6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D29_MARK</span><span class="p">,</span> <span class="n">PF5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D28_MARK</span><span class="p">,</span> <span class="n">PF4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D27_MARK</span><span class="p">,</span> <span class="n">PF3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D26_MARK</span><span class="p">,</span> <span class="n">PF2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D25_MARK</span><span class="p">,</span> <span class="n">PF1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D24_MARK</span><span class="p">,</span> <span class="n">PF0_FN</span><span class="p">),</span>

	<span class="cm">/* PF FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D23_MARK</span><span class="p">,</span> <span class="n">PG7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D22_MARK</span><span class="p">,</span> <span class="n">PG6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D21_MARK</span><span class="p">,</span> <span class="n">PG5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D20_MARK</span><span class="p">,</span> <span class="n">PG4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D19_MARK</span><span class="p">,</span> <span class="n">PG3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D18_MARK</span><span class="p">,</span> <span class="n">PG2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D17_MARK</span><span class="p">,</span> <span class="n">PG1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D16_MARK</span><span class="p">,</span> <span class="n">PG0_FN</span><span class="p">),</span>

	<span class="cm">/* PH FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF1_SCK_MARK</span><span class="p">,</span> <span class="n">PH7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF1_RXD_MARK</span><span class="p">,</span> <span class="n">PH6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF1_TXD_MARK</span><span class="p">,</span> <span class="n">PH5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF0_CTS_MARK</span><span class="p">,</span> <span class="n">PH4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">INTD_MARK</span><span class="p">,</span> <span class="n">P1MSEL7_1</span><span class="p">,</span> <span class="n">PH4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FCE_MARK</span><span class="p">,</span> <span class="n">P1MSEL8_1</span><span class="p">,</span> <span class="n">P1MSEL7_0</span><span class="p">,</span> <span class="n">PH4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF0_RTS_MARK</span><span class="p">,</span> <span class="n">P1MSEL8_0</span><span class="p">,</span> <span class="n">P1MSEL7_0</span><span class="p">,</span> <span class="n">PH3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSPI_CS_MARK</span><span class="p">,</span> <span class="n">P1MSEL8_0</span><span class="p">,</span> <span class="n">P1MSEL7_1</span><span class="p">,</span> <span class="n">PH3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSE_MARK</span><span class="p">,</span> <span class="n">P1MSEL8_1</span><span class="p">,</span> <span class="n">P1MSEL7_0</span><span class="p">,</span> <span class="n">PH3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF0_SCK_MARK</span><span class="p">,</span> <span class="n">P1MSEL8_0</span><span class="p">,</span> <span class="n">P1MSEL7_0</span><span class="p">,</span> <span class="n">PH2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSPI_CLK_MARK</span><span class="p">,</span> <span class="n">P1MSEL8_0</span><span class="p">,</span> <span class="n">P1MSEL7_1</span><span class="p">,</span> <span class="n">PH2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FRE_MARK</span><span class="p">,</span> <span class="n">P1MSEL8_1</span><span class="p">,</span> <span class="n">P1MSEL7_0</span><span class="p">,</span> <span class="n">PH2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF0_RXD_MARK</span><span class="p">,</span> <span class="n">P1MSEL8_0</span><span class="p">,</span> <span class="n">P1MSEL7_0</span><span class="p">,</span> <span class="n">PH1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSPI_RX_MARK</span><span class="p">,</span> <span class="n">P1MSEL8_0</span><span class="p">,</span> <span class="n">P1MSEL7_1</span><span class="p">,</span> <span class="n">PH1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FRB_MARK</span><span class="p">,</span> <span class="n">P1MSEL8_1</span><span class="p">,</span> <span class="n">P1MSEL7_0</span><span class="p">,</span> <span class="n">PH1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF0_TXD_MARK</span><span class="p">,</span> <span class="n">P1MSEL8_0</span><span class="p">,</span> <span class="n">P1MSEL7_0</span><span class="p">,</span> <span class="n">PH0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HSPI_TX_MARK</span><span class="p">,</span> <span class="n">P1MSEL8_0</span><span class="p">,</span> <span class="n">P1MSEL7_1</span><span class="p">,</span> <span class="n">PH0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FWE_MARK</span><span class="p">,</span> <span class="n">P1MSEL8_1</span><span class="p">,</span> <span class="n">P1MSEL7_0</span><span class="p">,</span> <span class="n">PH0_FN</span><span class="p">),</span>

	<span class="cm">/* PJ FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF5_TXD_MARK</span><span class="p">,</span> <span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">P1MSEL1_0</span><span class="p">,</span> <span class="n">PJ7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HAC1_SYNC_MARK</span><span class="p">,</span> <span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">P1MSEL1_1</span><span class="p">,</span> <span class="n">PJ7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSI1_WS_MARK</span><span class="p">,</span> <span class="n">P1MSEL2_1</span><span class="p">,</span> <span class="n">P1MSEL1_0</span><span class="p">,</span> <span class="n">PJ7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF_TXD_PJ_MARK</span><span class="p">,</span> <span class="n">P2MSEL1_0</span><span class="p">,</span> <span class="n">P1MSEL4_0</span><span class="p">,</span> <span class="n">P1MSEL3_0</span><span class="p">,</span> <span class="n">PJ6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HAC0_SDOUT_MARK</span><span class="p">,</span> <span class="n">P1MSEL4_0</span><span class="p">,</span> <span class="n">P1MSEL3_1</span><span class="p">,</span> <span class="n">PJ6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSI0_SDATA_MARK</span><span class="p">,</span> <span class="n">P1MSEL4_1</span><span class="p">,</span> <span class="n">P1MSEL3_0</span><span class="p">,</span> <span class="n">PJ6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF_RXD_PJ_MARK</span><span class="p">,</span> <span class="n">P2MSEL1_0</span><span class="p">,</span> <span class="n">P1MSEL4_0</span><span class="p">,</span> <span class="n">P1MSEL3_0</span><span class="p">,</span> <span class="n">PJ5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HAC0_SDIN_MARK</span><span class="p">,</span> <span class="n">P1MSEL4_0</span><span class="p">,</span> <span class="n">P1MSEL3_1</span><span class="p">,</span> <span class="n">PJ5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSI0_SCK_MARK</span><span class="p">,</span> <span class="n">P1MSEL4_1</span><span class="p">,</span> <span class="n">P1MSEL3_0</span><span class="p">,</span> <span class="n">PJ5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF_SYNC_PJ_MARK</span><span class="p">,</span> <span class="n">P2MSEL1_0</span><span class="p">,</span> <span class="n">P1MSEL4_0</span><span class="p">,</span> <span class="n">P1MSEL3_0</span><span class="p">,</span> <span class="n">PJ4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HAC0_SYNC_MARK</span><span class="p">,</span> <span class="n">P1MSEL4_0</span><span class="p">,</span> <span class="n">P1MSEL3_1</span><span class="p">,</span> <span class="n">PJ4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSI0_WS_MARK</span><span class="p">,</span> <span class="n">P1MSEL4_1</span><span class="p">,</span> <span class="n">P1MSEL3_0</span><span class="p">,</span> <span class="n">PJ4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF_MCLK_PJ_MARK</span><span class="p">,</span> <span class="n">P2MSEL1_0</span><span class="p">,</span> <span class="n">P1MSEL4_0</span><span class="p">,</span> <span class="n">P1MSEL3_0</span><span class="p">,</span> <span class="n">PJ3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HAC_RES_MARK</span><span class="p">,</span> <span class="n">P1MSEL4_0</span><span class="p">,</span> <span class="n">P1MSEL3_1</span><span class="p">,</span> <span class="n">PJ3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF_SCK_PJ_MARK</span><span class="p">,</span> <span class="n">P2MSEL1_0</span><span class="p">,</span> <span class="n">P1MSEL4_0</span><span class="p">,</span> <span class="n">P1MSEL3_0</span><span class="p">,</span> <span class="n">PJ2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HAC0_BITCLK_MARK</span><span class="p">,</span> <span class="n">P1MSEL4_0</span><span class="p">,</span> <span class="n">P1MSEL3_1</span><span class="p">,</span> <span class="n">PJ2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSI0_CLK_MARK</span><span class="p">,</span> <span class="n">P1MSEL4_1</span><span class="p">,</span> <span class="n">P1MSEL3_0</span><span class="p">,</span> <span class="n">PJ2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HAC1_BITCLK_MARK</span><span class="p">,</span> <span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">PJ1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSI1_CLK_MARK</span><span class="p">,</span> <span class="n">P1MSEL2_1</span><span class="p">,</span> <span class="n">P1MSEL1_0</span><span class="p">,</span> <span class="n">PJ1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TCLK_MARK</span><span class="p">,</span> <span class="n">P1MSEL9_0</span><span class="p">,</span> <span class="n">PJ0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IOIS16_MARK</span><span class="p">,</span> <span class="n">P1MSEL9_1</span><span class="p">,</span> <span class="n">PJ0_FN</span><span class="p">),</span>

	<span class="cm">/* PK FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STATUS0_MARK</span><span class="p">,</span> <span class="n">P1MSEL15_0</span><span class="p">,</span> <span class="n">PK7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DRAK0_PK3_MARK</span><span class="p">,</span> <span class="n">P1MSEL15_1</span><span class="p">,</span> <span class="n">PK7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STATUS1_MARK</span><span class="p">,</span> <span class="n">P1MSEL15_0</span><span class="p">,</span> <span class="n">PK6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DRAK1_PK2_MARK</span><span class="p">,</span> <span class="n">P1MSEL15_1</span><span class="p">,</span> <span class="n">PK6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK2_MARK</span><span class="p">,</span> <span class="n">P1MSEL12_0</span><span class="p">,</span> <span class="n">P1MSEL11_0</span><span class="p">,</span> <span class="n">PK5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF2_TXD_MARK</span><span class="p">,</span> <span class="n">P1MSEL12_1</span><span class="p">,</span> <span class="n">P1MSEL11_0</span><span class="p">,</span> <span class="n">PK5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCCMD_MARK</span><span class="p">,</span> <span class="n">P1MSEL12_1</span><span class="p">,</span> <span class="n">P1MSEL11_1</span><span class="p">,</span> <span class="n">PK5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF_TXD_PK_MARK</span><span class="p">,</span> <span class="n">P2MSEL1_1</span><span class="p">,</span>
		    <span class="n">P1MSEL12_0</span><span class="p">,</span> <span class="n">P1MSEL11_1</span><span class="p">,</span> <span class="n">PK5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK3_MARK</span><span class="p">,</span> <span class="n">P1MSEL12_0</span><span class="p">,</span> <span class="n">P1MSEL11_0</span><span class="p">,</span> <span class="n">PK4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF2_SCK_MARK</span><span class="p">,</span> <span class="n">P1MSEL12_1</span><span class="p">,</span> <span class="n">P1MSEL11_0</span><span class="p">,</span> <span class="n">PK4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCDAT_MARK</span><span class="p">,</span> <span class="n">P1MSEL12_1</span><span class="p">,</span> <span class="n">P1MSEL11_1</span><span class="p">,</span> <span class="n">PK4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF_SCK_PK_MARK</span><span class="p">,</span> <span class="n">P2MSEL1_1</span><span class="p">,</span>
		    <span class="n">P1MSEL12_0</span><span class="p">,</span> <span class="n">P1MSEL11_1</span><span class="p">,</span> <span class="n">PK4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ0_MARK</span><span class="p">,</span> <span class="n">PK3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ1_MARK</span><span class="p">,</span> <span class="n">PK2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DRAK0_PK1_MARK</span><span class="p">,</span> <span class="n">PK1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DRAK1_PK0_MARK</span><span class="p">,</span> <span class="n">PK0_FN</span><span class="p">),</span>

	<span class="cm">/* PL FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ2_MARK</span><span class="p">,</span> <span class="n">P1MSEL13_0</span><span class="p">,</span> <span class="n">PL7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">INTB_MARK</span><span class="p">,</span> <span class="n">P1MSEL13_1</span><span class="p">,</span> <span class="n">PL7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ3_MARK</span><span class="p">,</span> <span class="n">P1MSEL13_0</span><span class="p">,</span> <span class="n">PL6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">INTC_MARK</span><span class="p">,</span> <span class="n">P1MSEL13_1</span><span class="p">,</span> <span class="n">PL6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DRAK2_MARK</span><span class="p">,</span> <span class="n">P1MSEL10_0</span><span class="p">,</span> <span class="n">PL5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CE2A_MARK</span><span class="p">,</span> <span class="n">P1MSEL10_1</span><span class="p">,</span> <span class="n">PL5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRL4_MARK</span><span class="p">,</span> <span class="n">P1MSEL14_0</span><span class="p">,</span> <span class="n">PL4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FD4_MARK</span><span class="p">,</span> <span class="n">P1MSEL14_1</span><span class="p">,</span> <span class="n">PL4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRL5_MARK</span><span class="p">,</span> <span class="n">P1MSEL14_0</span><span class="p">,</span> <span class="n">PL3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FD5_MARK</span><span class="p">,</span> <span class="n">P1MSEL14_1</span><span class="p">,</span> <span class="n">PL3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRL6_MARK</span><span class="p">,</span> <span class="n">P1MSEL14_0</span><span class="p">,</span> <span class="n">PL2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FD6_MARK</span><span class="p">,</span> <span class="n">P1MSEL14_1</span><span class="p">,</span> <span class="n">PL2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRL7_MARK</span><span class="p">,</span> <span class="n">P1MSEL14_0</span><span class="p">,</span> <span class="n">PL1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FD7_MARK</span><span class="p">,</span> <span class="n">P1MSEL14_1</span><span class="p">,</span> <span class="n">PL1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DRAK3_MARK</span><span class="p">,</span> <span class="n">P1MSEL10_0</span><span class="p">,</span> <span class="n">PL0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CE2B_MARK</span><span class="p">,</span> <span class="n">P1MSEL10_1</span><span class="p">,</span> <span class="n">PL0_FN</span><span class="p">),</span>

	<span class="cm">/* PM FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BREQ_BSACK_MARK</span><span class="p">,</span> <span class="n">PM1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BACK_BSREQ_MARK</span><span class="p">,</span> <span class="n">PM0_FN</span><span class="p">),</span>

	<span class="cm">/* PN FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF5_RXD_MARK</span><span class="p">,</span> <span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">P1MSEL1_0</span><span class="p">,</span> <span class="n">PN7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HAC1_SDIN_MARK</span><span class="p">,</span> <span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">P1MSEL1_1</span><span class="p">,</span> <span class="n">PN7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSI1_SCK_MARK</span><span class="p">,</span> <span class="n">P1MSEL2_1</span><span class="p">,</span> <span class="n">P1MSEL1_0</span><span class="p">,</span> <span class="n">PN7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF5_SCK_MARK</span><span class="p">,</span> <span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">P1MSEL1_0</span><span class="p">,</span> <span class="n">PN6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HAC1_SDOUT_MARK</span><span class="p">,</span> <span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">P1MSEL1_1</span><span class="p">,</span> <span class="n">PN6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SSI1_SDATA_MARK</span><span class="p">,</span> <span class="n">P1MSEL2_1</span><span class="p">,</span> <span class="n">P1MSEL1_0</span><span class="p">,</span> <span class="n">PN6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF3_TXD_MARK</span><span class="p">,</span> <span class="n">P1MSEL0_0</span><span class="p">,</span> <span class="n">PN5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FCLE_MARK</span><span class="p">,</span> <span class="n">P1MSEL0_1</span><span class="p">,</span> <span class="n">PN5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF3_RXD_MARK</span><span class="p">,</span> <span class="n">P1MSEL0_0</span><span class="p">,</span> <span class="n">PN4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FALE_MARK</span><span class="p">,</span> <span class="n">P1MSEL0_1</span><span class="p">,</span> <span class="n">PN4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF3_SCK_MARK</span><span class="p">,</span> <span class="n">P1MSEL0_0</span><span class="p">,</span> <span class="n">PN3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FD0_MARK</span><span class="p">,</span> <span class="n">P1MSEL0_1</span><span class="p">,</span> <span class="n">PN3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF4_TXD_MARK</span><span class="p">,</span> <span class="n">P1MSEL0_0</span><span class="p">,</span> <span class="n">PN2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FD1_MARK</span><span class="p">,</span> <span class="n">P1MSEL0_1</span><span class="p">,</span> <span class="n">PN2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF4_RXD_MARK</span><span class="p">,</span> <span class="n">P1MSEL0_0</span><span class="p">,</span> <span class="n">PN1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FD2_MARK</span><span class="p">,</span> <span class="n">P1MSEL0_1</span><span class="p">,</span> <span class="n">PN1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF4_SCK_MARK</span><span class="p">,</span> <span class="n">P1MSEL0_0</span><span class="p">,</span> <span class="n">PN0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FD3_MARK</span><span class="p">,</span> <span class="n">P1MSEL0_1</span><span class="p">,</span> <span class="n">PN0_FN</span><span class="p">),</span>

	<span class="cm">/* PP FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DEVSEL_DCLKOUT_MARK</span><span class="p">,</span> <span class="n">PP5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STOP_CDE_MARK</span><span class="p">,</span> <span class="n">PP4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LOCK_ODDF_MARK</span><span class="p">,</span> <span class="n">PP3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TRDY_DISPL_MARK</span><span class="p">,</span> <span class="n">PP2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRDY_HSYNC_MARK</span><span class="p">,</span> <span class="n">PP1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PCIFRAME_VSYNC_MARK</span><span class="p">,</span> <span class="n">PP0_FN</span><span class="p">),</span>

	<span class="cm">/* PQ FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">INTA_MARK</span><span class="p">,</span> <span class="n">PQ4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GNT0_GNTIN_MARK</span><span class="p">,</span> <span class="n">PQ3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">REQ0_REQOUT_MARK</span><span class="p">,</span> <span class="n">PQ2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PERR_MARK</span><span class="p">,</span> <span class="n">PQ1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SERR_MARK</span><span class="p">,</span> <span class="n">PQ0_FN</span><span class="p">),</span>

	<span class="cm">/* PR FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WE7_CBE3_MARK</span><span class="p">,</span> <span class="n">PR3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WE6_CBE2_MARK</span><span class="p">,</span> <span class="n">PR2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WE5_CBE1_MARK</span><span class="p">,</span> <span class="n">PR1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WE4_CBE0_MARK</span><span class="p">,</span> <span class="n">PR0_FN</span><span class="p">),</span>

	<span class="cm">/* MISC FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF2_RXD_MARK</span><span class="p">,</span> <span class="n">P1MSEL6_0</span><span class="p">,</span> <span class="n">P1MSEL5_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIOF_RXD_MARK</span><span class="p">,</span> <span class="n">P2MSEL1_1</span><span class="p">,</span> <span class="n">P1MSEL6_1</span><span class="p">,</span> <span class="n">P1MSEL5_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MRESETOUT_MARK</span><span class="p">,</span> <span class="n">P2MSEL2_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQOUT_MARK</span><span class="p">,</span> <span class="n">P2MSEL2_1</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_gpio</span> <span class="n">pinmux_gpios</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* PA */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA7</span><span class="p">,</span> <span class="n">PA7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA6</span><span class="p">,</span> <span class="n">PA6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA5</span><span class="p">,</span> <span class="n">PA5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA4</span><span class="p">,</span> <span class="n">PA4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA3</span><span class="p">,</span> <span class="n">PA3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA2</span><span class="p">,</span> <span class="n">PA2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA1</span><span class="p">,</span> <span class="n">PA1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PA0</span><span class="p">,</span> <span class="n">PA0_DATA</span><span class="p">),</span>

	<span class="cm">/* PB */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB7</span><span class="p">,</span> <span class="n">PB7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB6</span><span class="p">,</span> <span class="n">PB6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB5</span><span class="p">,</span> <span class="n">PB5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB4</span><span class="p">,</span> <span class="n">PB4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB3</span><span class="p">,</span> <span class="n">PB3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB2</span><span class="p">,</span> <span class="n">PB2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB1</span><span class="p">,</span> <span class="n">PB1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PB0</span><span class="p">,</span> <span class="n">PB0_DATA</span><span class="p">),</span>

	<span class="cm">/* PC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC7</span><span class="p">,</span> <span class="n">PC7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC6</span><span class="p">,</span> <span class="n">PC6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC5</span><span class="p">,</span> <span class="n">PC5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC4</span><span class="p">,</span> <span class="n">PC4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC3</span><span class="p">,</span> <span class="n">PC3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC2</span><span class="p">,</span> <span class="n">PC2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC1</span><span class="p">,</span> <span class="n">PC1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PC0</span><span class="p">,</span> <span class="n">PC0_DATA</span><span class="p">),</span>

	<span class="cm">/* PD */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD7</span><span class="p">,</span> <span class="n">PD7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD6</span><span class="p">,</span> <span class="n">PD6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD5</span><span class="p">,</span> <span class="n">PD5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD4</span><span class="p">,</span> <span class="n">PD4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD3</span><span class="p">,</span> <span class="n">PD3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD2</span><span class="p">,</span> <span class="n">PD2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD1</span><span class="p">,</span> <span class="n">PD1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PD0</span><span class="p">,</span> <span class="n">PD0_DATA</span><span class="p">),</span>

	<span class="cm">/* PE */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE5</span><span class="p">,</span> <span class="n">PE5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE4</span><span class="p">,</span> <span class="n">PE4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE3</span><span class="p">,</span> <span class="n">PE3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE2</span><span class="p">,</span> <span class="n">PE2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE1</span><span class="p">,</span> <span class="n">PE1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PE0</span><span class="p">,</span> <span class="n">PE0_DATA</span><span class="p">),</span>

	<span class="cm">/* PF */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF7</span><span class="p">,</span> <span class="n">PF7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF6</span><span class="p">,</span> <span class="n">PF6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF5</span><span class="p">,</span> <span class="n">PF5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF4</span><span class="p">,</span> <span class="n">PF4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF3</span><span class="p">,</span> <span class="n">PF3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF2</span><span class="p">,</span> <span class="n">PF2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF1</span><span class="p">,</span> <span class="n">PF1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PF0</span><span class="p">,</span> <span class="n">PF0_DATA</span><span class="p">),</span>

	<span class="cm">/* PG */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PG7</span><span class="p">,</span> <span class="n">PG7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PG6</span><span class="p">,</span> <span class="n">PG6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PG5</span><span class="p">,</span> <span class="n">PG5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PG4</span><span class="p">,</span> <span class="n">PG4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PG3</span><span class="p">,</span> <span class="n">PG3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PG2</span><span class="p">,</span> <span class="n">PG2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PG1</span><span class="p">,</span> <span class="n">PG1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PG0</span><span class="p">,</span> <span class="n">PG0_DATA</span><span class="p">),</span>

	<span class="cm">/* PH */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PH7</span><span class="p">,</span> <span class="n">PH7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PH6</span><span class="p">,</span> <span class="n">PH6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PH5</span><span class="p">,</span> <span class="n">PH5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PH4</span><span class="p">,</span> <span class="n">PH4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PH3</span><span class="p">,</span> <span class="n">PH3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PH2</span><span class="p">,</span> <span class="n">PH2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PH1</span><span class="p">,</span> <span class="n">PH1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PH0</span><span class="p">,</span> <span class="n">PH0_DATA</span><span class="p">),</span>

	<span class="cm">/* PJ */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PJ7</span><span class="p">,</span> <span class="n">PJ7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PJ6</span><span class="p">,</span> <span class="n">PJ6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PJ5</span><span class="p">,</span> <span class="n">PJ5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PJ4</span><span class="p">,</span> <span class="n">PJ4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PJ3</span><span class="p">,</span> <span class="n">PJ3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PJ2</span><span class="p">,</span> <span class="n">PJ2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PJ1</span><span class="p">,</span> <span class="n">PJ1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PJ0</span><span class="p">,</span> <span class="n">PJ0_DATA</span><span class="p">),</span>

	<span class="cm">/* PK */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PK7</span><span class="p">,</span> <span class="n">PK7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PK6</span><span class="p">,</span> <span class="n">PK6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PK5</span><span class="p">,</span> <span class="n">PK5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PK4</span><span class="p">,</span> <span class="n">PK4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PK3</span><span class="p">,</span> <span class="n">PK3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PK2</span><span class="p">,</span> <span class="n">PK2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PK1</span><span class="p">,</span> <span class="n">PK1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PK0</span><span class="p">,</span> <span class="n">PK0_DATA</span><span class="p">),</span>

	<span class="cm">/* PL */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PL7</span><span class="p">,</span> <span class="n">PL7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PL6</span><span class="p">,</span> <span class="n">PL6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PL5</span><span class="p">,</span> <span class="n">PL5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PL4</span><span class="p">,</span> <span class="n">PL4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PL3</span><span class="p">,</span> <span class="n">PL3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PL2</span><span class="p">,</span> <span class="n">PL2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PL1</span><span class="p">,</span> <span class="n">PL1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PL0</span><span class="p">,</span> <span class="n">PL0_DATA</span><span class="p">),</span>

	<span class="cm">/* PM */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PM1</span><span class="p">,</span> <span class="n">PM1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PM0</span><span class="p">,</span> <span class="n">PM0_DATA</span><span class="p">),</span>

	<span class="cm">/* PN */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PN7</span><span class="p">,</span> <span class="n">PN7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PN6</span><span class="p">,</span> <span class="n">PN6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PN5</span><span class="p">,</span> <span class="n">PN5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PN4</span><span class="p">,</span> <span class="n">PN4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PN3</span><span class="p">,</span> <span class="n">PN3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PN2</span><span class="p">,</span> <span class="n">PN2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PN1</span><span class="p">,</span> <span class="n">PN1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PN0</span><span class="p">,</span> <span class="n">PN0_DATA</span><span class="p">),</span>

	<span class="cm">/* PP */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PP5</span><span class="p">,</span> <span class="n">PP5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PP4</span><span class="p">,</span> <span class="n">PP4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PP3</span><span class="p">,</span> <span class="n">PP3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PP2</span><span class="p">,</span> <span class="n">PP2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PP1</span><span class="p">,</span> <span class="n">PP1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PP0</span><span class="p">,</span> <span class="n">PP0_DATA</span><span class="p">),</span>

	<span class="cm">/* PQ */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PQ4</span><span class="p">,</span> <span class="n">PQ4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PQ3</span><span class="p">,</span> <span class="n">PQ3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PQ2</span><span class="p">,</span> <span class="n">PQ2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PQ1</span><span class="p">,</span> <span class="n">PQ1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PQ0</span><span class="p">,</span> <span class="n">PQ0_DATA</span><span class="p">),</span>

	<span class="cm">/* PR */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PR3</span><span class="p">,</span> <span class="n">PR3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PR2</span><span class="p">,</span> <span class="n">PR2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PR1</span><span class="p">,</span> <span class="n">PR1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PR0</span><span class="p">,</span> <span class="n">PR0_DATA</span><span class="p">),</span>

	<span class="cm">/* FN */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D63_AD31</span><span class="p">,</span> <span class="n">D63_AD31_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D62_AD30</span><span class="p">,</span> <span class="n">D62_AD30_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D61_AD29</span><span class="p">,</span> <span class="n">D61_AD29_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D60_AD28</span><span class="p">,</span> <span class="n">D60_AD28_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D59_AD27</span><span class="p">,</span> <span class="n">D59_AD27_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D58_AD26</span><span class="p">,</span> <span class="n">D58_AD26_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D57_AD25</span><span class="p">,</span> <span class="n">D57_AD25_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D56_AD24</span><span class="p">,</span> <span class="n">D56_AD24_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D55_AD23</span><span class="p">,</span> <span class="n">D55_AD23_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D54_AD22</span><span class="p">,</span> <span class="n">D54_AD22_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D53_AD21</span><span class="p">,</span> <span class="n">D53_AD21_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D52_AD20</span><span class="p">,</span> <span class="n">D52_AD20_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D51_AD19</span><span class="p">,</span> <span class="n">D51_AD19_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D50_AD18</span><span class="p">,</span> <span class="n">D50_AD18_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D49_AD17_DB5</span><span class="p">,</span> <span class="n">D49_AD17_DB5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D48_AD16_DB4</span><span class="p">,</span> <span class="n">D48_AD16_DB4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D47_AD15_DB3</span><span class="p">,</span> <span class="n">D47_AD15_DB3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D46_AD14_DB2</span><span class="p">,</span> <span class="n">D46_AD14_DB2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D45_AD13_DB1</span><span class="p">,</span> <span class="n">D45_AD13_DB1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D44_AD12_DB0</span><span class="p">,</span> <span class="n">D44_AD12_DB0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D43_AD11_DG5</span><span class="p">,</span> <span class="n">D43_AD11_DG5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D42_AD10_DG4</span><span class="p">,</span> <span class="n">D42_AD10_DG4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D41_AD9_DG3</span><span class="p">,</span> <span class="n">D41_AD9_DG3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D40_AD8_DG2</span><span class="p">,</span> <span class="n">D40_AD8_DG2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D39_AD7_DG1</span><span class="p">,</span> <span class="n">D39_AD7_DG1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D38_AD6_DG0</span><span class="p">,</span> <span class="n">D38_AD6_DG0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D37_AD5_DR5</span><span class="p">,</span> <span class="n">D37_AD5_DR5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D36_AD4_DR4</span><span class="p">,</span> <span class="n">D36_AD4_DR4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D35_AD3_DR3</span><span class="p">,</span> <span class="n">D35_AD3_DR3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D34_AD2_DR2</span><span class="p">,</span> <span class="n">D34_AD2_DR2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D33_AD1_DR1</span><span class="p">,</span> <span class="n">D33_AD1_DR1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D32_AD0_DR0</span><span class="p">,</span> <span class="n">D32_AD0_DR0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_REQ1</span><span class="p">,</span> <span class="n">REQ1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_REQ2</span><span class="p">,</span> <span class="n">REQ2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_REQ3</span><span class="p">,</span> <span class="n">REQ3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_GNT1</span><span class="p">,</span> <span class="n">GNT1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_GNT2</span><span class="p">,</span> <span class="n">GNT2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_GNT3</span><span class="p">,</span> <span class="n">GNT3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MMCCLK</span><span class="p">,</span> <span class="n">MMCCLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D31</span><span class="p">,</span> <span class="n">D31_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D30</span><span class="p">,</span> <span class="n">D30_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D29</span><span class="p">,</span> <span class="n">D29_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D28</span><span class="p">,</span> <span class="n">D28_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D27</span><span class="p">,</span> <span class="n">D27_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D26</span><span class="p">,</span> <span class="n">D26_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D25</span><span class="p">,</span> <span class="n">D25_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D24</span><span class="p">,</span> <span class="n">D24_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D23</span><span class="p">,</span> <span class="n">D23_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D22</span><span class="p">,</span> <span class="n">D22_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D21</span><span class="p">,</span> <span class="n">D21_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D20</span><span class="p">,</span> <span class="n">D20_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D19</span><span class="p">,</span> <span class="n">D19_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D18</span><span class="p">,</span> <span class="n">D18_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D17</span><span class="p">,</span> <span class="n">D17_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D16</span><span class="p">,</span> <span class="n">D16_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF1_SCK</span><span class="p">,</span> <span class="n">SCIF1_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF1_RXD</span><span class="p">,</span> <span class="n">SCIF1_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF1_TXD</span><span class="p">,</span> <span class="n">SCIF1_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF0_CTS</span><span class="p">,</span> <span class="n">SCIF0_CTS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_INTD</span><span class="p">,</span> <span class="n">INTD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FCE</span><span class="p">,</span> <span class="n">FCE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF0_RTS</span><span class="p">,</span> <span class="n">SCIF0_RTS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HSPI_CS</span><span class="p">,</span> <span class="n">HSPI_CS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FSE</span><span class="p">,</span> <span class="n">FSE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF0_SCK</span><span class="p">,</span> <span class="n">SCIF0_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HSPI_CLK</span><span class="p">,</span> <span class="n">HSPI_CLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FRE</span><span class="p">,</span> <span class="n">FRE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF0_RXD</span><span class="p">,</span> <span class="n">SCIF0_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HSPI_RX</span><span class="p">,</span> <span class="n">HSPI_RX_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FRB</span><span class="p">,</span> <span class="n">FRB_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF0_TXD</span><span class="p">,</span> <span class="n">SCIF0_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HSPI_TX</span><span class="p">,</span> <span class="n">HSPI_TX_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FWE</span><span class="p">,</span> <span class="n">FWE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF5_TXD</span><span class="p">,</span> <span class="n">SCIF5_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HAC1_SYNC</span><span class="p">,</span> <span class="n">HAC1_SYNC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSI1_WS</span><span class="p">,</span> <span class="n">SSI1_WS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF_TXD_PJ</span><span class="p">,</span> <span class="n">SIOF_TXD_PJ_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HAC0_SDOUT</span><span class="p">,</span> <span class="n">HAC0_SDOUT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSI0_SDATA</span><span class="p">,</span> <span class="n">SSI0_SDATA_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF_RXD_PJ</span><span class="p">,</span> <span class="n">SIOF_RXD_PJ_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HAC0_SDIN</span><span class="p">,</span> <span class="n">HAC0_SDIN_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSI0_SCK</span><span class="p">,</span> <span class="n">SSI0_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF_SYNC_PJ</span><span class="p">,</span> <span class="n">SIOF_SYNC_PJ_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HAC0_SYNC</span><span class="p">,</span> <span class="n">HAC0_SYNC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSI0_WS</span><span class="p">,</span> <span class="n">SSI0_WS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF_MCLK_PJ</span><span class="p">,</span> <span class="n">SIOF_MCLK_PJ_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HAC_RES</span><span class="p">,</span> <span class="n">HAC_RES_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF_SCK_PJ</span><span class="p">,</span> <span class="n">SIOF_SCK_PJ_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HAC0_BITCLK</span><span class="p">,</span> <span class="n">HAC0_BITCLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSI0_CLK</span><span class="p">,</span> <span class="n">SSI0_CLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HAC1_BITCLK</span><span class="p">,</span> <span class="n">HAC1_BITCLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSI1_CLK</span><span class="p">,</span> <span class="n">SSI1_CLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TCLK</span><span class="p">,</span> <span class="n">TCLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IOIS16</span><span class="p">,</span> <span class="n">IOIS16_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_STATUS0</span><span class="p">,</span> <span class="n">STATUS0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DRAK0_PK3</span><span class="p">,</span> <span class="n">DRAK0_PK3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_STATUS1</span><span class="p">,</span> <span class="n">STATUS1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DRAK1_PK2</span><span class="p">,</span> <span class="n">DRAK1_PK2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DACK2</span><span class="p">,</span> <span class="n">DACK2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF2_TXD</span><span class="p">,</span> <span class="n">SCIF2_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MMCCMD</span><span class="p">,</span> <span class="n">MMCCMD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF_TXD_PK</span><span class="p">,</span> <span class="n">SIOF_TXD_PK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DACK3</span><span class="p">,</span> <span class="n">DACK3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF2_SCK</span><span class="p">,</span> <span class="n">SCIF2_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MMCDAT</span><span class="p">,</span> <span class="n">MMCDAT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF_SCK_PK</span><span class="p">,</span> <span class="n">SIOF_SCK_PK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DREQ0</span><span class="p">,</span> <span class="n">DREQ0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DREQ1</span><span class="p">,</span> <span class="n">DREQ1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DRAK0_PK1</span><span class="p">,</span> <span class="n">DRAK0_PK1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DRAK1_PK0</span><span class="p">,</span> <span class="n">DRAK1_PK0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DREQ2</span><span class="p">,</span> <span class="n">DREQ2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_INTB</span><span class="p">,</span> <span class="n">INTB_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DREQ3</span><span class="p">,</span> <span class="n">DREQ3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_INTC</span><span class="p">,</span> <span class="n">INTC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DRAK2</span><span class="p">,</span> <span class="n">DRAK2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CE2A</span><span class="p">,</span> <span class="n">CE2A_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRL4</span><span class="p">,</span> <span class="n">IRL4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FD4</span><span class="p">,</span> <span class="n">FD4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRL5</span><span class="p">,</span> <span class="n">IRL5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FD5</span><span class="p">,</span> <span class="n">FD5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRL6</span><span class="p">,</span> <span class="n">IRL6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FD6</span><span class="p">,</span> <span class="n">FD6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRL7</span><span class="p">,</span> <span class="n">IRL7_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FD7</span><span class="p">,</span> <span class="n">FD7_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DRAK3</span><span class="p">,</span> <span class="n">DRAK3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CE2B</span><span class="p">,</span> <span class="n">CE2B_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_BREQ_BSACK</span><span class="p">,</span> <span class="n">BREQ_BSACK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_BACK_BSREQ</span><span class="p">,</span> <span class="n">BACK_BSREQ_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF5_RXD</span><span class="p">,</span> <span class="n">SCIF5_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HAC1_SDIN</span><span class="p">,</span> <span class="n">HAC1_SDIN_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSI1_SCK</span><span class="p">,</span> <span class="n">SSI1_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF5_SCK</span><span class="p">,</span> <span class="n">SCIF5_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_HAC1_SDOUT</span><span class="p">,</span> <span class="n">HAC1_SDOUT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SSI1_SDATA</span><span class="p">,</span> <span class="n">SSI1_SDATA_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF3_TXD</span><span class="p">,</span> <span class="n">SCIF3_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FCLE</span><span class="p">,</span> <span class="n">FCLE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF3_RXD</span><span class="p">,</span> <span class="n">SCIF3_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FALE</span><span class="p">,</span> <span class="n">FALE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF3_SCK</span><span class="p">,</span> <span class="n">SCIF3_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FD0</span><span class="p">,</span> <span class="n">FD0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF4_TXD</span><span class="p">,</span> <span class="n">SCIF4_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FD1</span><span class="p">,</span> <span class="n">FD1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF4_RXD</span><span class="p">,</span> <span class="n">SCIF4_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FD2</span><span class="p">,</span> <span class="n">FD2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF4_SCK</span><span class="p">,</span> <span class="n">SCIF4_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FD3</span><span class="p">,</span> <span class="n">FD3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DEVSEL_DCLKOUT</span><span class="p">,</span> <span class="n">DEVSEL_DCLKOUT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_STOP_CDE</span><span class="p">,</span> <span class="n">STOP_CDE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LOCK_ODDF</span><span class="p">,</span> <span class="n">LOCK_ODDF_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TRDY_DISPL</span><span class="p">,</span> <span class="n">TRDY_DISPL_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRDY_HSYNC</span><span class="p">,</span> <span class="n">IRDY_HSYNC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PCIFRAME_VSYNC</span><span class="p">,</span> <span class="n">PCIFRAME_VSYNC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_INTA</span><span class="p">,</span> <span class="n">INTA_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_GNT0_GNTIN</span><span class="p">,</span> <span class="n">GNT0_GNTIN_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_REQ0_REQOUT</span><span class="p">,</span> <span class="n">REQ0_REQOUT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PERR</span><span class="p">,</span> <span class="n">PERR_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SERR</span><span class="p">,</span> <span class="n">SERR_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_WE7_CBE3</span><span class="p">,</span> <span class="n">WE7_CBE3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_WE6_CBE2</span><span class="p">,</span> <span class="n">WE6_CBE2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_WE5_CBE1</span><span class="p">,</span> <span class="n">WE5_CBE1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_WE4_CBE0</span><span class="p">,</span> <span class="n">WE4_CBE0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF2_RXD</span><span class="p">,</span> <span class="n">SCIF2_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIOF_RXD</span><span class="p">,</span> <span class="n">SIOF_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MRESETOUT</span><span class="p">,</span> <span class="n">MRESETOUT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQOUT</span><span class="p">,</span> <span class="n">IRQOUT_MARK</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_cfg_reg</span> <span class="n">pinmux_config_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PACR&quot;</span><span class="p">,</span> <span class="mh">0xffe70000</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PA7_FN</span><span class="p">,</span> <span class="n">PA7_OUT</span><span class="p">,</span> <span class="n">PA7_IN</span><span class="p">,</span> <span class="n">PA7_IN_PU</span><span class="p">,</span>
		<span class="n">PA6_FN</span><span class="p">,</span> <span class="n">PA6_OUT</span><span class="p">,</span> <span class="n">PA6_IN</span><span class="p">,</span> <span class="n">PA6_IN_PU</span><span class="p">,</span>
		<span class="n">PA5_FN</span><span class="p">,</span> <span class="n">PA5_OUT</span><span class="p">,</span> <span class="n">PA5_IN</span><span class="p">,</span> <span class="n">PA5_IN_PU</span><span class="p">,</span>
		<span class="n">PA4_FN</span><span class="p">,</span> <span class="n">PA4_OUT</span><span class="p">,</span> <span class="n">PA4_IN</span><span class="p">,</span> <span class="n">PA4_IN_PU</span><span class="p">,</span>
		<span class="n">PA3_FN</span><span class="p">,</span> <span class="n">PA3_OUT</span><span class="p">,</span> <span class="n">PA3_IN</span><span class="p">,</span> <span class="n">PA3_IN_PU</span><span class="p">,</span>
		<span class="n">PA2_FN</span><span class="p">,</span> <span class="n">PA2_OUT</span><span class="p">,</span> <span class="n">PA2_IN</span><span class="p">,</span> <span class="n">PA2_IN_PU</span><span class="p">,</span>
		<span class="n">PA1_FN</span><span class="p">,</span> <span class="n">PA1_OUT</span><span class="p">,</span> <span class="n">PA1_IN</span><span class="p">,</span> <span class="n">PA1_IN_PU</span><span class="p">,</span>
		<span class="n">PA0_FN</span><span class="p">,</span> <span class="n">PA0_OUT</span><span class="p">,</span> <span class="n">PA0_IN</span><span class="p">,</span> <span class="n">PA0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PBCR&quot;</span><span class="p">,</span> <span class="mh">0xffe70002</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PB7_FN</span><span class="p">,</span> <span class="n">PB7_OUT</span><span class="p">,</span> <span class="n">PB7_IN</span><span class="p">,</span> <span class="n">PB7_IN_PU</span><span class="p">,</span>
		<span class="n">PB6_FN</span><span class="p">,</span> <span class="n">PB6_OUT</span><span class="p">,</span> <span class="n">PB6_IN</span><span class="p">,</span> <span class="n">PB6_IN_PU</span><span class="p">,</span>
		<span class="n">PB5_FN</span><span class="p">,</span> <span class="n">PB5_OUT</span><span class="p">,</span> <span class="n">PB5_IN</span><span class="p">,</span> <span class="n">PB5_IN_PU</span><span class="p">,</span>
		<span class="n">PB4_FN</span><span class="p">,</span> <span class="n">PB4_OUT</span><span class="p">,</span> <span class="n">PB4_IN</span><span class="p">,</span> <span class="n">PB4_IN_PU</span><span class="p">,</span>
		<span class="n">PB3_FN</span><span class="p">,</span> <span class="n">PB3_OUT</span><span class="p">,</span> <span class="n">PB3_IN</span><span class="p">,</span> <span class="n">PB3_IN_PU</span><span class="p">,</span>
		<span class="n">PB2_FN</span><span class="p">,</span> <span class="n">PB2_OUT</span><span class="p">,</span> <span class="n">PB2_IN</span><span class="p">,</span> <span class="n">PB2_IN_PU</span><span class="p">,</span>
		<span class="n">PB1_FN</span><span class="p">,</span> <span class="n">PB1_OUT</span><span class="p">,</span> <span class="n">PB1_IN</span><span class="p">,</span> <span class="n">PB1_IN_PU</span><span class="p">,</span>
		<span class="n">PB0_FN</span><span class="p">,</span> <span class="n">PB0_OUT</span><span class="p">,</span> <span class="n">PB0_IN</span><span class="p">,</span> <span class="n">PB0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PCCR&quot;</span><span class="p">,</span> <span class="mh">0xffe70004</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PC7_FN</span><span class="p">,</span> <span class="n">PC7_OUT</span><span class="p">,</span> <span class="n">PC7_IN</span><span class="p">,</span> <span class="n">PC7_IN_PU</span><span class="p">,</span>
		<span class="n">PC6_FN</span><span class="p">,</span> <span class="n">PC6_OUT</span><span class="p">,</span> <span class="n">PC6_IN</span><span class="p">,</span> <span class="n">PC6_IN_PU</span><span class="p">,</span>
		<span class="n">PC5_FN</span><span class="p">,</span> <span class="n">PC5_OUT</span><span class="p">,</span> <span class="n">PC5_IN</span><span class="p">,</span> <span class="n">PC5_IN_PU</span><span class="p">,</span>
		<span class="n">PC4_FN</span><span class="p">,</span> <span class="n">PC4_OUT</span><span class="p">,</span> <span class="n">PC4_IN</span><span class="p">,</span> <span class="n">PC4_IN_PU</span><span class="p">,</span>
		<span class="n">PC3_FN</span><span class="p">,</span> <span class="n">PC3_OUT</span><span class="p">,</span> <span class="n">PC3_IN</span><span class="p">,</span> <span class="n">PC3_IN_PU</span><span class="p">,</span>
		<span class="n">PC2_FN</span><span class="p">,</span> <span class="n">PC2_OUT</span><span class="p">,</span> <span class="n">PC2_IN</span><span class="p">,</span> <span class="n">PC2_IN_PU</span><span class="p">,</span>
		<span class="n">PC1_FN</span><span class="p">,</span> <span class="n">PC1_OUT</span><span class="p">,</span> <span class="n">PC1_IN</span><span class="p">,</span> <span class="n">PC1_IN_PU</span><span class="p">,</span>
		<span class="n">PC0_FN</span><span class="p">,</span> <span class="n">PC0_OUT</span><span class="p">,</span> <span class="n">PC0_IN</span><span class="p">,</span> <span class="n">PC0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PDCR&quot;</span><span class="p">,</span> <span class="mh">0xffe70006</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PD7_FN</span><span class="p">,</span> <span class="n">PD7_OUT</span><span class="p">,</span> <span class="n">PD7_IN</span><span class="p">,</span> <span class="n">PD7_IN_PU</span><span class="p">,</span>
		<span class="n">PD6_FN</span><span class="p">,</span> <span class="n">PD6_OUT</span><span class="p">,</span> <span class="n">PD6_IN</span><span class="p">,</span> <span class="n">PD6_IN_PU</span><span class="p">,</span>
		<span class="n">PD5_FN</span><span class="p">,</span> <span class="n">PD5_OUT</span><span class="p">,</span> <span class="n">PD5_IN</span><span class="p">,</span> <span class="n">PD5_IN_PU</span><span class="p">,</span>
		<span class="n">PD4_FN</span><span class="p">,</span> <span class="n">PD4_OUT</span><span class="p">,</span> <span class="n">PD4_IN</span><span class="p">,</span> <span class="n">PD4_IN_PU</span><span class="p">,</span>
		<span class="n">PD3_FN</span><span class="p">,</span> <span class="n">PD3_OUT</span><span class="p">,</span> <span class="n">PD3_IN</span><span class="p">,</span> <span class="n">PD3_IN_PU</span><span class="p">,</span>
		<span class="n">PD2_FN</span><span class="p">,</span> <span class="n">PD2_OUT</span><span class="p">,</span> <span class="n">PD2_IN</span><span class="p">,</span> <span class="n">PD2_IN_PU</span><span class="p">,</span>
		<span class="n">PD1_FN</span><span class="p">,</span> <span class="n">PD1_OUT</span><span class="p">,</span> <span class="n">PD1_IN</span><span class="p">,</span> <span class="n">PD1_IN_PU</span><span class="p">,</span>
		<span class="n">PD0_FN</span><span class="p">,</span> <span class="n">PD0_OUT</span><span class="p">,</span> <span class="n">PD0_IN</span><span class="p">,</span> <span class="n">PD0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PECR&quot;</span><span class="p">,</span> <span class="mh">0xffe70008</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PE5_FN</span><span class="p">,</span> <span class="n">PE5_OUT</span><span class="p">,</span> <span class="n">PE5_IN</span><span class="p">,</span> <span class="n">PE5_IN_PU</span><span class="p">,</span>
		<span class="n">PE4_FN</span><span class="p">,</span> <span class="n">PE4_OUT</span><span class="p">,</span> <span class="n">PE4_IN</span><span class="p">,</span> <span class="n">PE4_IN_PU</span><span class="p">,</span>
		<span class="n">PE3_FN</span><span class="p">,</span> <span class="n">PE3_OUT</span><span class="p">,</span> <span class="n">PE3_IN</span><span class="p">,</span> <span class="n">PE3_IN_PU</span><span class="p">,</span>
		<span class="n">PE2_FN</span><span class="p">,</span> <span class="n">PE2_OUT</span><span class="p">,</span> <span class="n">PE2_IN</span><span class="p">,</span> <span class="n">PE2_IN_PU</span><span class="p">,</span>
		<span class="n">PE1_FN</span><span class="p">,</span> <span class="n">PE1_OUT</span><span class="p">,</span> <span class="n">PE1_IN</span><span class="p">,</span> <span class="n">PE1_IN_PU</span><span class="p">,</span>
		<span class="n">PE0_FN</span><span class="p">,</span> <span class="n">PE0_OUT</span><span class="p">,</span> <span class="n">PE0_IN</span><span class="p">,</span> <span class="n">PE0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PFCR&quot;</span><span class="p">,</span> <span class="mh">0xffe7000a</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PF7_FN</span><span class="p">,</span> <span class="n">PF7_OUT</span><span class="p">,</span> <span class="n">PF7_IN</span><span class="p">,</span> <span class="n">PF7_IN_PU</span><span class="p">,</span>
		<span class="n">PF6_FN</span><span class="p">,</span> <span class="n">PF6_OUT</span><span class="p">,</span> <span class="n">PF6_IN</span><span class="p">,</span> <span class="n">PF6_IN_PU</span><span class="p">,</span>
		<span class="n">PF5_FN</span><span class="p">,</span> <span class="n">PF5_OUT</span><span class="p">,</span> <span class="n">PF5_IN</span><span class="p">,</span> <span class="n">PF5_IN_PU</span><span class="p">,</span>
		<span class="n">PF4_FN</span><span class="p">,</span> <span class="n">PF4_OUT</span><span class="p">,</span> <span class="n">PF4_IN</span><span class="p">,</span> <span class="n">PF4_IN_PU</span><span class="p">,</span>
		<span class="n">PF3_FN</span><span class="p">,</span> <span class="n">PF3_OUT</span><span class="p">,</span> <span class="n">PF3_IN</span><span class="p">,</span> <span class="n">PF3_IN_PU</span><span class="p">,</span>
		<span class="n">PF2_FN</span><span class="p">,</span> <span class="n">PF2_OUT</span><span class="p">,</span> <span class="n">PF2_IN</span><span class="p">,</span> <span class="n">PF2_IN_PU</span><span class="p">,</span>
		<span class="n">PF1_FN</span><span class="p">,</span> <span class="n">PF1_OUT</span><span class="p">,</span> <span class="n">PF1_IN</span><span class="p">,</span> <span class="n">PF1_IN_PU</span><span class="p">,</span>
		<span class="n">PF0_FN</span><span class="p">,</span> <span class="n">PF0_OUT</span><span class="p">,</span> <span class="n">PF0_IN</span><span class="p">,</span> <span class="n">PF0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PGCR&quot;</span><span class="p">,</span> <span class="mh">0xffe7000c</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PG7_FN</span><span class="p">,</span> <span class="n">PG7_OUT</span><span class="p">,</span> <span class="n">PG7_IN</span><span class="p">,</span> <span class="n">PG7_IN_PU</span><span class="p">,</span>
		<span class="n">PG6_FN</span><span class="p">,</span> <span class="n">PG6_OUT</span><span class="p">,</span> <span class="n">PG6_IN</span><span class="p">,</span> <span class="n">PG6_IN_PU</span><span class="p">,</span>
		<span class="n">PG5_FN</span><span class="p">,</span> <span class="n">PG5_OUT</span><span class="p">,</span> <span class="n">PG5_IN</span><span class="p">,</span> <span class="n">PG5_IN_PU</span><span class="p">,</span>
		<span class="n">PG4_FN</span><span class="p">,</span> <span class="n">PG4_OUT</span><span class="p">,</span> <span class="n">PG4_IN</span><span class="p">,</span> <span class="n">PG4_IN_PU</span><span class="p">,</span>
		<span class="n">PG3_FN</span><span class="p">,</span> <span class="n">PG3_OUT</span><span class="p">,</span> <span class="n">PG3_IN</span><span class="p">,</span> <span class="n">PG3_IN_PU</span><span class="p">,</span>
		<span class="n">PG2_FN</span><span class="p">,</span> <span class="n">PG2_OUT</span><span class="p">,</span> <span class="n">PG2_IN</span><span class="p">,</span> <span class="n">PG2_IN_PU</span><span class="p">,</span>
		<span class="n">PG1_FN</span><span class="p">,</span> <span class="n">PG1_OUT</span><span class="p">,</span> <span class="n">PG1_IN</span><span class="p">,</span> <span class="n">PG1_IN_PU</span><span class="p">,</span>
		<span class="n">PG0_FN</span><span class="p">,</span> <span class="n">PG0_OUT</span><span class="p">,</span> <span class="n">PG0_IN</span><span class="p">,</span> <span class="n">PG0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PHCR&quot;</span><span class="p">,</span> <span class="mh">0xffe7000e</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PH7_FN</span><span class="p">,</span> <span class="n">PH7_OUT</span><span class="p">,</span> <span class="n">PH7_IN</span><span class="p">,</span> <span class="n">PH7_IN_PU</span><span class="p">,</span>
		<span class="n">PH6_FN</span><span class="p">,</span> <span class="n">PH6_OUT</span><span class="p">,</span> <span class="n">PH6_IN</span><span class="p">,</span> <span class="n">PH6_IN_PU</span><span class="p">,</span>
		<span class="n">PH5_FN</span><span class="p">,</span> <span class="n">PH5_OUT</span><span class="p">,</span> <span class="n">PH5_IN</span><span class="p">,</span> <span class="n">PH5_IN_PU</span><span class="p">,</span>
		<span class="n">PH4_FN</span><span class="p">,</span> <span class="n">PH4_OUT</span><span class="p">,</span> <span class="n">PH4_IN</span><span class="p">,</span> <span class="n">PH4_IN_PU</span><span class="p">,</span>
		<span class="n">PH3_FN</span><span class="p">,</span> <span class="n">PH3_OUT</span><span class="p">,</span> <span class="n">PH3_IN</span><span class="p">,</span> <span class="n">PH3_IN_PU</span><span class="p">,</span>
		<span class="n">PH2_FN</span><span class="p">,</span> <span class="n">PH2_OUT</span><span class="p">,</span> <span class="n">PH2_IN</span><span class="p">,</span> <span class="n">PH2_IN_PU</span><span class="p">,</span>
		<span class="n">PH1_FN</span><span class="p">,</span> <span class="n">PH1_OUT</span><span class="p">,</span> <span class="n">PH1_IN</span><span class="p">,</span> <span class="n">PH1_IN_PU</span><span class="p">,</span>
		<span class="n">PH0_FN</span><span class="p">,</span> <span class="n">PH0_OUT</span><span class="p">,</span> <span class="n">PH0_IN</span><span class="p">,</span> <span class="n">PH0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PJCR&quot;</span><span class="p">,</span> <span class="mh">0xffe70010</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PJ7_FN</span><span class="p">,</span> <span class="n">PJ7_OUT</span><span class="p">,</span> <span class="n">PJ7_IN</span><span class="p">,</span> <span class="n">PJ7_IN_PU</span><span class="p">,</span>
		<span class="n">PJ6_FN</span><span class="p">,</span> <span class="n">PJ6_OUT</span><span class="p">,</span> <span class="n">PJ6_IN</span><span class="p">,</span> <span class="n">PJ6_IN_PU</span><span class="p">,</span>
		<span class="n">PJ5_FN</span><span class="p">,</span> <span class="n">PJ5_OUT</span><span class="p">,</span> <span class="n">PJ5_IN</span><span class="p">,</span> <span class="n">PJ5_IN_PU</span><span class="p">,</span>
		<span class="n">PJ4_FN</span><span class="p">,</span> <span class="n">PJ4_OUT</span><span class="p">,</span> <span class="n">PJ4_IN</span><span class="p">,</span> <span class="n">PJ4_IN_PU</span><span class="p">,</span>
		<span class="n">PJ3_FN</span><span class="p">,</span> <span class="n">PJ3_OUT</span><span class="p">,</span> <span class="n">PJ3_IN</span><span class="p">,</span> <span class="n">PJ3_IN_PU</span><span class="p">,</span>
		<span class="n">PJ2_FN</span><span class="p">,</span> <span class="n">PJ2_OUT</span><span class="p">,</span> <span class="n">PJ2_IN</span><span class="p">,</span> <span class="n">PJ2_IN_PU</span><span class="p">,</span>
		<span class="n">PJ1_FN</span><span class="p">,</span> <span class="n">PJ1_OUT</span><span class="p">,</span> <span class="n">PJ1_IN</span><span class="p">,</span> <span class="n">PJ1_IN_PU</span><span class="p">,</span>
		<span class="n">PJ0_FN</span><span class="p">,</span> <span class="n">PJ0_OUT</span><span class="p">,</span> <span class="n">PJ0_IN</span><span class="p">,</span> <span class="n">PJ0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PKCR&quot;</span><span class="p">,</span> <span class="mh">0xffe70012</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PK7_FN</span><span class="p">,</span> <span class="n">PK7_OUT</span><span class="p">,</span> <span class="n">PK7_IN</span><span class="p">,</span> <span class="n">PK7_IN_PU</span><span class="p">,</span>
		<span class="n">PK6_FN</span><span class="p">,</span> <span class="n">PK6_OUT</span><span class="p">,</span> <span class="n">PK6_IN</span><span class="p">,</span> <span class="n">PK6_IN_PU</span><span class="p">,</span>
		<span class="n">PK5_FN</span><span class="p">,</span> <span class="n">PK5_OUT</span><span class="p">,</span> <span class="n">PK5_IN</span><span class="p">,</span> <span class="n">PK5_IN_PU</span><span class="p">,</span>
		<span class="n">PK4_FN</span><span class="p">,</span> <span class="n">PK4_OUT</span><span class="p">,</span> <span class="n">PK4_IN</span><span class="p">,</span> <span class="n">PK4_IN_PU</span><span class="p">,</span>
		<span class="n">PK3_FN</span><span class="p">,</span> <span class="n">PK3_OUT</span><span class="p">,</span> <span class="n">PK3_IN</span><span class="p">,</span> <span class="n">PK3_IN_PU</span><span class="p">,</span>
		<span class="n">PK2_FN</span><span class="p">,</span> <span class="n">PK2_OUT</span><span class="p">,</span> <span class="n">PK2_IN</span><span class="p">,</span> <span class="n">PK2_IN_PU</span><span class="p">,</span>
		<span class="n">PK1_FN</span><span class="p">,</span> <span class="n">PK1_OUT</span><span class="p">,</span> <span class="n">PK1_IN</span><span class="p">,</span> <span class="n">PK1_IN_PU</span><span class="p">,</span>
		<span class="n">PK0_FN</span><span class="p">,</span> <span class="n">PK0_OUT</span><span class="p">,</span> <span class="n">PK0_IN</span><span class="p">,</span> <span class="n">PK0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PLCR&quot;</span><span class="p">,</span> <span class="mh">0xffe70014</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PL7_FN</span><span class="p">,</span> <span class="n">PL7_OUT</span><span class="p">,</span> <span class="n">PL7_IN</span><span class="p">,</span> <span class="n">PL7_IN_PU</span><span class="p">,</span>
		<span class="n">PL6_FN</span><span class="p">,</span> <span class="n">PL6_OUT</span><span class="p">,</span> <span class="n">PL6_IN</span><span class="p">,</span> <span class="n">PL6_IN_PU</span><span class="p">,</span>
		<span class="n">PL5_FN</span><span class="p">,</span> <span class="n">PL5_OUT</span><span class="p">,</span> <span class="n">PL5_IN</span><span class="p">,</span> <span class="n">PL5_IN_PU</span><span class="p">,</span>
		<span class="n">PL4_FN</span><span class="p">,</span> <span class="n">PL4_OUT</span><span class="p">,</span> <span class="n">PL4_IN</span><span class="p">,</span> <span class="n">PL4_IN_PU</span><span class="p">,</span>
		<span class="n">PL3_FN</span><span class="p">,</span> <span class="n">PL3_OUT</span><span class="p">,</span> <span class="n">PL3_IN</span><span class="p">,</span> <span class="n">PL3_IN_PU</span><span class="p">,</span>
		<span class="n">PL2_FN</span><span class="p">,</span> <span class="n">PL2_OUT</span><span class="p">,</span> <span class="n">PL2_IN</span><span class="p">,</span> <span class="n">PL2_IN_PU</span><span class="p">,</span>
		<span class="n">PL1_FN</span><span class="p">,</span> <span class="n">PL1_OUT</span><span class="p">,</span> <span class="n">PL1_IN</span><span class="p">,</span> <span class="n">PL1_IN_PU</span><span class="p">,</span>
		<span class="n">PL0_FN</span><span class="p">,</span> <span class="n">PL0_OUT</span><span class="p">,</span> <span class="n">PL0_IN</span><span class="p">,</span> <span class="n">PL0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PMCR&quot;</span><span class="p">,</span> <span class="mh">0xffe70016</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PM1_FN</span><span class="p">,</span> <span class="n">PM1_OUT</span><span class="p">,</span> <span class="n">PM1_IN</span><span class="p">,</span> <span class="n">PM1_IN_PU</span><span class="p">,</span>
		<span class="n">PM0_FN</span><span class="p">,</span> <span class="n">PM0_OUT</span><span class="p">,</span> <span class="n">PM0_IN</span><span class="p">,</span> <span class="n">PM0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PNCR&quot;</span><span class="p">,</span> <span class="mh">0xffe70018</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PN7_FN</span><span class="p">,</span> <span class="n">PN7_OUT</span><span class="p">,</span> <span class="n">PN7_IN</span><span class="p">,</span> <span class="n">PN7_IN_PU</span><span class="p">,</span>
		<span class="n">PN6_FN</span><span class="p">,</span> <span class="n">PN6_OUT</span><span class="p">,</span> <span class="n">PN6_IN</span><span class="p">,</span> <span class="n">PN6_IN_PU</span><span class="p">,</span>
		<span class="n">PN5_FN</span><span class="p">,</span> <span class="n">PN5_OUT</span><span class="p">,</span> <span class="n">PN5_IN</span><span class="p">,</span> <span class="n">PN5_IN_PU</span><span class="p">,</span>
		<span class="n">PN4_FN</span><span class="p">,</span> <span class="n">PN4_OUT</span><span class="p">,</span> <span class="n">PN4_IN</span><span class="p">,</span> <span class="n">PN4_IN_PU</span><span class="p">,</span>
		<span class="n">PN3_FN</span><span class="p">,</span> <span class="n">PN3_OUT</span><span class="p">,</span> <span class="n">PN3_IN</span><span class="p">,</span> <span class="n">PN3_IN_PU</span><span class="p">,</span>
		<span class="n">PN2_FN</span><span class="p">,</span> <span class="n">PN2_OUT</span><span class="p">,</span> <span class="n">PN2_IN</span><span class="p">,</span> <span class="n">PN2_IN_PU</span><span class="p">,</span>
		<span class="n">PN1_FN</span><span class="p">,</span> <span class="n">PN1_OUT</span><span class="p">,</span> <span class="n">PN1_IN</span><span class="p">,</span> <span class="n">PN1_IN_PU</span><span class="p">,</span>
		<span class="n">PN0_FN</span><span class="p">,</span> <span class="n">PN0_OUT</span><span class="p">,</span> <span class="n">PN0_IN</span><span class="p">,</span> <span class="n">PN0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PPCR&quot;</span><span class="p">,</span> <span class="mh">0xffe7001a</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PP5_FN</span><span class="p">,</span> <span class="n">PP5_OUT</span><span class="p">,</span> <span class="n">PP5_IN</span><span class="p">,</span> <span class="n">PP5_IN_PU</span><span class="p">,</span>
		<span class="n">PP4_FN</span><span class="p">,</span> <span class="n">PP4_OUT</span><span class="p">,</span> <span class="n">PP4_IN</span><span class="p">,</span> <span class="n">PP4_IN_PU</span><span class="p">,</span>
		<span class="n">PP3_FN</span><span class="p">,</span> <span class="n">PP3_OUT</span><span class="p">,</span> <span class="n">PP3_IN</span><span class="p">,</span> <span class="n">PP3_IN_PU</span><span class="p">,</span>
		<span class="n">PP2_FN</span><span class="p">,</span> <span class="n">PP2_OUT</span><span class="p">,</span> <span class="n">PP2_IN</span><span class="p">,</span> <span class="n">PP2_IN_PU</span><span class="p">,</span>
		<span class="n">PP1_FN</span><span class="p">,</span> <span class="n">PP1_OUT</span><span class="p">,</span> <span class="n">PP1_IN</span><span class="p">,</span> <span class="n">PP1_IN_PU</span><span class="p">,</span>
		<span class="n">PP0_FN</span><span class="p">,</span> <span class="n">PP0_OUT</span><span class="p">,</span> <span class="n">PP0_IN</span><span class="p">,</span> <span class="n">PP0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PQCR&quot;</span><span class="p">,</span> <span class="mh">0xffe7001c</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PQ4_FN</span><span class="p">,</span> <span class="n">PQ4_OUT</span><span class="p">,</span> <span class="n">PQ4_IN</span><span class="p">,</span> <span class="n">PQ4_IN_PU</span><span class="p">,</span>
		<span class="n">PQ3_FN</span><span class="p">,</span> <span class="n">PQ3_OUT</span><span class="p">,</span> <span class="n">PQ3_IN</span><span class="p">,</span> <span class="n">PQ3_IN_PU</span><span class="p">,</span>
		<span class="n">PQ2_FN</span><span class="p">,</span> <span class="n">PQ2_OUT</span><span class="p">,</span> <span class="n">PQ2_IN</span><span class="p">,</span> <span class="n">PQ2_IN_PU</span><span class="p">,</span>
		<span class="n">PQ1_FN</span><span class="p">,</span> <span class="n">PQ1_OUT</span><span class="p">,</span> <span class="n">PQ1_IN</span><span class="p">,</span> <span class="n">PQ1_IN_PU</span><span class="p">,</span>
		<span class="n">PQ0_FN</span><span class="p">,</span> <span class="n">PQ0_OUT</span><span class="p">,</span> <span class="n">PQ0_IN</span><span class="p">,</span> <span class="n">PQ0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PRCR&quot;</span><span class="p">,</span> <span class="mh">0xffe7001e</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PR3_FN</span><span class="p">,</span> <span class="n">PR3_OUT</span><span class="p">,</span> <span class="n">PR3_IN</span><span class="p">,</span> <span class="n">PR3_IN_PU</span><span class="p">,</span>
		<span class="n">PR2_FN</span><span class="p">,</span> <span class="n">PR2_OUT</span><span class="p">,</span> <span class="n">PR2_IN</span><span class="p">,</span> <span class="n">PR2_IN_PU</span><span class="p">,</span>
		<span class="n">PR1_FN</span><span class="p">,</span> <span class="n">PR1_OUT</span><span class="p">,</span> <span class="n">PR1_IN</span><span class="p">,</span> <span class="n">PR1_IN_PU</span><span class="p">,</span>
		<span class="n">PR0_FN</span><span class="p">,</span> <span class="n">PR0_OUT</span><span class="p">,</span> <span class="n">PR0_IN</span><span class="p">,</span> <span class="n">PR0_IN_PU</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;P1MSELR&quot;</span><span class="p">,</span> <span class="mh">0xffe70080</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">P1MSEL15_0</span><span class="p">,</span> <span class="n">P1MSEL15_1</span><span class="p">,</span>
		<span class="n">P1MSEL14_0</span><span class="p">,</span> <span class="n">P1MSEL14_1</span><span class="p">,</span>
		<span class="n">P1MSEL13_0</span><span class="p">,</span> <span class="n">P1MSEL13_1</span><span class="p">,</span>
		<span class="n">P1MSEL12_0</span><span class="p">,</span> <span class="n">P1MSEL12_1</span><span class="p">,</span>
		<span class="n">P1MSEL11_0</span><span class="p">,</span> <span class="n">P1MSEL11_1</span><span class="p">,</span>
		<span class="n">P1MSEL10_0</span><span class="p">,</span> <span class="n">P1MSEL10_1</span><span class="p">,</span>
		<span class="n">P1MSEL9_0</span><span class="p">,</span> <span class="n">P1MSEL9_1</span><span class="p">,</span>
		<span class="n">P1MSEL8_0</span><span class="p">,</span> <span class="n">P1MSEL8_1</span><span class="p">,</span>
		<span class="n">P1MSEL7_0</span><span class="p">,</span> <span class="n">P1MSEL7_1</span><span class="p">,</span>
		<span class="n">P1MSEL6_0</span><span class="p">,</span> <span class="n">P1MSEL6_1</span><span class="p">,</span>
		<span class="n">P1MSEL5_0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">P1MSEL4_0</span><span class="p">,</span> <span class="n">P1MSEL4_1</span><span class="p">,</span>
		<span class="n">P1MSEL3_0</span><span class="p">,</span> <span class="n">P1MSEL3_1</span><span class="p">,</span>
		<span class="n">P1MSEL2_0</span><span class="p">,</span> <span class="n">P1MSEL2_1</span><span class="p">,</span>
		<span class="n">P1MSEL1_0</span><span class="p">,</span> <span class="n">P1MSEL1_1</span><span class="p">,</span>
		<span class="n">P1MSEL0_0</span><span class="p">,</span> <span class="n">P1MSEL0_1</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;P2MSELR&quot;</span><span class="p">,</span> <span class="mh">0xffe70082</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">P2MSEL2_0</span><span class="p">,</span> <span class="n">P2MSEL2_1</span><span class="p">,</span>
		<span class="n">P2MSEL1_0</span><span class="p">,</span> <span class="n">P2MSEL1_1</span><span class="p">,</span>
		<span class="n">P2MSEL0_0</span><span class="p">,</span> <span class="n">P2MSEL0_1</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_data_reg</span> <span class="n">pinmux_data_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PADR&quot;</span><span class="p">,</span> <span class="mh">0xffe70020</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PA7_DATA</span><span class="p">,</span> <span class="n">PA6_DATA</span><span class="p">,</span> <span class="n">PA5_DATA</span><span class="p">,</span> <span class="n">PA4_DATA</span><span class="p">,</span>
		<span class="n">PA3_DATA</span><span class="p">,</span> <span class="n">PA2_DATA</span><span class="p">,</span> <span class="n">PA1_DATA</span><span class="p">,</span> <span class="n">PA0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PBDR&quot;</span><span class="p">,</span> <span class="mh">0xffe70022</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PB7_DATA</span><span class="p">,</span> <span class="n">PB6_DATA</span><span class="p">,</span> <span class="n">PB5_DATA</span><span class="p">,</span> <span class="n">PB4_DATA</span><span class="p">,</span>
		<span class="n">PB3_DATA</span><span class="p">,</span> <span class="n">PB2_DATA</span><span class="p">,</span> <span class="n">PB1_DATA</span><span class="p">,</span> <span class="n">PB0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PCDR&quot;</span><span class="p">,</span> <span class="mh">0xffe70024</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PC7_DATA</span><span class="p">,</span> <span class="n">PC6_DATA</span><span class="p">,</span> <span class="n">PC5_DATA</span><span class="p">,</span> <span class="n">PC4_DATA</span><span class="p">,</span>
		<span class="n">PC3_DATA</span><span class="p">,</span> <span class="n">PC2_DATA</span><span class="p">,</span> <span class="n">PC1_DATA</span><span class="p">,</span> <span class="n">PC0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PDDR&quot;</span><span class="p">,</span> <span class="mh">0xffe70026</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PD7_DATA</span><span class="p">,</span> <span class="n">PD6_DATA</span><span class="p">,</span> <span class="n">PD5_DATA</span><span class="p">,</span> <span class="n">PD4_DATA</span><span class="p">,</span>
		<span class="n">PD3_DATA</span><span class="p">,</span> <span class="n">PD2_DATA</span><span class="p">,</span> <span class="n">PD1_DATA</span><span class="p">,</span> <span class="n">PD0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PEDR&quot;</span><span class="p">,</span> <span class="mh">0xffe70028</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PE5_DATA</span><span class="p">,</span> <span class="n">PE4_DATA</span><span class="p">,</span>
		<span class="n">PE3_DATA</span><span class="p">,</span> <span class="n">PE2_DATA</span><span class="p">,</span> <span class="n">PE1_DATA</span><span class="p">,</span> <span class="n">PE0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PFDR&quot;</span><span class="p">,</span> <span class="mh">0xffe7002a</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PF7_DATA</span><span class="p">,</span> <span class="n">PF6_DATA</span><span class="p">,</span> <span class="n">PF5_DATA</span><span class="p">,</span> <span class="n">PF4_DATA</span><span class="p">,</span>
		<span class="n">PF3_DATA</span><span class="p">,</span> <span class="n">PF2_DATA</span><span class="p">,</span> <span class="n">PF1_DATA</span><span class="p">,</span> <span class="n">PF0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PGDR&quot;</span><span class="p">,</span> <span class="mh">0xffe7002c</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PG7_DATA</span><span class="p">,</span> <span class="n">PG6_DATA</span><span class="p">,</span> <span class="n">PG5_DATA</span><span class="p">,</span> <span class="n">PG4_DATA</span><span class="p">,</span>
		<span class="n">PG3_DATA</span><span class="p">,</span> <span class="n">PG2_DATA</span><span class="p">,</span> <span class="n">PG1_DATA</span><span class="p">,</span> <span class="n">PG0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PHDR&quot;</span><span class="p">,</span> <span class="mh">0xffe7002e</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PH7_DATA</span><span class="p">,</span> <span class="n">PH6_DATA</span><span class="p">,</span> <span class="n">PH5_DATA</span><span class="p">,</span> <span class="n">PH4_DATA</span><span class="p">,</span>
		<span class="n">PH3_DATA</span><span class="p">,</span> <span class="n">PH2_DATA</span><span class="p">,</span> <span class="n">PH1_DATA</span><span class="p">,</span> <span class="n">PH0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PJDR&quot;</span><span class="p">,</span> <span class="mh">0xffe70030</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PJ7_DATA</span><span class="p">,</span> <span class="n">PJ6_DATA</span><span class="p">,</span> <span class="n">PJ5_DATA</span><span class="p">,</span> <span class="n">PJ4_DATA</span><span class="p">,</span>
		<span class="n">PJ3_DATA</span><span class="p">,</span> <span class="n">PJ2_DATA</span><span class="p">,</span> <span class="n">PJ1_DATA</span><span class="p">,</span> <span class="n">PJ0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PKDR&quot;</span><span class="p">,</span> <span class="mh">0xffe70032</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PK7_DATA</span><span class="p">,</span> <span class="n">PK6_DATA</span><span class="p">,</span> <span class="n">PK5_DATA</span><span class="p">,</span> <span class="n">PK4_DATA</span><span class="p">,</span>
		<span class="n">PK3_DATA</span><span class="p">,</span> <span class="n">PK2_DATA</span><span class="p">,</span> <span class="n">PK1_DATA</span><span class="p">,</span> <span class="n">PK0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PLDR&quot;</span><span class="p">,</span> <span class="mh">0xffe70034</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PL7_DATA</span><span class="p">,</span> <span class="n">PL6_DATA</span><span class="p">,</span> <span class="n">PL5_DATA</span><span class="p">,</span> <span class="n">PL4_DATA</span><span class="p">,</span>
		<span class="n">PL3_DATA</span><span class="p">,</span> <span class="n">PL2_DATA</span><span class="p">,</span> <span class="n">PL1_DATA</span><span class="p">,</span> <span class="n">PL0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PMDR&quot;</span><span class="p">,</span> <span class="mh">0xffe70036</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PM1_DATA</span><span class="p">,</span> <span class="n">PM0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PNDR&quot;</span><span class="p">,</span> <span class="mh">0xffe70038</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PN7_DATA</span><span class="p">,</span> <span class="n">PN6_DATA</span><span class="p">,</span> <span class="n">PN5_DATA</span><span class="p">,</span> <span class="n">PN4_DATA</span><span class="p">,</span>
		<span class="n">PN3_DATA</span><span class="p">,</span> <span class="n">PN2_DATA</span><span class="p">,</span> <span class="n">PN1_DATA</span><span class="p">,</span> <span class="n">PN0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PPDR&quot;</span><span class="p">,</span> <span class="mh">0xffe7003a</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PP5_DATA</span><span class="p">,</span> <span class="n">PP4_DATA</span><span class="p">,</span>
		<span class="n">PP3_DATA</span><span class="p">,</span> <span class="n">PP2_DATA</span><span class="p">,</span> <span class="n">PP1_DATA</span><span class="p">,</span> <span class="n">PP0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PQDR&quot;</span><span class="p">,</span> <span class="mh">0xffe7003c</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PQ4_DATA</span><span class="p">,</span>
		<span class="n">PQ3_DATA</span><span class="p">,</span> <span class="n">PQ2_DATA</span><span class="p">,</span> <span class="n">PQ1_DATA</span><span class="p">,</span> <span class="n">PQ0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PRDR&quot;</span><span class="p">,</span> <span class="mh">0xffe7003e</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PR3_DATA</span><span class="p">,</span> <span class="n">PR2_DATA</span><span class="p">,</span> <span class="n">PR1_DATA</span><span class="p">,</span> <span class="n">PR0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_info</span> <span class="n">sh7785_pinmux_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sh7785_pfc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reserved_id</span> <span class="o">=</span> <span class="n">PINMUX_RESERVED</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_DATA_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_DATA_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_INPUT_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input_pu</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_PULLUP_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_INPUT_PULLUP_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">output</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_OUTPUT_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_OUTPUT_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">mark</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_MARK_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_MARK_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">function</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_FUNCTION_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_FUNCTION_END</span> <span class="p">},</span>

	<span class="p">.</span><span class="n">first_gpio</span> <span class="o">=</span> <span class="n">GPIO_PA7</span><span class="p">,</span>
	<span class="p">.</span><span class="n">last_gpio</span> <span class="o">=</span> <span class="n">GPIO_FN_IRQOUT</span><span class="p">,</span>

	<span class="p">.</span><span class="n">gpios</span> <span class="o">=</span> <span class="n">pinmux_gpios</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cfg_regs</span> <span class="o">=</span> <span class="n">pinmux_config_regs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data_regs</span> <span class="o">=</span> <span class="n">pinmux_data_regs</span><span class="p">,</span>

	<span class="p">.</span><span class="n">gpio_data</span> <span class="o">=</span> <span class="n">pinmux_data</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_data_size</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pinmux_data</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">plat_pinmux_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">register_pinmux</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7785_pinmux_info</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">arch_initcall</span><span class="p">(</span><span class="n">plat_pinmux_setup</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
