// Seed: 3801558762
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input uwire id_2,
    output tri id_3,
    input tri id_4,
    input supply1 id_5,
    output wire id_6,
    output wire id_7,
    input supply0 id_8,
    output wor id_9,
    input wor id_10
    , id_13,
    input uwire id_11
);
  wire id_14;
endmodule
module module_1 #(
    parameter id_9 = 32'd32
) (
    output wor id_0,
    input tri1 id_1,
    output supply1 id_2,
    input tri id_3,
    output tri0 id_4,
    input wor id_5,
    input supply0 id_6,
    input tri0 id_7,
    input supply0 id_8,
    input tri0 _id_9,
    input wand id_10,
    input wire id_11,
    input wire id_12,
    input tri0 id_13,
    input tri1 id_14,
    input uwire id_15
);
  wire [-1 : id_9] id_17;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_14,
      id_4,
      id_1,
      id_1,
      id_4,
      id_4,
      id_14,
      id_2,
      id_12,
      id_7
  );
  assign modCall_1.id_7 = 0;
endmodule
