<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="UART.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Aiso.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Aiso.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Aiso.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Aiso.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Aiso.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Aiso.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Aiso.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Aiso.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Aiso_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Core_Logic.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Core_Logic.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Core_Logic.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Core_Logic.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Core_Logic.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Core_Logic.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Core_Logic.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Core_Logic.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Core_Logic.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Core_Logic.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Core_Logic.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Core_Logic.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Core_Logic.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Core_Logic.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Core_Logic.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Core_Logic.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Core_Logic.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Core_Logic.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Core_Logic.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Core_Logic.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Core_Logic_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Core_Logic_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Core_Logic_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Core_Logic_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Core_Logic_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Core_Logic_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Core_Logic_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Core_Logic_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Core_Logic_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Core_Logic_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Core_Logic_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Core_Logic_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Core_Logic_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Core_Logic_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Core_Logic_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Project3_Full_UART_Top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Project3_Full_UART_Top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Project3_Full_UART_Top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Project3_Full_UART_Top.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Project3_Full_UART_Top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Project3_Full_UART_Top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Project3_Full_UART_Top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Project3_Full_UART_Top.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Project3_Full_UART_Top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Project3_Full_UART_Top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Rx_DataPath_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Rx_Engine.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Rx_Engine.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Rx_Engine.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Rx_Engine.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Rx_Engine.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Rx_Engine.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Rx_Engine.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Rx_Engine.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Rx_Engine_tf_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Rx_Engine_tf_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Rx_Engine_tf_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Rx_Engine_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Tx_Engine.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Tx_Engine.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Tx_Engine.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Tx_Engine.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tx_Engine.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Tx_Engine.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Tx_Engine.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Tx_Engine.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Tx_Engine_Top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Tx_Engine_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="UART_Top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="UART_Top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="UART_Top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="UART_Top.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART_Top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="UART_Top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="UART_Top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="UART_Top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UART_Top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="UART_Top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UART_Top_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UART_Top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="core_logic.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="core_logic.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="core_logic.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1553292551" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1553292550">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553292551" xil_pn:in_ck="-6980526925971004810" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1553292551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Aiso.v"/>
      <outfile xil_pn:name="Baud_Dec.v"/>
      <outfile xil_pn:name="Core_Logic.v"/>
      <outfile xil_pn:name="PED.v"/>
      <outfile xil_pn:name="Rx_DataPath.v"/>
      <outfile xil_pn:name="Rx_Engine.v"/>
      <outfile xil_pn:name="Rx_Engine_Control.v"/>
      <outfile xil_pn:name="Rx_Engine_Control_tf.v"/>
      <outfile xil_pn:name="Rx_Engine_tf.v"/>
      <outfile xil_pn:name="Rx_FSM.v"/>
      <outfile xil_pn:name="Rx_FSM_tf.v"/>
      <outfile xil_pn:name="Rx_Remap.v"/>
      <outfile xil_pn:name="Rx_Remap_tf.v"/>
      <outfile xil_pn:name="Rx_SR_Flop.v"/>
      <outfile xil_pn:name="Rx_Shift_Reg.v"/>
      <outfile xil_pn:name="Rx_Shift_Reg_tf.v"/>
      <outfile xil_pn:name="Rx_bit_counter.v"/>
      <outfile xil_pn:name="Rx_bit_counter_tf.v"/>
      <outfile xil_pn:name="Rx_bit_time_counter.v"/>
      <outfile xil_pn:name="SR_Flop.v"/>
      <outfile xil_pn:name="SR_Flop_Txrdy.v"/>
      <outfile xil_pn:name="Tx_Engine.v"/>
      <outfile xil_pn:name="Tx_Load_Reg.v"/>
      <outfile xil_pn:name="Tx_Parity_Gen_Dec.v"/>
      <outfile xil_pn:name="Tx_SR_Flop.v"/>
      <outfile xil_pn:name="Tx_bit_counter.v"/>
      <outfile xil_pn:name="Tx_bit_time_counter.v"/>
      <outfile xil_pn:name="Tx_shift_register.v"/>
      <outfile xil_pn:name="UART_Top.v"/>
      <outfile xil_pn:name="UART_Top_tf.v"/>
      <outfile xil_pn:name="tramelblaze.v"/>
      <outfile xil_pn:name="tramelblaze_top.v"/>
    </transform>
    <transform xil_pn:end_ts="1553292551" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3813453553067829265" xil_pn:start_ts="1553292551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553292551" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7254951886238040205" xil_pn:start_ts="1553292551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553292551" xil_pn:in_ck="-2834566926428860428" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1538496615839062827" xil_pn:start_ts="1553292551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553292551" xil_pn:in_ck="-6980526925971004810" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1553292551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Aiso.v"/>
      <outfile xil_pn:name="Baud_Dec.v"/>
      <outfile xil_pn:name="Core_Logic.v"/>
      <outfile xil_pn:name="PED.v"/>
      <outfile xil_pn:name="Rx_DataPath.v"/>
      <outfile xil_pn:name="Rx_Engine.v"/>
      <outfile xil_pn:name="Rx_Engine_Control.v"/>
      <outfile xil_pn:name="Rx_Engine_Control_tf.v"/>
      <outfile xil_pn:name="Rx_Engine_tf.v"/>
      <outfile xil_pn:name="Rx_FSM.v"/>
      <outfile xil_pn:name="Rx_FSM_tf.v"/>
      <outfile xil_pn:name="Rx_Remap.v"/>
      <outfile xil_pn:name="Rx_Remap_tf.v"/>
      <outfile xil_pn:name="Rx_SR_Flop.v"/>
      <outfile xil_pn:name="Rx_Shift_Reg.v"/>
      <outfile xil_pn:name="Rx_Shift_Reg_tf.v"/>
      <outfile xil_pn:name="Rx_bit_counter.v"/>
      <outfile xil_pn:name="Rx_bit_counter_tf.v"/>
      <outfile xil_pn:name="Rx_bit_time_counter.v"/>
      <outfile xil_pn:name="SR_Flop.v"/>
      <outfile xil_pn:name="SR_Flop_Txrdy.v"/>
      <outfile xil_pn:name="Tx_Engine.v"/>
      <outfile xil_pn:name="Tx_Load_Reg.v"/>
      <outfile xil_pn:name="Tx_Parity_Gen_Dec.v"/>
      <outfile xil_pn:name="Tx_SR_Flop.v"/>
      <outfile xil_pn:name="Tx_bit_counter.v"/>
      <outfile xil_pn:name="Tx_bit_time_counter.v"/>
      <outfile xil_pn:name="Tx_shift_register.v"/>
      <outfile xil_pn:name="UART_Top.v"/>
      <outfile xil_pn:name="UART_Top_tf.v"/>
      <outfile xil_pn:name="tramelblaze.v"/>
      <outfile xil_pn:name="tramelblaze_top.v"/>
    </transform>
    <transform xil_pn:end_ts="1553292559" xil_pn:in_ck="2123991643998861326" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2039705714113207725" xil_pn:start_ts="1553292551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Rx_Engine_tf_beh.prj"/>
      <outfile xil_pn:name="Rx_Engine_tf_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1553292560" xil_pn:in_ck="-3707201979438186329" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6760069456728625712" xil_pn:start_ts="1553292559">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Rx_Engine_tf_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1525231781" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1525231781">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526320218" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5560666442747722211" xil_pn:start_ts="1526320218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526320218" xil_pn:in_ck="-2834566926428860428" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1538496615839062827" xil_pn:start_ts="1526320218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/scratch_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/scratch_ram.v"/>
      <outfile xil_pn:name="ipcore_dir/stack_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/stack_ram.v"/>
      <outfile xil_pn:name="ipcore_dir/tb_rom.ngc"/>
      <outfile xil_pn:name="ipcore_dir/tb_rom.v"/>
    </transform>
    <transform xil_pn:end_ts="1526320218" xil_pn:in_ck="-6958758172863534559" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1526320218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526320218" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1531316334099822587" xil_pn:start_ts="1526320218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526320218" xil_pn:in_ck="-6958758172863534559" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1526320218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526320218" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6842237766606892469" xil_pn:start_ts="1526320218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526320229" xil_pn:in_ck="1773892676371321855" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-4596911627899392952" xil_pn:start_ts="1526320218">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Rx_Engine.ngr"/>
      <outfile xil_pn:name="Tx_Engine.ngr"/>
      <outfile xil_pn:name="UART_Top.lso"/>
      <outfile xil_pn:name="UART_Top.ngc"/>
      <outfile xil_pn:name="UART_Top.ngr"/>
      <outfile xil_pn:name="UART_Top.prj"/>
      <outfile xil_pn:name="UART_Top.stx"/>
      <outfile xil_pn:name="UART_Top.syr"/>
      <outfile xil_pn:name="UART_Top.xst"/>
      <outfile xil_pn:name="UART_Top_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1525411235" xil_pn:in_ck="-4242731101602420929" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8765716186325646744" xil_pn:start_ts="1525411235">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
