{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 23 19:52:01 2018 " "Info: Processing started: Wed May 23 19:52:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off beat -c beat --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off beat -c beat --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "LXMC " "Info: Assuming node \"LXMC\" is an undefined clock" {  } { { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 528 -160 8 544 "LXMC" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LXMC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "G " "Info: Assuming node \"G\" is an undefined clock" {  } { { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 576 -160 8 592 "G" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "G" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "K1 " "Info: Assuming node \"K1\" is an undefined clock" {  } { { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 560 -160 8 576 "K1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "K1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 544 -160 8 560 "CLK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "2-4:inst1\|inst3 " "Info: Detected gated clock \"2-4:inst1\|inst3\" as buffer" {  } { { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "2-4:inst1\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lxmc:inst5\|inst " "Info: Detected ripple clock \"lxmc:inst5\|inst\" as buffer" {  } { { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 336 240 304 416 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lxmc:inst5\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lxmc:inst5\|inst7 " "Info: Detected gated clock \"lxmc:inst5\|inst7\" as buffer" {  } { { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 264 544 608 312 "inst7" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lxmc:inst5\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "4-1counter:inst\|inst " "Info: Detected ripple clock \"4-1counter:inst\|inst\" as buffer" {  } { { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "4-1counter:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "4-1counter:inst\|inst1 " "Info: Detected ripple clock \"4-1counter:inst\|inst1\" as buffer" {  } { { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 448 512 320 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "4-1counter:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "LXMC register register inst2 inst2 380.08 MHz Internal " "Info: Clock \"LXMC\" Internal fmax is restricted to 380.08 MHz between source register \"inst2\" and destination register \"inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Longest register register " "Info: + Longest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LCFF_X28_Y11_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns inst2~2 2 COMB LCCOMB_X28_Y11_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X28_Y11_N24; Fanout = 1; COMB Node = 'inst2~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { inst2 inst2~2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns inst2 3 REG LCFF_X28_Y11_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst2~2 inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst2 inst2~2 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { inst2 {} inst2~2 {} inst2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.862 ns - Smallest " "Info: - Smallest clock skew is -0.862 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LXMC destination 6.565 ns + Shortest register " "Info: + Shortest clock path from clock \"LXMC\" to destination register is 6.565 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns LXMC 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'LXMC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LXMC } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 528 -160 8 544 "LXMC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.178 ns) 2.453 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X26_Y6_N12 1 " "Info: 2: + IC(1.199 ns) + CELL(0.178 ns) = 2.453 ns; Loc. = LCCOMB_X26_Y6_N12; Fanout = 1; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { LXMC lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 264 544 608 312 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.879 ns) 3.592 ns 4-1counter:inst\|inst 3 REG LCFF_X26_Y6_N27 6 " "Info: 3: + IC(0.260 ns) + CELL(0.879 ns) = 3.592 ns; Loc. = LCFF_X26_Y6_N27; Fanout = 6; REG Node = '4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { lxmc:inst5|inst7 4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.521 ns) 4.484 ns 2-4:inst1\|inst3 4 COMB LCCOMB_X26_Y6_N2 2 " "Info: 4: + IC(0.371 ns) + CELL(0.521 ns) = 4.484 ns; Loc. = LCCOMB_X26_Y6_N2; Fanout = 2; COMB Node = '2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { 4-1counter:inst|inst 2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.602 ns) 6.565 ns inst2 5 REG LCFF_X28_Y11_N25 3 " "Info: 5: + IC(1.479 ns) + CELL(0.602 ns) = 6.565 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.256 ns ( 49.60 % ) " "Info: Total cell delay = 3.256 ns ( 49.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.309 ns ( 50.40 % ) " "Info: Total interconnect delay = 3.309 ns ( 50.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.565 ns" { LXMC lxmc:inst5|inst7 4-1counter:inst|inst 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.565 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.199ns 0.260ns 0.371ns 1.479ns } { 0.000ns 1.076ns 0.178ns 0.879ns 0.521ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LXMC source 7.427 ns - Longest register " "Info: - Longest clock path from clock \"LXMC\" to source register is 7.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns LXMC 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'LXMC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LXMC } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 528 -160 8 544 "LXMC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.178 ns) 2.453 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X26_Y6_N12 1 " "Info: 2: + IC(1.199 ns) + CELL(0.178 ns) = 2.453 ns; Loc. = LCCOMB_X26_Y6_N12; Fanout = 1; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { LXMC lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 264 544 608 312 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.879 ns) 3.592 ns 4-1counter:inst\|inst 3 REG LCFF_X26_Y6_N27 6 " "Info: 3: + IC(0.260 ns) + CELL(0.879 ns) = 3.592 ns; Loc. = LCFF_X26_Y6_N27; Fanout = 6; REG Node = '4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { lxmc:inst5|inst7 4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.879 ns) 4.810 ns 4-1counter:inst\|inst1 4 REG LCFF_X26_Y6_N1 5 " "Info: 4: + IC(0.339 ns) + CELL(0.879 ns) = 4.810 ns; Loc. = LCFF_X26_Y6_N1; Fanout = 5; REG Node = '4-1counter:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { 4-1counter:inst|inst 4-1counter:inst|inst1 } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 448 512 320 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.177 ns) 5.346 ns 2-4:inst1\|inst3 5 COMB LCCOMB_X26_Y6_N2 2 " "Info: 5: + IC(0.359 ns) + CELL(0.177 ns) = 5.346 ns; Loc. = LCCOMB_X26_Y6_N2; Fanout = 2; COMB Node = '2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { 4-1counter:inst|inst1 2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.602 ns) 7.427 ns inst2 6 REG LCFF_X28_Y11_N25 3 " "Info: 6: + IC(1.479 ns) + CELL(0.602 ns) = 7.427 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.791 ns ( 51.04 % ) " "Info: Total cell delay = 3.791 ns ( 51.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.636 ns ( 48.96 % ) " "Info: Total interconnect delay = 3.636 ns ( 48.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.427 ns" { LXMC lxmc:inst5|inst7 4-1counter:inst|inst 4-1counter:inst|inst1 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.427 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 4-1counter:inst|inst1 {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.199ns 0.260ns 0.339ns 0.359ns 1.479ns } { 0.000ns 1.076ns 0.178ns 0.879ns 0.879ns 0.177ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.565 ns" { LXMC lxmc:inst5|inst7 4-1counter:inst|inst 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.565 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.199ns 0.260ns 0.371ns 1.479ns } { 0.000ns 1.076ns 0.178ns 0.879ns 0.521ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.427 ns" { LXMC lxmc:inst5|inst7 4-1counter:inst|inst 4-1counter:inst|inst1 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.427 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 4-1counter:inst|inst1 {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.199ns 0.260ns 0.339ns 0.359ns 1.479ns } { 0.000ns 1.076ns 0.178ns 0.879ns 0.879ns 0.177ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst2 inst2~2 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { inst2 {} inst2~2 {} inst2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.565 ns" { LXMC lxmc:inst5|inst7 4-1counter:inst|inst 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.565 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.199ns 0.260ns 0.371ns 1.479ns } { 0.000ns 1.076ns 0.178ns 0.879ns 0.521ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.427 ns" { LXMC lxmc:inst5|inst7 4-1counter:inst|inst 4-1counter:inst|inst1 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.427 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 4-1counter:inst|inst1 {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.199ns 0.260ns 0.339ns 0.359ns 1.479ns } { 0.000ns 1.076ns 0.178ns 0.879ns 0.879ns 0.177ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst2 {} } {  } {  } "" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "G register register inst2 inst2 405.02 MHz Internal " "Info: Clock \"G\" Internal fmax is restricted to 405.02 MHz between source register \"inst2\" and destination register \"inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Longest register register " "Info: + Longest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LCFF_X28_Y11_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns inst2~2 2 COMB LCCOMB_X28_Y11_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X28_Y11_N24; Fanout = 1; COMB Node = 'inst2~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { inst2 inst2~2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns inst2 3 REG LCFF_X28_Y11_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst2~2 inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst2 inst2~2 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { inst2 {} inst2~2 {} inst2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.862 ns - Smallest " "Info: - Smallest clock skew is -0.862 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "G destination 7.118 ns + Shortest register " "Info: + Shortest clock path from clock \"G\" to destination register is 7.118 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns G 1 CLK PIN_77 1 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_77; Fanout = 1; CLK Node = 'G'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { G } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 576 -160 8 592 "G" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.781 ns) + CELL(0.322 ns) 3.006 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X26_Y6_N12 1 " "Info: 2: + IC(1.781 ns) + CELL(0.322 ns) = 3.006 ns; Loc. = LCCOMB_X26_Y6_N12; Fanout = 1; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.103 ns" { G lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 264 544 608 312 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.879 ns) 4.145 ns 4-1counter:inst\|inst 3 REG LCFF_X26_Y6_N27 6 " "Info: 3: + IC(0.260 ns) + CELL(0.879 ns) = 4.145 ns; Loc. = LCFF_X26_Y6_N27; Fanout = 6; REG Node = '4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { lxmc:inst5|inst7 4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.521 ns) 5.037 ns 2-4:inst1\|inst3 4 COMB LCCOMB_X26_Y6_N2 2 " "Info: 4: + IC(0.371 ns) + CELL(0.521 ns) = 5.037 ns; Loc. = LCCOMB_X26_Y6_N2; Fanout = 2; COMB Node = '2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { 4-1counter:inst|inst 2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.602 ns) 7.118 ns inst2 5 REG LCFF_X28_Y11_N25 3 " "Info: 5: + IC(1.479 ns) + CELL(0.602 ns) = 7.118 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.227 ns ( 45.34 % ) " "Info: Total cell delay = 3.227 ns ( 45.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.891 ns ( 54.66 % ) " "Info: Total interconnect delay = 3.891 ns ( 54.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.118 ns" { G lxmc:inst5|inst7 4-1counter:inst|inst 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.118 ns" { G {} G~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.781ns 0.260ns 0.371ns 1.479ns } { 0.000ns 0.903ns 0.322ns 0.879ns 0.521ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "G source 7.980 ns - Longest register " "Info: - Longest clock path from clock \"G\" to source register is 7.980 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns G 1 CLK PIN_77 1 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_77; Fanout = 1; CLK Node = 'G'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { G } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 576 -160 8 592 "G" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.781 ns) + CELL(0.322 ns) 3.006 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X26_Y6_N12 1 " "Info: 2: + IC(1.781 ns) + CELL(0.322 ns) = 3.006 ns; Loc. = LCCOMB_X26_Y6_N12; Fanout = 1; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.103 ns" { G lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 264 544 608 312 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.879 ns) 4.145 ns 4-1counter:inst\|inst 3 REG LCFF_X26_Y6_N27 6 " "Info: 3: + IC(0.260 ns) + CELL(0.879 ns) = 4.145 ns; Loc. = LCFF_X26_Y6_N27; Fanout = 6; REG Node = '4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { lxmc:inst5|inst7 4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.879 ns) 5.363 ns 4-1counter:inst\|inst1 4 REG LCFF_X26_Y6_N1 5 " "Info: 4: + IC(0.339 ns) + CELL(0.879 ns) = 5.363 ns; Loc. = LCFF_X26_Y6_N1; Fanout = 5; REG Node = '4-1counter:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { 4-1counter:inst|inst 4-1counter:inst|inst1 } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 448 512 320 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.177 ns) 5.899 ns 2-4:inst1\|inst3 5 COMB LCCOMB_X26_Y6_N2 2 " "Info: 5: + IC(0.359 ns) + CELL(0.177 ns) = 5.899 ns; Loc. = LCCOMB_X26_Y6_N2; Fanout = 2; COMB Node = '2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { 4-1counter:inst|inst1 2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.602 ns) 7.980 ns inst2 6 REG LCFF_X28_Y11_N25 3 " "Info: 6: + IC(1.479 ns) + CELL(0.602 ns) = 7.980 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.762 ns ( 47.14 % ) " "Info: Total cell delay = 3.762 ns ( 47.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.218 ns ( 52.86 % ) " "Info: Total interconnect delay = 4.218 ns ( 52.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.980 ns" { G lxmc:inst5|inst7 4-1counter:inst|inst 4-1counter:inst|inst1 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.980 ns" { G {} G~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 4-1counter:inst|inst1 {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.781ns 0.260ns 0.339ns 0.359ns 1.479ns } { 0.000ns 0.903ns 0.322ns 0.879ns 0.879ns 0.177ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.118 ns" { G lxmc:inst5|inst7 4-1counter:inst|inst 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.118 ns" { G {} G~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.781ns 0.260ns 0.371ns 1.479ns } { 0.000ns 0.903ns 0.322ns 0.879ns 0.521ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.980 ns" { G lxmc:inst5|inst7 4-1counter:inst|inst 4-1counter:inst|inst1 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.980 ns" { G {} G~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 4-1counter:inst|inst1 {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.781ns 0.260ns 0.339ns 0.359ns 1.479ns } { 0.000ns 0.903ns 0.322ns 0.879ns 0.879ns 0.177ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst2 inst2~2 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { inst2 {} inst2~2 {} inst2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.118 ns" { G lxmc:inst5|inst7 4-1counter:inst|inst 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.118 ns" { G {} G~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.781ns 0.260ns 0.371ns 1.479ns } { 0.000ns 0.903ns 0.322ns 0.879ns 0.521ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.980 ns" { G lxmc:inst5|inst7 4-1counter:inst|inst 4-1counter:inst|inst1 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.980 ns" { G {} G~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 4-1counter:inst|inst1 {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.781ns 0.260ns 0.339ns 0.359ns 1.479ns } { 0.000ns 0.903ns 0.322ns 0.879ns 0.879ns 0.177ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst2 {} } {  } {  } "" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "K1 register register inst2 inst2 405.02 MHz Internal " "Info: Clock \"K1\" Internal fmax is restricted to 405.02 MHz between source register \"inst2\" and destination register \"inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Longest register register " "Info: + Longest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LCFF_X28_Y11_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns inst2~2 2 COMB LCCOMB_X28_Y11_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X28_Y11_N24; Fanout = 1; COMB Node = 'inst2~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { inst2 inst2~2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns inst2 3 REG LCFF_X28_Y11_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst2~2 inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst2 inst2~2 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { inst2 {} inst2~2 {} inst2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.862 ns - Smallest " "Info: - Smallest clock skew is -0.862 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "K1 destination 7.032 ns + Shortest register " "Info: + Shortest clock path from clock \"K1\" to destination register is 7.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns K1 1 CLK PIN_80 2 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_80; Fanout = 2; CLK Node = 'K1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { K1 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 560 -160 8 576 "K1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.483 ns) 2.920 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X26_Y6_N12 1 " "Info: 2: + IC(1.524 ns) + CELL(0.483 ns) = 2.920 ns; Loc. = LCCOMB_X26_Y6_N12; Fanout = 1; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.007 ns" { K1 lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 264 544 608 312 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.879 ns) 4.059 ns 4-1counter:inst\|inst 3 REG LCFF_X26_Y6_N27 6 " "Info: 3: + IC(0.260 ns) + CELL(0.879 ns) = 4.059 ns; Loc. = LCFF_X26_Y6_N27; Fanout = 6; REG Node = '4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { lxmc:inst5|inst7 4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.521 ns) 4.951 ns 2-4:inst1\|inst3 4 COMB LCCOMB_X26_Y6_N2 2 " "Info: 4: + IC(0.371 ns) + CELL(0.521 ns) = 4.951 ns; Loc. = LCCOMB_X26_Y6_N2; Fanout = 2; COMB Node = '2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { 4-1counter:inst|inst 2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.602 ns) 7.032 ns inst2 5 REG LCFF_X28_Y11_N25 3 " "Info: 5: + IC(1.479 ns) + CELL(0.602 ns) = 7.032 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.398 ns ( 48.32 % ) " "Info: Total cell delay = 3.398 ns ( 48.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.634 ns ( 51.68 % ) " "Info: Total interconnect delay = 3.634 ns ( 51.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.032 ns" { K1 lxmc:inst5|inst7 4-1counter:inst|inst 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.032 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.524ns 0.260ns 0.371ns 1.479ns } { 0.000ns 0.913ns 0.483ns 0.879ns 0.521ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "K1 source 7.894 ns - Longest register " "Info: - Longest clock path from clock \"K1\" to source register is 7.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns K1 1 CLK PIN_80 2 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_80; Fanout = 2; CLK Node = 'K1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { K1 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 560 -160 8 576 "K1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.483 ns) 2.920 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X26_Y6_N12 1 " "Info: 2: + IC(1.524 ns) + CELL(0.483 ns) = 2.920 ns; Loc. = LCCOMB_X26_Y6_N12; Fanout = 1; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.007 ns" { K1 lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 264 544 608 312 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.879 ns) 4.059 ns 4-1counter:inst\|inst 3 REG LCFF_X26_Y6_N27 6 " "Info: 3: + IC(0.260 ns) + CELL(0.879 ns) = 4.059 ns; Loc. = LCFF_X26_Y6_N27; Fanout = 6; REG Node = '4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { lxmc:inst5|inst7 4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.879 ns) 5.277 ns 4-1counter:inst\|inst1 4 REG LCFF_X26_Y6_N1 5 " "Info: 4: + IC(0.339 ns) + CELL(0.879 ns) = 5.277 ns; Loc. = LCFF_X26_Y6_N1; Fanout = 5; REG Node = '4-1counter:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { 4-1counter:inst|inst 4-1counter:inst|inst1 } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 448 512 320 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.177 ns) 5.813 ns 2-4:inst1\|inst3 5 COMB LCCOMB_X26_Y6_N2 2 " "Info: 5: + IC(0.359 ns) + CELL(0.177 ns) = 5.813 ns; Loc. = LCCOMB_X26_Y6_N2; Fanout = 2; COMB Node = '2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { 4-1counter:inst|inst1 2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.602 ns) 7.894 ns inst2 6 REG LCFF_X28_Y11_N25 3 " "Info: 6: + IC(1.479 ns) + CELL(0.602 ns) = 7.894 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.933 ns ( 49.82 % ) " "Info: Total cell delay = 3.933 ns ( 49.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.961 ns ( 50.18 % ) " "Info: Total interconnect delay = 3.961 ns ( 50.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.894 ns" { K1 lxmc:inst5|inst7 4-1counter:inst|inst 4-1counter:inst|inst1 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.894 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 4-1counter:inst|inst1 {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.524ns 0.260ns 0.339ns 0.359ns 1.479ns } { 0.000ns 0.913ns 0.483ns 0.879ns 0.879ns 0.177ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.032 ns" { K1 lxmc:inst5|inst7 4-1counter:inst|inst 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.032 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.524ns 0.260ns 0.371ns 1.479ns } { 0.000ns 0.913ns 0.483ns 0.879ns 0.521ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.894 ns" { K1 lxmc:inst5|inst7 4-1counter:inst|inst 4-1counter:inst|inst1 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.894 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 4-1counter:inst|inst1 {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.524ns 0.260ns 0.339ns 0.359ns 1.479ns } { 0.000ns 0.913ns 0.483ns 0.879ns 0.879ns 0.177ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst2 inst2~2 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { inst2 {} inst2~2 {} inst2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.032 ns" { K1 lxmc:inst5|inst7 4-1counter:inst|inst 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.032 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.524ns 0.260ns 0.371ns 1.479ns } { 0.000ns 0.913ns 0.483ns 0.879ns 0.521ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.894 ns" { K1 lxmc:inst5|inst7 4-1counter:inst|inst 4-1counter:inst|inst1 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.894 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 4-1counter:inst|inst1 {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.524ns 0.260ns 0.339ns 0.359ns 1.479ns } { 0.000ns 0.913ns 0.483ns 0.879ns 0.879ns 0.177ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst2 {} } {  } {  } "" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register inst2 inst2 380.08 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 380.08 MHz between source register \"inst2\" and destination register \"inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Longest register register " "Info: + Longest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LCFF_X28_Y11_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns inst2~2 2 COMB LCCOMB_X28_Y11_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X28_Y11_N24; Fanout = 1; COMB Node = 'inst2~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { inst2 inst2~2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns inst2 3 REG LCFF_X28_Y11_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst2~2 inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst2 inst2~2 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { inst2 {} inst2~2 {} inst2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.862 ns - Smallest " "Info: - Smallest clock skew is -0.862 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.778 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 8.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 544 -160 8 560 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.879 ns) 2.998 ns lxmc:inst5\|inst 2 REG LCFF_X32_Y6_N9 1 " "Info: 2: + IC(1.043 ns) + CELL(0.879 ns) = 2.998 ns; Loc. = LCFF_X32_Y6_N9; Fanout = 1; REG Node = 'lxmc:inst5\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { CLK lxmc:inst5|inst } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 336 240 304 416 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.505 ns) 4.666 ns lxmc:inst5\|inst7 3 COMB LCCOMB_X26_Y6_N12 1 " "Info: 3: + IC(1.163 ns) + CELL(0.505 ns) = 4.666 ns; Loc. = LCCOMB_X26_Y6_N12; Fanout = 1; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { lxmc:inst5|inst lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 264 544 608 312 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.879 ns) 5.805 ns 4-1counter:inst\|inst 4 REG LCFF_X26_Y6_N27 6 " "Info: 4: + IC(0.260 ns) + CELL(0.879 ns) = 5.805 ns; Loc. = LCFF_X26_Y6_N27; Fanout = 6; REG Node = '4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { lxmc:inst5|inst7 4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.521 ns) 6.697 ns 2-4:inst1\|inst3 5 COMB LCCOMB_X26_Y6_N2 2 " "Info: 5: + IC(0.371 ns) + CELL(0.521 ns) = 6.697 ns; Loc. = LCCOMB_X26_Y6_N2; Fanout = 2; COMB Node = '2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { 4-1counter:inst|inst 2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.602 ns) 8.778 ns inst2 6 REG LCFF_X28_Y11_N25 3 " "Info: 6: + IC(1.479 ns) + CELL(0.602 ns) = 8.778 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.462 ns ( 50.83 % ) " "Info: Total cell delay = 4.462 ns ( 50.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.316 ns ( 49.17 % ) " "Info: Total interconnect delay = 4.316 ns ( 49.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.778 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 4-1counter:inst|inst 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.778 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.043ns 1.163ns 0.260ns 0.371ns 1.479ns } { 0.000ns 1.076ns 0.879ns 0.505ns 0.879ns 0.521ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.640 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 9.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 544 -160 8 560 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.879 ns) 2.998 ns lxmc:inst5\|inst 2 REG LCFF_X32_Y6_N9 1 " "Info: 2: + IC(1.043 ns) + CELL(0.879 ns) = 2.998 ns; Loc. = LCFF_X32_Y6_N9; Fanout = 1; REG Node = 'lxmc:inst5\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { CLK lxmc:inst5|inst } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 336 240 304 416 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.505 ns) 4.666 ns lxmc:inst5\|inst7 3 COMB LCCOMB_X26_Y6_N12 1 " "Info: 3: + IC(1.163 ns) + CELL(0.505 ns) = 4.666 ns; Loc. = LCCOMB_X26_Y6_N12; Fanout = 1; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { lxmc:inst5|inst lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 264 544 608 312 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.879 ns) 5.805 ns 4-1counter:inst\|inst 4 REG LCFF_X26_Y6_N27 6 " "Info: 4: + IC(0.260 ns) + CELL(0.879 ns) = 5.805 ns; Loc. = LCFF_X26_Y6_N27; Fanout = 6; REG Node = '4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { lxmc:inst5|inst7 4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.879 ns) 7.023 ns 4-1counter:inst\|inst1 5 REG LCFF_X26_Y6_N1 5 " "Info: 5: + IC(0.339 ns) + CELL(0.879 ns) = 7.023 ns; Loc. = LCFF_X26_Y6_N1; Fanout = 5; REG Node = '4-1counter:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { 4-1counter:inst|inst 4-1counter:inst|inst1 } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 448 512 320 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.177 ns) 7.559 ns 2-4:inst1\|inst3 6 COMB LCCOMB_X26_Y6_N2 2 " "Info: 6: + IC(0.359 ns) + CELL(0.177 ns) = 7.559 ns; Loc. = LCCOMB_X26_Y6_N2; Fanout = 2; COMB Node = '2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { 4-1counter:inst|inst1 2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.602 ns) 9.640 ns inst2 7 REG LCFF_X28_Y11_N25 3 " "Info: 7: + IC(1.479 ns) + CELL(0.602 ns) = 9.640 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.997 ns ( 51.84 % ) " "Info: Total cell delay = 4.997 ns ( 51.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.643 ns ( 48.16 % ) " "Info: Total interconnect delay = 4.643 ns ( 48.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.640 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 4-1counter:inst|inst 4-1counter:inst|inst1 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.640 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 4-1counter:inst|inst1 {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.043ns 1.163ns 0.260ns 0.339ns 0.359ns 1.479ns } { 0.000ns 1.076ns 0.879ns 0.505ns 0.879ns 0.879ns 0.177ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.778 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 4-1counter:inst|inst 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.778 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.043ns 1.163ns 0.260ns 0.371ns 1.479ns } { 0.000ns 1.076ns 0.879ns 0.505ns 0.879ns 0.521ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.640 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 4-1counter:inst|inst 4-1counter:inst|inst1 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.640 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 4-1counter:inst|inst1 {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.043ns 1.163ns 0.260ns 0.339ns 0.359ns 1.479ns } { 0.000ns 1.076ns 0.879ns 0.505ns 0.879ns 0.879ns 0.177ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst2 inst2~2 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { inst2 {} inst2~2 {} inst2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.778 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 4-1counter:inst|inst 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.778 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.043ns 1.163ns 0.260ns 0.371ns 1.479ns } { 0.000ns 1.076ns 0.879ns 0.505ns 0.879ns 0.521ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.640 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 4-1counter:inst|inst 4-1counter:inst|inst1 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.640 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 4-1counter:inst|inst1 {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.043ns 1.163ns 0.260ns 0.339ns 0.359ns 1.479ns } { 0.000ns 1.076ns 0.879ns 0.505ns 0.879ns 0.879ns 0.177ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst2 {} } {  } {  } "" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "LXMC 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"LXMC\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst2 inst2 LXMC 417 ps " "Info: Found hold time violation between source  pin or register \"inst2\" and destination pin or register \"inst2\" for clock \"LXMC\" (Hold time is 417 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.862 ns + Largest " "Info: + Largest clock skew is 0.862 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LXMC destination 7.427 ns + Longest register " "Info: + Longest clock path from clock \"LXMC\" to destination register is 7.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns LXMC 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'LXMC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LXMC } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 528 -160 8 544 "LXMC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.178 ns) 2.453 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X26_Y6_N12 1 " "Info: 2: + IC(1.199 ns) + CELL(0.178 ns) = 2.453 ns; Loc. = LCCOMB_X26_Y6_N12; Fanout = 1; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { LXMC lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 264 544 608 312 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.879 ns) 3.592 ns 4-1counter:inst\|inst 3 REG LCFF_X26_Y6_N27 6 " "Info: 3: + IC(0.260 ns) + CELL(0.879 ns) = 3.592 ns; Loc. = LCFF_X26_Y6_N27; Fanout = 6; REG Node = '4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { lxmc:inst5|inst7 4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.879 ns) 4.810 ns 4-1counter:inst\|inst1 4 REG LCFF_X26_Y6_N1 5 " "Info: 4: + IC(0.339 ns) + CELL(0.879 ns) = 4.810 ns; Loc. = LCFF_X26_Y6_N1; Fanout = 5; REG Node = '4-1counter:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { 4-1counter:inst|inst 4-1counter:inst|inst1 } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 448 512 320 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.177 ns) 5.346 ns 2-4:inst1\|inst3 5 COMB LCCOMB_X26_Y6_N2 2 " "Info: 5: + IC(0.359 ns) + CELL(0.177 ns) = 5.346 ns; Loc. = LCCOMB_X26_Y6_N2; Fanout = 2; COMB Node = '2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { 4-1counter:inst|inst1 2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.602 ns) 7.427 ns inst2 6 REG LCFF_X28_Y11_N25 3 " "Info: 6: + IC(1.479 ns) + CELL(0.602 ns) = 7.427 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.791 ns ( 51.04 % ) " "Info: Total cell delay = 3.791 ns ( 51.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.636 ns ( 48.96 % ) " "Info: Total interconnect delay = 3.636 ns ( 48.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.427 ns" { LXMC lxmc:inst5|inst7 4-1counter:inst|inst 4-1counter:inst|inst1 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.427 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 4-1counter:inst|inst1 {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.199ns 0.260ns 0.339ns 0.359ns 1.479ns } { 0.000ns 1.076ns 0.178ns 0.879ns 0.879ns 0.177ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LXMC source 6.565 ns - Shortest register " "Info: - Shortest clock path from clock \"LXMC\" to source register is 6.565 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns LXMC 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'LXMC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LXMC } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 528 -160 8 544 "LXMC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.178 ns) 2.453 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X26_Y6_N12 1 " "Info: 2: + IC(1.199 ns) + CELL(0.178 ns) = 2.453 ns; Loc. = LCCOMB_X26_Y6_N12; Fanout = 1; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { LXMC lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 264 544 608 312 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.879 ns) 3.592 ns 4-1counter:inst\|inst 3 REG LCFF_X26_Y6_N27 6 " "Info: 3: + IC(0.260 ns) + CELL(0.879 ns) = 3.592 ns; Loc. = LCFF_X26_Y6_N27; Fanout = 6; REG Node = '4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { lxmc:inst5|inst7 4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.521 ns) 4.484 ns 2-4:inst1\|inst3 4 COMB LCCOMB_X26_Y6_N2 2 " "Info: 4: + IC(0.371 ns) + CELL(0.521 ns) = 4.484 ns; Loc. = LCCOMB_X26_Y6_N2; Fanout = 2; COMB Node = '2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { 4-1counter:inst|inst 2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.602 ns) 6.565 ns inst2 5 REG LCFF_X28_Y11_N25 3 " "Info: 5: + IC(1.479 ns) + CELL(0.602 ns) = 6.565 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.256 ns ( 49.60 % ) " "Info: Total cell delay = 3.256 ns ( 49.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.309 ns ( 50.40 % ) " "Info: Total interconnect delay = 3.309 ns ( 50.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.565 ns" { LXMC lxmc:inst5|inst7 4-1counter:inst|inst 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.565 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.199ns 0.260ns 0.371ns 1.479ns } { 0.000ns 1.076ns 0.178ns 0.879ns 0.521ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.427 ns" { LXMC lxmc:inst5|inst7 4-1counter:inst|inst 4-1counter:inst|inst1 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.427 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 4-1counter:inst|inst1 {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.199ns 0.260ns 0.339ns 0.359ns 1.479ns } { 0.000ns 1.076ns 0.178ns 0.879ns 0.879ns 0.177ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.565 ns" { LXMC lxmc:inst5|inst7 4-1counter:inst|inst 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.565 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.199ns 0.260ns 0.371ns 1.479ns } { 0.000ns 1.076ns 0.178ns 0.879ns 0.521ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns - Shortest register register " "Info: - Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LCFF_X28_Y11_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns inst2~2 2 COMB LCCOMB_X28_Y11_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X28_Y11_N24; Fanout = 1; COMB Node = 'inst2~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { inst2 inst2~2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns inst2 3 REG LCFF_X28_Y11_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst2~2 inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst2 inst2~2 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { inst2 {} inst2~2 {} inst2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.427 ns" { LXMC lxmc:inst5|inst7 4-1counter:inst|inst 4-1counter:inst|inst1 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.427 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 4-1counter:inst|inst1 {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.199ns 0.260ns 0.339ns 0.359ns 1.479ns } { 0.000ns 1.076ns 0.178ns 0.879ns 0.879ns 0.177ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.565 ns" { LXMC lxmc:inst5|inst7 4-1counter:inst|inst 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.565 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.199ns 0.260ns 0.371ns 1.479ns } { 0.000ns 1.076ns 0.178ns 0.879ns 0.521ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst2 inst2~2 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { inst2 {} inst2~2 {} inst2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "G 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"G\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst2 inst2 G 417 ps " "Info: Found hold time violation between source  pin or register \"inst2\" and destination pin or register \"inst2\" for clock \"G\" (Hold time is 417 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.862 ns + Largest " "Info: + Largest clock skew is 0.862 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "G destination 7.980 ns + Longest register " "Info: + Longest clock path from clock \"G\" to destination register is 7.980 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns G 1 CLK PIN_77 1 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_77; Fanout = 1; CLK Node = 'G'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { G } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 576 -160 8 592 "G" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.781 ns) + CELL(0.322 ns) 3.006 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X26_Y6_N12 1 " "Info: 2: + IC(1.781 ns) + CELL(0.322 ns) = 3.006 ns; Loc. = LCCOMB_X26_Y6_N12; Fanout = 1; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.103 ns" { G lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 264 544 608 312 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.879 ns) 4.145 ns 4-1counter:inst\|inst 3 REG LCFF_X26_Y6_N27 6 " "Info: 3: + IC(0.260 ns) + CELL(0.879 ns) = 4.145 ns; Loc. = LCFF_X26_Y6_N27; Fanout = 6; REG Node = '4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { lxmc:inst5|inst7 4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.879 ns) 5.363 ns 4-1counter:inst\|inst1 4 REG LCFF_X26_Y6_N1 5 " "Info: 4: + IC(0.339 ns) + CELL(0.879 ns) = 5.363 ns; Loc. = LCFF_X26_Y6_N1; Fanout = 5; REG Node = '4-1counter:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { 4-1counter:inst|inst 4-1counter:inst|inst1 } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 448 512 320 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.177 ns) 5.899 ns 2-4:inst1\|inst3 5 COMB LCCOMB_X26_Y6_N2 2 " "Info: 5: + IC(0.359 ns) + CELL(0.177 ns) = 5.899 ns; Loc. = LCCOMB_X26_Y6_N2; Fanout = 2; COMB Node = '2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { 4-1counter:inst|inst1 2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.602 ns) 7.980 ns inst2 6 REG LCFF_X28_Y11_N25 3 " "Info: 6: + IC(1.479 ns) + CELL(0.602 ns) = 7.980 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.762 ns ( 47.14 % ) " "Info: Total cell delay = 3.762 ns ( 47.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.218 ns ( 52.86 % ) " "Info: Total interconnect delay = 4.218 ns ( 52.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.980 ns" { G lxmc:inst5|inst7 4-1counter:inst|inst 4-1counter:inst|inst1 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.980 ns" { G {} G~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 4-1counter:inst|inst1 {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.781ns 0.260ns 0.339ns 0.359ns 1.479ns } { 0.000ns 0.903ns 0.322ns 0.879ns 0.879ns 0.177ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "G source 7.118 ns - Shortest register " "Info: - Shortest clock path from clock \"G\" to source register is 7.118 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns G 1 CLK PIN_77 1 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_77; Fanout = 1; CLK Node = 'G'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { G } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 576 -160 8 592 "G" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.781 ns) + CELL(0.322 ns) 3.006 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X26_Y6_N12 1 " "Info: 2: + IC(1.781 ns) + CELL(0.322 ns) = 3.006 ns; Loc. = LCCOMB_X26_Y6_N12; Fanout = 1; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.103 ns" { G lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 264 544 608 312 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.879 ns) 4.145 ns 4-1counter:inst\|inst 3 REG LCFF_X26_Y6_N27 6 " "Info: 3: + IC(0.260 ns) + CELL(0.879 ns) = 4.145 ns; Loc. = LCFF_X26_Y6_N27; Fanout = 6; REG Node = '4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { lxmc:inst5|inst7 4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.521 ns) 5.037 ns 2-4:inst1\|inst3 4 COMB LCCOMB_X26_Y6_N2 2 " "Info: 4: + IC(0.371 ns) + CELL(0.521 ns) = 5.037 ns; Loc. = LCCOMB_X26_Y6_N2; Fanout = 2; COMB Node = '2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { 4-1counter:inst|inst 2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.602 ns) 7.118 ns inst2 5 REG LCFF_X28_Y11_N25 3 " "Info: 5: + IC(1.479 ns) + CELL(0.602 ns) = 7.118 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.227 ns ( 45.34 % ) " "Info: Total cell delay = 3.227 ns ( 45.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.891 ns ( 54.66 % ) " "Info: Total interconnect delay = 3.891 ns ( 54.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.118 ns" { G lxmc:inst5|inst7 4-1counter:inst|inst 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.118 ns" { G {} G~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.781ns 0.260ns 0.371ns 1.479ns } { 0.000ns 0.903ns 0.322ns 0.879ns 0.521ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.980 ns" { G lxmc:inst5|inst7 4-1counter:inst|inst 4-1counter:inst|inst1 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.980 ns" { G {} G~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 4-1counter:inst|inst1 {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.781ns 0.260ns 0.339ns 0.359ns 1.479ns } { 0.000ns 0.903ns 0.322ns 0.879ns 0.879ns 0.177ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.118 ns" { G lxmc:inst5|inst7 4-1counter:inst|inst 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.118 ns" { G {} G~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.781ns 0.260ns 0.371ns 1.479ns } { 0.000ns 0.903ns 0.322ns 0.879ns 0.521ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns - Shortest register register " "Info: - Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LCFF_X28_Y11_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns inst2~2 2 COMB LCCOMB_X28_Y11_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X28_Y11_N24; Fanout = 1; COMB Node = 'inst2~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { inst2 inst2~2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns inst2 3 REG LCFF_X28_Y11_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst2~2 inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst2 inst2~2 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { inst2 {} inst2~2 {} inst2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.980 ns" { G lxmc:inst5|inst7 4-1counter:inst|inst 4-1counter:inst|inst1 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.980 ns" { G {} G~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 4-1counter:inst|inst1 {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.781ns 0.260ns 0.339ns 0.359ns 1.479ns } { 0.000ns 0.903ns 0.322ns 0.879ns 0.879ns 0.177ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.118 ns" { G lxmc:inst5|inst7 4-1counter:inst|inst 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.118 ns" { G {} G~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.781ns 0.260ns 0.371ns 1.479ns } { 0.000ns 0.903ns 0.322ns 0.879ns 0.521ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst2 inst2~2 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { inst2 {} inst2~2 {} inst2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "K1 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"K1\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst2 inst2 K1 417 ps " "Info: Found hold time violation between source  pin or register \"inst2\" and destination pin or register \"inst2\" for clock \"K1\" (Hold time is 417 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.862 ns + Largest " "Info: + Largest clock skew is 0.862 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "K1 destination 7.894 ns + Longest register " "Info: + Longest clock path from clock \"K1\" to destination register is 7.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns K1 1 CLK PIN_80 2 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_80; Fanout = 2; CLK Node = 'K1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { K1 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 560 -160 8 576 "K1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.483 ns) 2.920 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X26_Y6_N12 1 " "Info: 2: + IC(1.524 ns) + CELL(0.483 ns) = 2.920 ns; Loc. = LCCOMB_X26_Y6_N12; Fanout = 1; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.007 ns" { K1 lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 264 544 608 312 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.879 ns) 4.059 ns 4-1counter:inst\|inst 3 REG LCFF_X26_Y6_N27 6 " "Info: 3: + IC(0.260 ns) + CELL(0.879 ns) = 4.059 ns; Loc. = LCFF_X26_Y6_N27; Fanout = 6; REG Node = '4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { lxmc:inst5|inst7 4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.879 ns) 5.277 ns 4-1counter:inst\|inst1 4 REG LCFF_X26_Y6_N1 5 " "Info: 4: + IC(0.339 ns) + CELL(0.879 ns) = 5.277 ns; Loc. = LCFF_X26_Y6_N1; Fanout = 5; REG Node = '4-1counter:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { 4-1counter:inst|inst 4-1counter:inst|inst1 } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 448 512 320 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.177 ns) 5.813 ns 2-4:inst1\|inst3 5 COMB LCCOMB_X26_Y6_N2 2 " "Info: 5: + IC(0.359 ns) + CELL(0.177 ns) = 5.813 ns; Loc. = LCCOMB_X26_Y6_N2; Fanout = 2; COMB Node = '2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { 4-1counter:inst|inst1 2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.602 ns) 7.894 ns inst2 6 REG LCFF_X28_Y11_N25 3 " "Info: 6: + IC(1.479 ns) + CELL(0.602 ns) = 7.894 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.933 ns ( 49.82 % ) " "Info: Total cell delay = 3.933 ns ( 49.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.961 ns ( 50.18 % ) " "Info: Total interconnect delay = 3.961 ns ( 50.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.894 ns" { K1 lxmc:inst5|inst7 4-1counter:inst|inst 4-1counter:inst|inst1 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.894 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 4-1counter:inst|inst1 {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.524ns 0.260ns 0.339ns 0.359ns 1.479ns } { 0.000ns 0.913ns 0.483ns 0.879ns 0.879ns 0.177ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "K1 source 7.032 ns - Shortest register " "Info: - Shortest clock path from clock \"K1\" to source register is 7.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns K1 1 CLK PIN_80 2 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_80; Fanout = 2; CLK Node = 'K1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { K1 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 560 -160 8 576 "K1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.483 ns) 2.920 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X26_Y6_N12 1 " "Info: 2: + IC(1.524 ns) + CELL(0.483 ns) = 2.920 ns; Loc. = LCCOMB_X26_Y6_N12; Fanout = 1; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.007 ns" { K1 lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 264 544 608 312 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.879 ns) 4.059 ns 4-1counter:inst\|inst 3 REG LCFF_X26_Y6_N27 6 " "Info: 3: + IC(0.260 ns) + CELL(0.879 ns) = 4.059 ns; Loc. = LCFF_X26_Y6_N27; Fanout = 6; REG Node = '4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { lxmc:inst5|inst7 4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.521 ns) 4.951 ns 2-4:inst1\|inst3 4 COMB LCCOMB_X26_Y6_N2 2 " "Info: 4: + IC(0.371 ns) + CELL(0.521 ns) = 4.951 ns; Loc. = LCCOMB_X26_Y6_N2; Fanout = 2; COMB Node = '2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { 4-1counter:inst|inst 2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.602 ns) 7.032 ns inst2 5 REG LCFF_X28_Y11_N25 3 " "Info: 5: + IC(1.479 ns) + CELL(0.602 ns) = 7.032 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.398 ns ( 48.32 % ) " "Info: Total cell delay = 3.398 ns ( 48.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.634 ns ( 51.68 % ) " "Info: Total interconnect delay = 3.634 ns ( 51.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.032 ns" { K1 lxmc:inst5|inst7 4-1counter:inst|inst 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.032 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.524ns 0.260ns 0.371ns 1.479ns } { 0.000ns 0.913ns 0.483ns 0.879ns 0.521ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.894 ns" { K1 lxmc:inst5|inst7 4-1counter:inst|inst 4-1counter:inst|inst1 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.894 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 4-1counter:inst|inst1 {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.524ns 0.260ns 0.339ns 0.359ns 1.479ns } { 0.000ns 0.913ns 0.483ns 0.879ns 0.879ns 0.177ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.032 ns" { K1 lxmc:inst5|inst7 4-1counter:inst|inst 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.032 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.524ns 0.260ns 0.371ns 1.479ns } { 0.000ns 0.913ns 0.483ns 0.879ns 0.521ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns - Shortest register register " "Info: - Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LCFF_X28_Y11_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns inst2~2 2 COMB LCCOMB_X28_Y11_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X28_Y11_N24; Fanout = 1; COMB Node = 'inst2~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { inst2 inst2~2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns inst2 3 REG LCFF_X28_Y11_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst2~2 inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst2 inst2~2 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { inst2 {} inst2~2 {} inst2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.894 ns" { K1 lxmc:inst5|inst7 4-1counter:inst|inst 4-1counter:inst|inst1 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.894 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 4-1counter:inst|inst1 {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.524ns 0.260ns 0.339ns 0.359ns 1.479ns } { 0.000ns 0.913ns 0.483ns 0.879ns 0.879ns 0.177ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.032 ns" { K1 lxmc:inst5|inst7 4-1counter:inst|inst 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.032 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.524ns 0.260ns 0.371ns 1.479ns } { 0.000ns 0.913ns 0.483ns 0.879ns 0.521ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst2 inst2~2 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { inst2 {} inst2~2 {} inst2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst2 inst2 CLK 417 ps " "Info: Found hold time violation between source  pin or register \"inst2\" and destination pin or register \"inst2\" for clock \"CLK\" (Hold time is 417 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.862 ns + Largest " "Info: + Largest clock skew is 0.862 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 9.640 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 9.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 544 -160 8 560 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.879 ns) 2.998 ns lxmc:inst5\|inst 2 REG LCFF_X32_Y6_N9 1 " "Info: 2: + IC(1.043 ns) + CELL(0.879 ns) = 2.998 ns; Loc. = LCFF_X32_Y6_N9; Fanout = 1; REG Node = 'lxmc:inst5\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { CLK lxmc:inst5|inst } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 336 240 304 416 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.505 ns) 4.666 ns lxmc:inst5\|inst7 3 COMB LCCOMB_X26_Y6_N12 1 " "Info: 3: + IC(1.163 ns) + CELL(0.505 ns) = 4.666 ns; Loc. = LCCOMB_X26_Y6_N12; Fanout = 1; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { lxmc:inst5|inst lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 264 544 608 312 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.879 ns) 5.805 ns 4-1counter:inst\|inst 4 REG LCFF_X26_Y6_N27 6 " "Info: 4: + IC(0.260 ns) + CELL(0.879 ns) = 5.805 ns; Loc. = LCFF_X26_Y6_N27; Fanout = 6; REG Node = '4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { lxmc:inst5|inst7 4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.879 ns) 7.023 ns 4-1counter:inst\|inst1 5 REG LCFF_X26_Y6_N1 5 " "Info: 5: + IC(0.339 ns) + CELL(0.879 ns) = 7.023 ns; Loc. = LCFF_X26_Y6_N1; Fanout = 5; REG Node = '4-1counter:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { 4-1counter:inst|inst 4-1counter:inst|inst1 } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 448 512 320 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.177 ns) 7.559 ns 2-4:inst1\|inst3 6 COMB LCCOMB_X26_Y6_N2 2 " "Info: 6: + IC(0.359 ns) + CELL(0.177 ns) = 7.559 ns; Loc. = LCCOMB_X26_Y6_N2; Fanout = 2; COMB Node = '2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { 4-1counter:inst|inst1 2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.602 ns) 9.640 ns inst2 7 REG LCFF_X28_Y11_N25 3 " "Info: 7: + IC(1.479 ns) + CELL(0.602 ns) = 9.640 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.997 ns ( 51.84 % ) " "Info: Total cell delay = 4.997 ns ( 51.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.643 ns ( 48.16 % ) " "Info: Total interconnect delay = 4.643 ns ( 48.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.640 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 4-1counter:inst|inst 4-1counter:inst|inst1 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.640 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 4-1counter:inst|inst1 {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.043ns 1.163ns 0.260ns 0.339ns 0.359ns 1.479ns } { 0.000ns 1.076ns 0.879ns 0.505ns 0.879ns 0.879ns 0.177ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.778 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 8.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 544 -160 8 560 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.879 ns) 2.998 ns lxmc:inst5\|inst 2 REG LCFF_X32_Y6_N9 1 " "Info: 2: + IC(1.043 ns) + CELL(0.879 ns) = 2.998 ns; Loc. = LCFF_X32_Y6_N9; Fanout = 1; REG Node = 'lxmc:inst5\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { CLK lxmc:inst5|inst } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 336 240 304 416 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.505 ns) 4.666 ns lxmc:inst5\|inst7 3 COMB LCCOMB_X26_Y6_N12 1 " "Info: 3: + IC(1.163 ns) + CELL(0.505 ns) = 4.666 ns; Loc. = LCCOMB_X26_Y6_N12; Fanout = 1; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { lxmc:inst5|inst lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 264 544 608 312 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.879 ns) 5.805 ns 4-1counter:inst\|inst 4 REG LCFF_X26_Y6_N27 6 " "Info: 4: + IC(0.260 ns) + CELL(0.879 ns) = 5.805 ns; Loc. = LCFF_X26_Y6_N27; Fanout = 6; REG Node = '4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { lxmc:inst5|inst7 4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.521 ns) 6.697 ns 2-4:inst1\|inst3 5 COMB LCCOMB_X26_Y6_N2 2 " "Info: 5: + IC(0.371 ns) + CELL(0.521 ns) = 6.697 ns; Loc. = LCCOMB_X26_Y6_N2; Fanout = 2; COMB Node = '2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { 4-1counter:inst|inst 2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.602 ns) 8.778 ns inst2 6 REG LCFF_X28_Y11_N25 3 " "Info: 6: + IC(1.479 ns) + CELL(0.602 ns) = 8.778 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.462 ns ( 50.83 % ) " "Info: Total cell delay = 4.462 ns ( 50.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.316 ns ( 49.17 % ) " "Info: Total interconnect delay = 4.316 ns ( 49.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.778 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 4-1counter:inst|inst 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.778 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.043ns 1.163ns 0.260ns 0.371ns 1.479ns } { 0.000ns 1.076ns 0.879ns 0.505ns 0.879ns 0.521ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.640 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 4-1counter:inst|inst 4-1counter:inst|inst1 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.640 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 4-1counter:inst|inst1 {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.043ns 1.163ns 0.260ns 0.339ns 0.359ns 1.479ns } { 0.000ns 1.076ns 0.879ns 0.505ns 0.879ns 0.879ns 0.177ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.778 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 4-1counter:inst|inst 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.778 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.043ns 1.163ns 0.260ns 0.371ns 1.479ns } { 0.000ns 1.076ns 0.879ns 0.505ns 0.879ns 0.521ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns - Shortest register register " "Info: - Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LCFF_X28_Y11_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns inst2~2 2 COMB LCCOMB_X28_Y11_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X28_Y11_N24; Fanout = 1; COMB Node = 'inst2~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { inst2 inst2~2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns inst2 3 REG LCFF_X28_Y11_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst2~2 inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst2 inst2~2 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { inst2 {} inst2~2 {} inst2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.640 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 4-1counter:inst|inst 4-1counter:inst|inst1 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.640 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 4-1counter:inst|inst1 {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.043ns 1.163ns 0.260ns 0.339ns 0.359ns 1.479ns } { 0.000ns 1.076ns 0.879ns 0.505ns 0.879ns 0.879ns 0.177ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.778 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 4-1counter:inst|inst 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.778 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.043ns 1.163ns 0.260ns 0.371ns 1.479ns } { 0.000ns 1.076ns 0.879ns 0.505ns 0.879ns 0.521ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst2 inst2~2 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { inst2 {} inst2~2 {} inst2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK W1 inst2 14.744 ns register " "Info: tco from clock \"CLK\" to destination pin \"W1\" through register \"inst2\" is 14.744 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.640 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 9.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 544 -160 8 560 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.879 ns) 2.998 ns lxmc:inst5\|inst 2 REG LCFF_X32_Y6_N9 1 " "Info: 2: + IC(1.043 ns) + CELL(0.879 ns) = 2.998 ns; Loc. = LCFF_X32_Y6_N9; Fanout = 1; REG Node = 'lxmc:inst5\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { CLK lxmc:inst5|inst } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 336 240 304 416 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.505 ns) 4.666 ns lxmc:inst5\|inst7 3 COMB LCCOMB_X26_Y6_N12 1 " "Info: 3: + IC(1.163 ns) + CELL(0.505 ns) = 4.666 ns; Loc. = LCCOMB_X26_Y6_N12; Fanout = 1; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { lxmc:inst5|inst lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 264 544 608 312 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.879 ns) 5.805 ns 4-1counter:inst\|inst 4 REG LCFF_X26_Y6_N27 6 " "Info: 4: + IC(0.260 ns) + CELL(0.879 ns) = 5.805 ns; Loc. = LCFF_X26_Y6_N27; Fanout = 6; REG Node = '4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { lxmc:inst5|inst7 4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.879 ns) 7.023 ns 4-1counter:inst\|inst1 5 REG LCFF_X26_Y6_N1 5 " "Info: 5: + IC(0.339 ns) + CELL(0.879 ns) = 7.023 ns; Loc. = LCFF_X26_Y6_N1; Fanout = 5; REG Node = '4-1counter:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { 4-1counter:inst|inst 4-1counter:inst|inst1 } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 448 512 320 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.177 ns) 7.559 ns 2-4:inst1\|inst3 6 COMB LCCOMB_X26_Y6_N2 2 " "Info: 6: + IC(0.359 ns) + CELL(0.177 ns) = 7.559 ns; Loc. = LCCOMB_X26_Y6_N2; Fanout = 2; COMB Node = '2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { 4-1counter:inst|inst1 2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.602 ns) 9.640 ns inst2 7 REG LCFF_X28_Y11_N25 3 " "Info: 7: + IC(1.479 ns) + CELL(0.602 ns) = 9.640 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.997 ns ( 51.84 % ) " "Info: Total cell delay = 4.997 ns ( 51.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.643 ns ( 48.16 % ) " "Info: Total interconnect delay = 4.643 ns ( 48.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.640 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 4-1counter:inst|inst 4-1counter:inst|inst1 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.640 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 4-1counter:inst|inst1 {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.043ns 1.163ns 0.260ns 0.339ns 0.359ns 1.479ns } { 0.000ns 1.076ns 0.879ns 0.505ns 0.879ns 0.879ns 0.177ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.827 ns + Longest register pin " "Info: + Longest register to pin delay is 4.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LCFF_X28_Y11_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y11_N25; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.762 ns) + CELL(3.065 ns) 4.827 ns W1 2 PIN PIN_151 0 " "Info: 2: + IC(1.762 ns) + CELL(3.065 ns) = 4.827 ns; Loc. = PIN_151; Fanout = 0; PIN Node = 'W1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.827 ns" { inst2 W1 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 696 768 944 712 "W1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.065 ns ( 63.50 % ) " "Info: Total cell delay = 3.065 ns ( 63.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.762 ns ( 36.50 % ) " "Info: Total interconnect delay = 1.762 ns ( 36.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.827 ns" { inst2 W1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.827 ns" { inst2 {} W1 {} } { 0.000ns 1.762ns } { 0.000ns 3.065ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.640 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 4-1counter:inst|inst 4-1counter:inst|inst1 2-4:inst1|inst3 inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.640 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} 4-1counter:inst|inst {} 4-1counter:inst|inst1 {} 2-4:inst1|inst3 {} inst2 {} } { 0.000ns 0.000ns 1.043ns 1.163ns 0.260ns 0.339ns 0.359ns 1.479ns } { 0.000ns 1.076ns 0.879ns 0.505ns 0.879ns 0.879ns 0.177ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.827 ns" { inst2 W1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.827 ns" { inst2 {} W1 {} } { 0.000ns 1.762ns } { 0.000ns 3.065ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 23 19:52:01 2018 " "Info: Processing ended: Wed May 23 19:52:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
