{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1593839859035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1593839859035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 03 22:17:38 2020 " "Processing started: Fri Jul 03 22:17:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1593839859035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1593839859035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map lab1_vhdl1 -c lab1_vhdl1 --generate_functional_sim_netlist " "Command: quartus_map lab1_vhdl1 -c lab1_vhdl1 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1593839859035 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1593839859227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_vhdl1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1_vhdl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1_vhdl1-Behavior " "Found design unit 1: lab1_vhdl1-Behavior" {  } { { "lab1_vhdl1.vhd" "" { Text "H:/Quartus/COE328/Lab1_328/lab1_vhdl1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593839859609 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1_vhdl1 " "Found entity 1: lab1_vhdl1" {  } { { "lab1_vhdl1.vhd" "" { Text "H:/Quartus/COE328/Lab1_328/lab1_vhdl1.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593839859609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593839859609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1schm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1schm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab1schm " "Found entity 1: lab1schm" {  } { { "lab1schm.bdf" "" { Schematic "H:/Quartus/COE328/Lab1_328/lab1schm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593839859611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593839859611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_vhdl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1_vhdl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1_vhdl2-Behavior " "Found design unit 1: lab1_vhdl2-Behavior" {  } { { "lab1_vhdl2.vhd" "" { Text "H:/Quartus/COE328/Lab1_328/lab1_vhdl2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593839859613 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1_vhdl2 " "Found entity 1: lab1_vhdl2" {  } { { "lab1_vhdl2.vhd" "" { Text "H:/Quartus/COE328/Lab1_328/lab1_vhdl2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593839859613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593839859613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block4 " "Found entity 1: Block4" {  } { { "Block4.bdf" "" { Schematic "H:/Quartus/COE328/Lab1_328/Block4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593839859614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593839859614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_schm2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1_schm2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_schm2 " "Found entity 1: lab1_schm2" {  } { { "lab1_schm2.bdf" "" { Schematic "H:/Quartus/COE328/Lab1_328/lab1_schm2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593839859616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593839859616 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1_vhdl1 " "Elaborating entity \"lab1_vhdl1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1593839859636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4615 " "Peak virtual memory: 4615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593839859759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 03 22:17:39 2020 " "Processing ended: Fri Jul 03 22:17:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593839859759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593839859759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593839859759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1593839859759 ""}
