Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jan 29 15:37:38 2025
| Host         : LAPTOP-IUC6KUAA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Comunicazione_seriale_control_sets_placed.rpt
| Design       : Comunicazione_seriale
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   103 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              39 |           12 |
| Yes          | No                    | No                     |              22 |            4 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+----------------------------------+--------------------------------------------+------------------+----------------+--------------+
|          Clock Signal          |           Enable Signal          |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+----------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  nodo_a/rc_A/write_reg_i_1_n_0 |                                  |                                            |                1 |              1 |         1.00 |
| ~nodo_a/tx_uart/stbeCur[1]     |                                  |                                            |                1 |              1 |         1.00 |
|  nodo_b/rc_B/DONE_reg_i_1_n_0  |                                  |                                            |                1 |              1 |         1.00 |
|  nodo_b/rc_B/RD_reg_i_1_n_0    |                                  |                                            |                1 |              1 |         1.00 |
|  nodo_b/rc_B/Write_reg_i_1_n_0 |                                  |                                            |                1 |              1 |         1.00 |
|  rx_uart/rClk                  |                                  |                                            |                2 |              2 |         1.00 |
|  nodo_a/tx_uart/tClk           |                                  |                                            |                1 |              3 |         3.00 |
|  nodo_a/tx_uart/tClk           |                                  | nodo_a/tx_uart/tClkRST                     |                1 |              4 |         4.00 |
|  nodo_a/tx_uart/tClk           | nodo_a/tx_uart/tfSReg[7]_i_1_n_0 |                                            |                1 |              4 |         4.00 |
|  nodo_a/tx_uart/tClk           | nodo_a/tx_uart/tfSReg[7]_i_1_n_0 | nodo_a/tx_uart/tfSReg[5]_i_1_n_0           |                1 |              4 |         4.00 |
|  nodo_a/tx_uart/rClk           |                                  |                                            |                1 |              4 |         4.00 |
|  rx_uart/rClk                  |                                  | nodo_b/rx_uart/ctRst                       |                1 |              4 |         4.00 |
|  rx_uart/rClk                  | nodo_b/rx_uart/CE                | nodo_b/rc_B/FSM_onehot_curr_state_reg[3]_0 |                1 |              4 |         4.00 |
|  rx_uart/rClk                  | nodo_b/rx_uart/dataIncr          | nodo_b/rx_uart/dataRST                     |                1 |              4 |         4.00 |
|  clck_IBUF_BUFG                |                                  | rx_rst_IBUF                                |                1 |              5 |         5.00 |
|  clck_IBUF_BUFG                |                                  | tx_rst_IBUF                                |                2 |              8 |         4.00 |
|  rx_uart/rClk                  | nodo_b/rx_uart/rdReg0            |                                            |                1 |              8 |         8.00 |
|  clck_IBUF_BUFG                |                                  | nodo_a/tx_uart/clear                       |                3 |              9 |         3.00 |
|  clck_IBUF_BUFG                |                                  | nodo_b/rx_uart/clkDiv[8]_i_1__0_n_0        |                4 |              9 |         2.25 |
|  clck_IBUF_BUFG                |                                  |                                            |                4 |             10 |         2.50 |
|  rx_uart/rClk                  | nodo_b/rx_uart/dataIncr          |                                            |                2 |             10 |         5.00 |
|  clck_IBUF_BUFG                | nodo_b/rc_B/temp_write           |                                            |                2 |             12 |         6.00 |
+--------------------------------+----------------------------------+--------------------------------------------+------------------+----------------+--------------+


