// Seed: 3324582371
module module_0 (
    id_1,
    id_2,
    module_0,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5, id_6;
  logic id_7;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_5,
      id_4
  );
  output wire id_8;
  output logic [7:0] id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_7[1] = id_3;
endmodule
