// Seed: 890014730
module module_0 (
    input tri1 id_0,
    input tri id_1,
    output wire id_2,
    output supply1 id_3,
    input tri id_4,
    input uwire id_5,
    input uwire id_6,
    input wor id_7,
    input tri id_8,
    input tri1 id_9,
    output uwire id_10,
    input tri0 id_11,
    input tri1 id_12,
    output tri0 id_13,
    input tri0 id_14,
    input supply1 id_15,
    input tri0 id_16,
    input tri0 id_17
);
endmodule
module module_1 (
    output uwire id_0,
    output tri id_1,
    output tri0 id_2,
    output wire id_3,
    output logic id_4,
    output tri1 id_5,
    input uwire id_6
    , id_23,
    input supply1 id_7,
    input supply1 id_8,
    input wand id_9,
    input uwire id_10,
    input uwire id_11,
    input logic id_12,
    input wire id_13,
    input wand id_14,
    output tri id_15,
    output uwire id_16,
    input tri1 id_17,
    output supply0 id_18,
    input wire id_19,
    output wor id_20,
    input tri0 id_21
);
  module_0(
      id_19,
      id_11,
      id_20,
      id_20,
      id_11,
      id_11,
      id_13,
      id_19,
      id_19,
      id_9,
      id_3,
      id_8,
      id_7,
      id_2,
      id_6,
      id_17,
      id_10,
      id_6
  );
  always @(1 or negedge id_21) begin
    id_4 <= id_12;
    id_3  = id_23;
    id_16 = 1'b0;
  end
  wire id_24;
  wire id_25;
endmodule
