

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:256:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
3d035f1c221dff4c1b059f7701634ea5  /sciclone/data20/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=scalarProd.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP "
Parsing file _cuobjdump_complete_output_EwVdQA
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: scalarProd.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: scalarProd.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13scalarProdGPUPfS_S_ii : hostFun 0x0x404ea1, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42258_35_non_const_accumResult32" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13scalarProdGPUPfS_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13scalarProdGPUPfS_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x020 (_1.ptx:70) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:81) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:99) @%p4 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x198 (_1.ptx:125) @%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d0 (_1.ptx:135) @%p6 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f0 (_1.ptx:143) @%p7 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x290 (_1.ptx:166) @%p8 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2b0 (_1.ptx:172) @%p9 bra $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:182) add.u32 %r2, %r2, %r8;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x300 (_1.ptx:184) @%p10 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13scalarProdGPUPfS_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_2USH3k"
Running: cat _ptx_2USH3k | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_EWYzP5
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_EWYzP5 --output-file  /dev/null 2> _ptx_2USH3kinfo"
GPGPU-Sim PTX: Kernel '_Z13scalarProdGPUPfS_S_ii' : regs=18, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_2USH3k _ptx2_EWYzP5 _ptx_2USH3kinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Initializing data...
...allocating CPU memory.
...allocating GPU memory.
...generating input data in CPU mem.
...copying input data to GPU mem.
Data init done.
Executing GPU kernel...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404ea1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13scalarProdGPUPfS_S_ii' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
kernel '_Z13scalarProdGPUPfS_S_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 46080 (ipc=92.2) sim_rate=23040 (inst/sec) elapsed = 0:0:00:02 / Sun Feb 28 21:33:52 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(8,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(21,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(71,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(48,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(63,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(86,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(59,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 741184 (ipc=494.1) sim_rate=247061 (inst/sec) elapsed = 0:0:00:03 / Sun Feb 28 21:33:53 2016
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(77,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 897472 (ipc=448.7) sim_rate=224368 (inst/sec) elapsed = 0:0:00:04 / Sun Feb 28 21:33:54 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(84,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(35,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(89,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1207648 (ipc=301.9) sim_rate=241529 (inst/sec) elapsed = 0:0:00:05 / Sun Feb 28 21:33:55 2016
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(57,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(28,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(48,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1432320 (ipc=286.5) sim_rate=238720 (inst/sec) elapsed = 0:0:00:06 / Sun Feb 28 21:33:56 2016
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(25,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(55,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(42,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(50,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 1800544 (ipc=277.0) sim_rate=257220 (inst/sec) elapsed = 0:0:00:07 / Sun Feb 28 21:33:57 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(19,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(12,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(25,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(31,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 2209280 (ipc=276.2) sim_rate=276160 (inst/sec) elapsed = 0:0:00:08 / Sun Feb 28 21:33:58 2016
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(38,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(35,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 2465600 (ipc=274.0) sim_rate=273955 (inst/sec) elapsed = 0:0:00:09 / Sun Feb 28 21:33:59 2016
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(30,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(0,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(81,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(7,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(1,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 2855104 (ipc=271.9) sim_rate=285510 (inst/sec) elapsed = 0:0:00:10 / Sun Feb 28 21:34:00 2016
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(15,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(27,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(13,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 3226592 (ipc=268.9) sim_rate=293326 (inst/sec) elapsed = 0:0:00:11 / Sun Feb 28 21:34:01 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(42,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(10,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(58,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(6,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 3524384 (ipc=271.1) sim_rate=293698 (inst/sec) elapsed = 0:0:00:12 / Sun Feb 28 21:34:02 2016
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(63,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(7,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(50,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(6,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 3904072 (ipc=278.9) sim_rate=300313 (inst/sec) elapsed = 0:0:00:13 / Sun Feb 28 21:34:03 2016
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(67,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(21,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(0,0,0) tid=(219,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(65,0,0) tid=(222,0,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 4311806 (ipc=287.5) sim_rate=307986 (inst/sec) elapsed = 0:0:00:14 / Sun Feb 28 21:34:04 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(5,0,0) tid=(91,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(59,0,0) tid=(122,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(7,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(1,0,0) tid=(117,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(59,0,0) tid=(222,0,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 4771849 (ipc=298.2) sim_rate=318123 (inst/sec) elapsed = 0:0:00:15 / Sun Feb 28 21:34:05 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(20,0,0) tid=(219,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(62,0,0) tid=(237,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(19,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(45,0,0) tid=(112,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(2,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(50,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 5419952 (ipc=309.7) sim_rate=338747 (inst/sec) elapsed = 0:0:00:16 / Sun Feb 28 21:34:06 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(59,0,0) tid=(117,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(45,0,0) tid=(226,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(26,0,0) tid=(179,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(9,0,0) tid=(161,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(3,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 5845148 (ipc=316.0) sim_rate=343832 (inst/sec) elapsed = 0:0:00:17 / Sun Feb 28 21:34:07 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(9,0,0) tid=(176,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(17,0,0) tid=(120,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(62,0,0) tid=(178,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(35,0,0) tid=(106,0,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 6219797 (ipc=319.0) sim_rate=345544 (inst/sec) elapsed = 0:0:00:18 / Sun Feb 28 21:34:08 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(54,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(84,0,0) tid=(195,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(23,0,0) tid=(233,0,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 6547787 (ipc=319.4) sim_rate=344620 (inst/sec) elapsed = 0:0:00:19 / Sun Feb 28 21:34:09 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(34,0,0) tid=(100,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(62,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(32,0,0) tid=(117,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(19,0,0) tid=(237,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(78,0,0) tid=(129,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(14,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 7105893 (ipc=323.0) sim_rate=355294 (inst/sec) elapsed = 0:0:00:20 / Sun Feb 28 21:34:10 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(17,0,0) tid=(30,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(61,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(39,0,0) tid=(230,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(10,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 7474117 (ipc=325.0) sim_rate=355910 (inst/sec) elapsed = 0:0:00:21 / Sun Feb 28 21:34:11 2016
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(36,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(36,0,0) tid=(128,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(43,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(8,0,0) tid=(193,0,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 7846226 (ipc=326.9) sim_rate=356646 (inst/sec) elapsed = 0:0:00:22 / Sun Feb 28 21:34:12 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(37,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(1,0,0) tid=(117,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(45,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(10,0,0) tid=(189,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(39,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 8377616 (ipc=328.5) sim_rate=364244 (inst/sec) elapsed = 0:0:00:23 / Sun Feb 28 21:34:13 2016
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(4,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(0,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(46,0,0) tid=(124,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(38,0,0) tid=(69,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(39,0,0) tid=(236,0,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 8852373 (ipc=334.1) sim_rate=368848 (inst/sec) elapsed = 0:0:00:24 / Sun Feb 28 21:34:14 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(57,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(52,0,0) tid=(189,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(46,0,0) tid=(172,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(22,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(58,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(14,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 9364848 (ipc=340.5) sim_rate=374593 (inst/sec) elapsed = 0:0:00:25 / Sun Feb 28 21:34:15 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27550,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(27551,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(14,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27726,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(27727,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(21,0,0) tid=(34,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27947,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(27948,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(28,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 9645283 (ipc=344.5) sim_rate=370972 (inst/sec) elapsed = 0:0:00:26 / Sun Feb 28 21:34:16 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(59,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (28206,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(28207,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28275,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(28276,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(51,0,0) tid=(150,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(94,0,0) tid=(220,0,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(5,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (28718,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(28719,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(42,0,0) tid=(116,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(33,0,0) tid=(126,0,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 10219458 (ipc=352.4) sim_rate=378498 (inst/sec) elapsed = 0:0:00:27 / Sun Feb 28 21:34:17 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(22,0,0) tid=(234,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (29214,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(29215,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (29232,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(29233,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29303,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(29304,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(36,0,0) tid=(101,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (29424,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(29425,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(25,0,0) tid=(189,0,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(16,0,0) tid=(148,0,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(60,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (29766,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(29767,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (29814,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(29815,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (29854,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(29855,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(55,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 10823122 (ipc=360.8) sim_rate=386540 (inst/sec) elapsed = 0:0:00:28 / Sun Feb 28 21:34:18 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (30044,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(30045,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(41,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (30146,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(30147,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(48,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (30328,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(30329,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (30363,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(30364,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(68,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (30567,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(30568,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(43,0,0) tid=(148,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(68,0,0) tid=(138,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(47,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 11375449 (ipc=366.9) sim_rate=392256 (inst/sec) elapsed = 0:0:00:29 / Sun Feb 28 21:34:19 2016
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(95,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (31274,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(31275,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(55,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (31427,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(31428,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (31492,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(31493,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 11584884 (ipc=367.8) sim_rate=386162 (inst/sec) elapsed = 0:0:00:30 / Sun Feb 28 21:34:20 2016
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(30,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (31690,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(31691,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(52,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (31846,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(31847,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (31854,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(31855,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(94,0,0) tid=(138,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (32075,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(32076,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(35,0,0) tid=(212,0,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(30,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 12029934 (ipc=370.2) sim_rate=388062 (inst/sec) elapsed = 0:0:00:31 / Sun Feb 28 21:34:21 2016
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(114,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (32699,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(32700,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(65,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (32903,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(32904,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (32942,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(32943,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(42,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(117,0,0) tid=(146,0,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(35,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 12515431 (ipc=373.6) sim_rate=391107 (inst/sec) elapsed = 0:0:00:32 / Sun Feb 28 21:34:22 2016
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(30,0,0) tid=(101,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (33664,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(33665,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(108,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(31,0,0) tid=(106,0,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(61,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (34363,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(34364,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(50,0,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 13028312 (ipc=377.6) sim_rate=394797 (inst/sec) elapsed = 0:0:00:33 / Sun Feb 28 21:34:23 2016
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(46,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (34633,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(34634,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(102,0,0) tid=(206,0,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(34,0,0) tid=(201,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(43,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (35235,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(35236,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(103,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (35295,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(35296,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (35299,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(35300,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(40,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 13575347 (ipc=382.4) sim_rate=399274 (inst/sec) elapsed = 0:0:00:34 / Sun Feb 28 21:34:24 2016
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(101,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(95,0,0) tid=(243,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (35926,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(35927,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(91,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 13855226 (ipc=384.9) sim_rate=395863 (inst/sec) elapsed = 0:0:00:35 / Sun Feb 28 21:34:25 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (36036,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(36037,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (36079,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(36080,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(54,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(79,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(112,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (36717,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(36718,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(78,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 14302515 (ipc=386.6) sim_rate=397292 (inst/sec) elapsed = 0:0:00:36 / Sun Feb 28 21:34:26 2016
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(125,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (37090,0), 5 CTAs running
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(90,0,0) tid=(48,0,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(112,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (37574,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (37643,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (37655,0), 5 CTAs running
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(45,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(106,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 14721553 (ipc=387.4) sim_rate=397879 (inst/sec) elapsed = 0:0:00:37 / Sun Feb 28 21:34:27 2016
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(53,0,0) tid=(91,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(86,0,0) tid=(177,0,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(78,0,0) tid=(205,0,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(39,0,0) tid=(105,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (38968,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 15155672 (ipc=388.6) sim_rate=398833 (inst/sec) elapsed = 0:0:00:38 / Sun Feb 28 21:34:28 2016
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(71,0,0) tid=(201,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(57,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(52,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (39625,0), 5 CTAs running
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(74,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (39769,0), 5 CTAs running
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(66,0,0) tid=(148,0,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 15619112 (ipc=390.5) sim_rate=400490 (inst/sec) elapsed = 0:0:00:39 / Sun Feb 28 21:34:29 2016
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(62,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(60,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (40309,0), 5 CTAs running
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(87,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(80,0,0) tid=(72,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (40594,0), 5 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(84,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(72,0,0) tid=(214,0,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 16121327 (ipc=393.2) sim_rate=403033 (inst/sec) elapsed = 0:0:00:40 / Sun Feb 28 21:34:30 2016
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(127,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (41237,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (41317,0), 5 CTAs running
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(88,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (41420,0), 4 CTAs running
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(96,0,0) tid=(178,0,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(89,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (41813,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 16565870 (ipc=394.4) sim_rate=404045 (inst/sec) elapsed = 0:0:00:41 / Sun Feb 28 21:34:31 2016
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(85,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (42257,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (42301,0), 5 CTAs running
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(62,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (42314,0), 5 CTAs running
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(67,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(60,0,0) tid=(201,0,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(68,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 16982957 (ipc=395.0) sim_rate=404356 (inst/sec) elapsed = 0:0:00:42 / Sun Feb 28 21:34:32 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (43224,0), 4 CTAs running
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(71,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (43457,0), 4 CTAs running
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(67,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (43711,0), 4 CTAs running
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(73,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (43841,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 17336180 (ipc=394.0) sim_rate=403166 (inst/sec) elapsed = 0:0:00:43 / Sun Feb 28 21:34:33 2016
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(111,0,0) tid=(211,0,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(90,0,0) tid=(193,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (44475,0), 5 CTAs running
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(63,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (44747,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (44819,0), 5 CTAs running
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(95,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 17708376 (ipc=393.5) sim_rate=402463 (inst/sec) elapsed = 0:0:00:44 / Sun Feb 28 21:34:34 2016
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(66,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (45166,0), 4 CTAs running
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(72,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(90,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (45612,0), 4 CTAs running
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(112,0,0) tid=(189,0,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(66,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 18145927 (ipc=394.5) sim_rate=403242 (inst/sec) elapsed = 0:0:00:45 / Sun Feb 28 21:34:35 2016
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(81,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(122,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(67,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(84,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(72,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(123,0,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 18734283 (ipc=398.6) sim_rate=407267 (inst/sec) elapsed = 0:0:00:46 / Sun Feb 28 21:34:36 2016
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(122,0,0) tid=(114,0,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(104,0,0) tid=(246,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (47262,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (47302,0), 4 CTAs running
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(97,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (47514,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (47565,0), 4 CTAs running
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(118,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (47670,0), 4 CTAs running
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(118,0,0) tid=(174,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (47826,0), 3 CTAs running
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(91,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 19332062 (ipc=402.8) sim_rate=411320 (inst/sec) elapsed = 0:0:00:47 / Sun Feb 28 21:34:37 2016
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(127,0,0) tid=(177,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (48188,0), 4 CTAs running
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(82,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (48272,0), 3 CTAs running
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(63,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (48468,0), 4 CTAs running
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(112,0,0) tid=(192,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (48747,0), 3 CTAs running
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(126,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 19829584 (ipc=404.7) sim_rate=413116 (inst/sec) elapsed = 0:0:00:48 / Sun Feb 28 21:34:38 2016
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(112,0,0) tid=(120,0,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(104,0,0) tid=(246,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (49368,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (49410,0), 3 CTAs running
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(109,0,0) tid=(72,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (49526,0), 3 CTAs running
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(93,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (49809,0), 3 CTAs running
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(100,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 20282952 (ipc=405.7) sim_rate=413937 (inst/sec) elapsed = 0:0:00:49 / Sun Feb 28 21:34:39 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (50039,0), 2 CTAs running
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(108,0,0) tid=(201,0,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(108,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (50309,0), 3 CTAs running
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(117,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (50561,0), 3 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(100,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (50615,0), 2 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(122,0,0) tid=(22,0,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(100,0,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 20809537 (ipc=408.0) sim_rate=416190 (inst/sec) elapsed = 0:0:00:50 / Sun Feb 28 21:34:40 2016
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(82,0,0) tid=(147,0,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(120,0,0) tid=(213,0,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(99,0,0) tid=(32,0,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(119,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (51727,0), 2 CTAs running
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(115,0,0) tid=(201,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (51865,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (51925,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 21354294 (ipc=410.7) sim_rate=418711 (inst/sec) elapsed = 0:0:00:51 / Sun Feb 28 21:34:41 2016
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(91,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (52206,0), 3 CTAs running
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(111,0,0) tid=(230,0,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(117,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (52516,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (52650,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (52652,0), 2 CTAs running
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(89,0,0) tid=(240,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (52911,0), 3 CTAs running
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(106,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (52959,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 21777863 (ipc=410.9) sim_rate=418805 (inst/sec) elapsed = 0:0:00:52 / Sun Feb 28 21:34:42 2016
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(111,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(115,0,0) tid=(200,0,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(116,0,0) tid=(92,0,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(127,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 22198555 (ipc=411.1) sim_rate=418840 (inst/sec) elapsed = 0:0:00:53 / Sun Feb 28 21:34:43 2016
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(98,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (54302,0), 1 CTAs running
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(114,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(118,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (54932,0), 1 CTAs running
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(101,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (55193,0), 2 CTAs running
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(98,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 22663962 (ipc=408.4) sim_rate=419703 (inst/sec) elapsed = 0:0:00:54 / Sun Feb 28 21:34:44 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (55506,0), 2 CTAs running
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(105,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(108,0,0) tid=(123,0,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(126,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(114,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(116,0,0) tid=(130,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (56499,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 23112333 (ipc=409.1) sim_rate=420224 (inst/sec) elapsed = 0:0:00:55 / Sun Feb 28 21:34:45 2016
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(92,0,0) tid=(219,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (56705,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (56837,0), 2 CTAs running
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(94,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (56964,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (57058,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (57156,0), 1 CTAs running
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(126,0,0) tid=(146,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (57238,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (57463,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (57494,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(122,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (57696,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (57750,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (57752,0), 1 CTAs running
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(124,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 23603096 (ipc=406.9) sim_rate=421483 (inst/sec) elapsed = 0:0:00:56 / Sun Feb 28 21:34:46 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (58066,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(124,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (58234,0), 1 CTAs running
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(119,0,0) tid=(202,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (58835,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (58862,0), 1 CTAs running
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(109,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(120,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (59323,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (59451,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (59557,0), 1 CTAs running
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(120,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (59864,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 24110536 (ipc=401.8) sim_rate=422991 (inst/sec) elapsed = 0:0:00:57 / Sun Feb 28 21:34:47 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (60008,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (60127,0), 1 CTAs running
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(110,0,0) tid=(243,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (60447,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (60484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(124,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (60906,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(119,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (61215,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (61430,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (61682,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (61737,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(125,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (61999,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (62292,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (62380,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (62389,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (62525,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z13scalarProdGPUPfS_S_ii' finished on shader 6.
kernel_name = _Z13scalarProdGPUPfS_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 62526
gpu_sim_insn = 24441600
gpu_ipc =     390.9030
gpu_tot_sim_cycle = 62526
gpu_tot_sim_insn = 24441600
gpu_tot_ipc =     390.9030
gpu_tot_issued_cta = 128
gpu_stall_dramfull = 42479
gpu_stall_icnt2sh    = 371229
gpu_total_sim_rate=428800

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 463616
	L1I_total_cache_misses = 1966
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4826
L1D_cache:
	L1D_cache_core[0]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34732
	L1D_cache_core[1]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34547
	L1D_cache_core[2]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35654
	L1D_cache_core[3]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35552
	L1D_cache_core[4]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34275
	L1D_cache_core[5]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36782
	L1D_cache_core[6]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34320
	L1D_cache_core[7]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35724
	L1D_cache_core[8]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31919
	L1D_cache_core[9]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31313
	L1D_cache_core[10]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32296
	L1D_cache_core[11]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32201
	L1D_cache_core[12]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35769
	L1D_cache_core[13]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35885
	L1D_cache_core[14]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31236
	L1D_total_cache_accesses = 65792
	L1D_total_cache_misses = 65792
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 512205
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.072
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0244
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3280
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 511798
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 407
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 461650
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1966
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4826
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 
gpgpu_n_tot_thrd_icount = 26329088
gpgpu_n_tot_w_icount = 822784
gpgpu_n_stall_shd_mem = 515485
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65536
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2097152
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1048064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 622848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3280
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3280
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 512205
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:697867	W0_Idle:23511	W0_Scoreboard:271374	W1:6656	W2:5120	W3:0	W4:5120	W5:0	W6:0	W7:0	W8:5120	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5120	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:795648
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524288 {8:65536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8912896 {136:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 14280 {136:105,}
maxmrqlatency = 1834 
maxdqlatency = 0 
maxmflatency = 2379 
averagemflatency = 349 
max_icnt2mem_latency = 368 
max_icnt2sh_latency = 62525 
mrq_lat_table:25341 	559 	743 	1519 	3338 	3853 	2628 	1331 	402 	83 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10219 	51324 	4190 	68 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	57472 	4594 	1500 	1427 	865 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5948 	36277 	22319 	1006 	1 	0 	0 	0 	0 	0 	7 	80 	169 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         3         4         3         3         3         4         4         4         3         3         3         3         3         3         3         3 
dram[1]:         3         3         3         4         4         3         3         4         3         3         3         4         5         4         3         5 
dram[2]:         3         4         3         3         3         3         3         5         3         3         4         3         4         3         3         3 
dram[3]:         3         3         5         4         3         3         3         4         3         3         4         3         4         4         3         3 
dram[4]:         3         3         3         3         3         3         3         4         3         3         5         3         3         3         4         5 
dram[5]:         3         4         3         3         3         3         4         4         3         4         3         4         3         3         3         4 
maximum service time to same row:
dram[0]:      1235      1806      1759      1807      1816      1822      1763      1788      1797      1801      1800      1826      1775      1825      1791      1785 
dram[1]:      1275      1810      1763      1812      1821      1826      1766      1791      1801      1804      1804      1831      1779      1829      1794      1794 
dram[2]:      1788      1772      1766      1804      1825      1775      1771      1757      1806      1779      1807      1760      1782      1818      1799      1796 
dram[3]:      1794      1776      1771      1807      1829      1779      1775      1760      1810      1784      1813      1765      1787      1822      1803      1801 
dram[4]:      1796      1781      1800      1813      1813      1785      1778      1765      1793      1791      1815      1769      1816      1828      1776      1806 
dram[5]:      1800      1785      1804      1819      1818      1791      1782      1769      1797      1797      1822      1772      1821      1831      1781      1810 
average row accesses per activate:
dram[0]:  1.204748  1.213450  1.168639  1.168605  1.226586  1.212389  1.263158  1.234104  1.256098  1.213675  1.175141  1.174603  1.194529  1.210366  1.236760  1.226866 
dram[1]:  1.189112  1.205634  1.221884  1.192420  1.144847  1.203390  1.234104  1.266667  1.251479  1.226087  1.172702  1.177546  1.203647  1.164306  1.217125  1.242515 
dram[2]:  1.195467  1.170029  1.242991  1.158823  1.172316  1.197015  1.229226  1.292308  1.255193  1.230539  1.217033  1.204023  1.178042  1.208589  1.197708  1.250000 
dram[3]:  1.156915  1.178470  1.200590  1.217523  1.203966  1.132597  1.184492  1.227920  1.205128  1.207386  1.201072  1.217009  1.167630  1.231481  1.153631  1.282051 
dram[4]:  1.217523  1.191429  1.209231  1.184524  1.210210  1.206490  1.271028  1.245665  1.208211  1.250000  1.200565  1.183288  1.222910  1.189911  1.205521  1.225146 
dram[5]:  1.183381  1.184573  1.195846  1.234940  1.136871  1.162088  1.175824  1.215847  1.205128  1.252941  1.187151  1.228883  1.191045  1.180233  1.214724  1.256881 
average row locality = 39814/33003 = 1.206375
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       406       415       395       402       406       411       408       427       412       426       416       443       393       397       397       411 
dram[1]:       415       428       402       409       411       426       427       437       423       423       421       450       396       411       398       415 
dram[2]:       422       406       399       394       415       401       429       420       423       411       443       419       397       394       418       400 
dram[3]:       435       416       407       403       425       410       443       431       423       425       448       415       404       399       413       400 
dram[4]:       403       417       393       398       403       409       408       431       412       425       420       439       395       401       393       419 
dram[5]:       413       430       403       410       407       423       428       445       423       426       424       451       399       406       396       411 
total reads: 39806
bank skew: 451/393 = 1.15
chip skew: 6697/6565 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         5         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
total reads: 8
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        594       537       598       551       619       578       666       646       590       529       586       563       619       582       658       602
dram[1]:        528       517       547       539       565       564       594       607       531       540       548       552       570       579       600       633
dram[2]:        532       563       561       587       577       615       596       734       536       560       538       574       587       618       585       643
dram[3]:        500       552       535       571       542       601       566       657       527       562       520       574       559       618       581       657
dram[4]:        571       519       593       538       607       578       657       636       571       525       603       522       605       572       646       609
dram[5]:        539       515       564       535       577       550       604       598       554       522       578       516       585       577       617       599
maximum mf latency per bank:
dram[0]:        689       611       685       562       852       598       815      1486       650       524       732       628       689       653       928      1186
dram[1]:        551       559       628       613       716       647       827       965       549       717       696       687       769       646       737      1198
dram[2]:        593       738       657       772       677       817       794      2379       636       595       713       725       679       804       869       976
dram[3]:        587       666       587       623       737       686       690      1583       563       622       593       682       628       762       772      1152
dram[4]:        702       626       733       559       708       684       910      1579       647       574       894       595       769       708       941      1296
dram[5]:        683       554       689       590       713       622      1014       990       635       541       623       579       797       799       839       856

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82533 n_nop=45440 n_act=5424 n_pre=5408 n_req=6566 n_rd=26260 n_write=1 bw_util=0.6364
n_activity=73731 dram_eff=0.7123
bk0: 1624a 63377i bk1: 1660a 62251i bk2: 1580a 62157i bk3: 1608a 60874i bk4: 1624a 58651i bk5: 1644a 57992i bk6: 1632a 54121i bk7: 1708a 50011i bk8: 1648a 63922i bk9: 1704a 62575i bk10: 1664a 60607i bk11: 1772a 57210i bk12: 1572a 58961i bk13: 1588a 58047i bk14: 1588a 54902i bk15: 1644a 52977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.41356
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82533 n_nop=44684 n_act=5548 n_pre=5532 n_req=6693 n_rd=26768 n_write=1 bw_util=0.6487
n_activity=74795 dram_eff=0.7158
bk0: 1660a 63289i bk1: 1712a 61823i bk2: 1608a 62266i bk3: 1636a 60336i bk4: 1644a 58379i bk5: 1704a 55047i bk6: 1708a 54016i bk7: 1748a 49068i bk8: 1692a 63434i bk9: 1692a 62489i bk10: 1684a 60734i bk11: 1800a 57168i bk12: 1584a 59203i bk13: 1644a 56789i bk14: 1592a 55015i bk15: 1660a 50530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.47919
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82533 n_nop=45307 n_act=5439 n_pre=5423 n_req=6591 n_rd=26364 n_write=0 bw_util=0.6389
n_activity=74258 dram_eff=0.7101
bk0: 1688a 63887i bk1: 1624a 62715i bk2: 1596a 62534i bk3: 1576a 61209i bk4: 1660a 58312i bk5: 1604a 57159i bk6: 1716a 53643i bk7: 1680a 51401i bk8: 1692a 63449i bk9: 1644a 63189i bk10: 1772a 60409i bk11: 1676a 59346i bk12: 1588a 58700i bk13: 1576a 57140i bk14: 1672a 54394i bk15: 1600a 51498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.71373
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82533 n_nop=44569 n_act=5596 n_pre=5580 n_req=6697 n_rd=26788 n_write=0 bw_util=0.6491
n_activity=74778 dram_eff=0.7165
bk0: 1740a 62178i bk1: 1664a 61701i bk2: 1628a 62278i bk3: 1612a 60780i bk4: 1700a 59156i bk5: 1640a 56823i bk6: 1772a 53243i bk7: 1724a 49933i bk8: 1692a 63526i bk9: 1700a 62764i bk10: 1792a 59482i bk11: 1660a 59391i bk12: 1616a 59167i bk13: 1596a 56994i bk14: 1652a 54775i bk15: 1600a 51726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.35179
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82533 n_nop=45447 n_act=5415 n_pre=5399 n_req=6571 n_rd=26264 n_write=8 bw_util=0.6366
n_activity=74574 dram_eff=0.7046
bk0: 1612a 63663i bk1: 1668a 62383i bk2: 1572a 62245i bk3: 1592a 61465i bk4: 1612a 58906i bk5: 1636a 57548i bk6: 1632a 55229i bk7: 1724a 50625i bk8: 1648a 63784i bk9: 1700a 62647i bk10: 1680a 60508i bk11: 1756a 58947i bk12: 1580a 59300i bk13: 1604a 57141i bk14: 1572a 54573i bk15: 1676a 50718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.00761
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=82533 n_nop=44606 n_act=5581 n_pre=5565 n_req=6696 n_rd=26780 n_write=1 bw_util=0.649
n_activity=74301 dram_eff=0.7209
bk0: 1652a 62993i bk1: 1720a 61421i bk2: 1612a 62066i bk3: 1640a 60412i bk4: 1628a 58144i bk5: 1692a 56095i bk6: 1712a 53980i bk7: 1780a 48771i bk8: 1692a 63212i bk9: 1704a 62706i bk10: 1696a 60474i bk11: 1804a 58341i bk12: 1596a 58552i bk13: 1624a 56234i bk14: 1584a 54341i bk15: 1644a 52070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.20239

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5507, Miss = 3233, Miss_rate = 0.587, Pending_hits = 1340, Reservation_fails = 417
L2_cache_bank[1]: Access = 5524, Miss = 3332, Miss_rate = 0.603, Pending_hits = 1176, Reservation_fails = 0
L2_cache_bank[2]: Access = 5492, Miss = 3293, Miss_rate = 0.600, Pending_hits = 1285, Reservation_fails = 191
L2_cache_bank[3]: Access = 5524, Miss = 3399, Miss_rate = 0.615, Pending_hits = 1116, Reservation_fails = 49
L2_cache_bank[4]: Access = 5492, Miss = 3346, Miss_rate = 0.609, Pending_hits = 1165, Reservation_fails = 16
L2_cache_bank[5]: Access = 5462, Miss = 3245, Miss_rate = 0.594, Pending_hits = 1321, Reservation_fails = 1783
L2_cache_bank[6]: Access = 5477, Miss = 3398, Miss_rate = 0.620, Pending_hits = 1100, Reservation_fails = 0
L2_cache_bank[7]: Access = 5462, Miss = 3299, Miss_rate = 0.604, Pending_hits = 1289, Reservation_fails = 82
L2_cache_bank[8]: Access = 5524, Miss = 3227, Miss_rate = 0.584, Pending_hits = 1323, Reservation_fails = 636
L2_cache_bank[9]: Access = 5462, Miss = 3339, Miss_rate = 0.611, Pending_hits = 1175, Reservation_fails = 325
L2_cache_bank[10]: Access = 5524, Miss = 3293, Miss_rate = 0.596, Pending_hits = 1275, Reservation_fails = 0
L2_cache_bank[11]: Access = 5462, Miss = 3402, Miss_rate = 0.623, Pending_hits = 1108, Reservation_fails = 0
L2_total_cache_accesses = 65912
L2_total_cache_misses = 39806
L2_total_cache_miss_rate = 0.6039
L2_total_cache_pending_hits = 14673
L2_total_cache_reservation_fails = 3499
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11085
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39796
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2707
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 249
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 403
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 88
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 283
L2_cache_data_port_util = 0.060
L2_cache_fill_port_util = 0.424

icnt_total_pkts_mem_to_simt=328506
icnt_total_pkts_simt_to_mem=66168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.6032
	minimum = 6
	maximum = 172
Network latency average = 14.2007
	minimum = 6
	maximum = 172
Slowest packet = 32810
Flit latency average = 13.9064
	minimum = 6
	maximum = 172
Slowest flit = 97597
Fragmentation average = 0.00125167
	minimum = 0
	maximum = 165
Injected packet rate average = 0.0780854
	minimum = 0.0658926 (at node 0)
	maximum = 0.0883472 (at node 16)
Accepted packet rate average = 0.0780854
	minimum = 0.0658926 (at node 0)
	maximum = 0.0883472 (at node 16)
Injected flit rate average = 0.233784
	minimum = 0.0661485 (at node 0)
	maximum = 0.439897 (at node 15)
Accepted flit rate average= 0.233784
	minimum = 0.0873557 (at node 20)
	maximum = 0.369382 (at node 1)
Injected packet length average = 2.99395
Accepted packet length average = 2.99395
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.6032 (1 samples)
	minimum = 6 (1 samples)
	maximum = 172 (1 samples)
Network latency average = 14.2007 (1 samples)
	minimum = 6 (1 samples)
	maximum = 172 (1 samples)
Flit latency average = 13.9064 (1 samples)
	minimum = 6 (1 samples)
	maximum = 172 (1 samples)
Fragmentation average = 0.00125167 (1 samples)
	minimum = 0 (1 samples)
	maximum = 165 (1 samples)
Injected packet rate average = 0.0780854 (1 samples)
	minimum = 0.0658926 (1 samples)
	maximum = 0.0883472 (1 samples)
Accepted packet rate average = 0.0780854 (1 samples)
	minimum = 0.0658926 (1 samples)
	maximum = 0.0883472 (1 samples)
Injected flit rate average = 0.233784 (1 samples)
	minimum = 0.0661485 (1 samples)
	maximum = 0.439897 (1 samples)
Accepted flit rate average = 0.233784 (1 samples)
	minimum = 0.0873557 (1 samples)
	maximum = 0.369382 (1 samples)
Injected packet size average = 2.99395 (1 samples)
Accepted packet size average = 2.99395 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 57 sec (57 sec)
gpgpu_simulation_rate = 428800 (inst/sec)
gpgpu_simulation_rate = 1096 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPU time: 55737.320312 msecs.
Reading back GPU result...
Checking GPU results...
..running CPU scalar product calculation
...comparing the results
L1 error: 3.070748E-08
TEST PASSED
Shutting down...
