Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date             : Thu Apr 18 15:35:59 2024
| Host             : ITFCWI-4IALQD0U running 64-bit major release  (build 9200)
| Command          : report_power -file tdc_power_routed.rpt -pb tdc_power_summary_routed.pb -rpx tdc_power_routed.rpx
| Design           : tdc
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.393        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.308        |
| Device Static (W)        | 0.085        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.2         |
| Junction Temperature (C) | 26.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.037 |       13 |       --- |             --- |
| Slice Logic              |     0.025 |    11407 |       --- |             --- |
|   LUT as Logic           |     0.022 |     4591 |     63400 |            7.24 |
|   CARRY4                 |     0.002 |      254 |     15850 |            1.60 |
|   Register               |    <0.001 |     4822 |    126800 |            3.80 |
|   LUT as Shift Register  |    <0.001 |      196 |     19000 |            1.03 |
|   LUT as Distributed RAM |    <0.001 |      200 |     19000 |            1.05 |
|   F7/F8 Muxes            |    <0.001 |       73 |     63400 |            0.12 |
|   Others                 |     0.000 |      327 |       --- |             --- |
| Signals                  |     0.022 |     9013 |       --- |             --- |
| Block RAM                |     0.011 |       10 |       135 |            7.41 |
| MMCM                     |     0.213 |        2 |         6 |           33.33 |
| I/O                      |    <0.001 |        1 |       210 |            0.48 |
| Static Power             |     0.085 |          |           |                 |
| Total                    |     0.393 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.112 |       0.096 |      0.016 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.136 |       0.117 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                            | Constraint (ns) |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| clk_out1_clk_wiz_0                                                                         | clk_wiz/inst/clk_out1_clk_wiz_0                                   |            20.0 |
| clk_out1_jtag2pt_clk_wiz_0                                                                 | jtag2pt_i/clk_wiz/inst/clk_out1_jtag2pt_clk_wiz_0                 |            10.0 |
| clk_out2_clk_wiz_0                                                                         | clk_wiz/inst/clk_out2_clk_wiz_0                                   |            20.0 |
| clk_out3_clk_wiz_0                                                                         | clk_wiz/inst/clk_out3_clk_wiz_0                                   |             5.0 |
| clk_out4_clk_wiz_0                                                                         | clk_wiz/inst/clk_out4_clk_wiz_0                                   |            40.0 |
| clk_out5_clk_wiz_0                                                                         | clk_wiz/inst/clk_out5                                             |            10.0 |
| clk_out5_clk_wiz_0                                                                         | clk_wiz/inst/clk_out5_clk_wiz_0                                   |            10.0 |
| clk_sys                                                                                    | clk_sys                                                           |            10.0 |
| clkfbout_clk_wiz_0                                                                         | clk_wiz/inst/clkfbout_clk_wiz_0                                   |            10.0 |
| clkfbout_jtag2pt_clk_wiz_0                                                                 | jtag2pt_i/clk_wiz/inst/clkfbout_jtag2pt_clk_wiz_0                 |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK |            33.0 |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| tdc                      |     0.308 |
|   AESGoogleVault         |     0.036 |
|     ks_inst              |     0.035 |
|   clk_wiz                |     0.108 |
|     inst                 |     0.108 |
|   core                   |     0.006 |
|   dbg_hub                |     0.005 |
|     inst                 |     0.005 |
|       BSCANID.u_xsdbm_id |     0.005 |
|   ila                    |     0.028 |
|     inst                 |     0.028 |
|       ila_core_inst      |     0.028 |
|   jtag2pt_i              |     0.123 |
|     aes_reg_0            |     0.002 |
|       inst               |     0.002 |
|     clk_wiz              |     0.107 |
|       inst               |     0.107 |
|     jtag_axi_0           |     0.014 |
|       inst               |     0.014 |
+--------------------------+-----------+


