Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Thu Feb  1 20:07:10 2024
| Host         : BiagioSalzillo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_on_board_control_sets_placed.rpt
| Design       : system_on_board
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    82 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |              20 |           11 |
| No           | Yes                   | No                     |              40 |           13 |
| Yes          | No                    | No                     |              30 |            9 |
| Yes          | No                    | Yes                    |              96 |           33 |
| Yes          | Yes                   | No                     |             104 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------------------------+-------------------------------+------------------+----------------+
|    Clock Signal    |                Enable Signal               |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------------+--------------------------------------------+-------------------------------+------------------+----------------+
|  clk_IBUF_BUFG     |                                            | sys/nodoC/cu/FE0              |                1 |              1 |
|  clk_LF_BUFG       |                                            | external_rst_btn_IBUF         |                2 |              2 |
|  clk_LF_BUFG       |                                            | btn_deb_reset/cleared_rst     |                2 |              2 |
| ~clk_LF_BUFG       |                                            | btn_deb_reset/cleared_rst     |                1 |              2 |
|  clk_IBUF_BUFG     |                                            | external_rst_btn_IBUF         |                1 |              2 |
|  sys/nodoC/cu/CLK  |                                            | btn_deb_reset/cleared_rst     |                1 |              3 |
|  sys/nodoA/cu/CLK  |                                            | btn_deb_reset/cleared_rst     |                1 |              3 |
|  sys/nodoB/cu/Q[2] |                                            | sys/nodoB/cu/Q[0]             |                1 |              3 |
|  clk_IBUF_BUFG     |                                            |                               |                3 |              4 |
|  clk_IBUF_BUFG     | sys/nodoB/ou/uart0/tfIncr                  | sys/nodoB/ou/uart0/tClkRST    |                1 |              4 |
|  clk_IBUF_BUFG     | sys/nodoC/ou/uart0/eqOp0_in                | sys/nodoC/ou/uart0/ctRst      |                1 |              4 |
|  clk_IBUF_BUFG     | sys/nodoC/ou/uart0/dataIncr                | sys/nodoC/ou/uart0/dataRST    |                1 |              4 |
|  clk_IBUF_BUFG     |                                            | sys/nodoB/cu/Q[0]             |                2 |              5 |
|  clk_IBUF_BUFG     | sys/nodoB/cu/Q[1]                          | sys/nodoB/cu/Q[0]             |                1 |              6 |
|  clk_IBUF_BUFG     | sys/nodoB/ou/uart0/p_1_out[0]              |                               |                1 |              6 |
| ~clk_IBUF_BUFG     |                                            | btn_deb_reset/cleared_rst     |                3 |              6 |
|  clk_LF_BUFG       | sys/nodoA/cu/E[0]                          | btn_deb_reset/cleared_rst     |                1 |              7 |
|  clk_IBUF_BUFG     |                                            | btn_deb_reset/cleared_rst     |                2 |              8 |
|  clk_IBUF_BUFG     | sys/nodoC/cu/y_reg[2]_4[0]                 | btn_deb_reset/cleared_rst     |                2 |              8 |
|  clk_IBUF_BUFG     | sys/nodoC/cu/y_reg[2]_0[0]                 | btn_deb_reset/cleared_rst     |                2 |              8 |
|  clk_IBUF_BUFG     | sys/nodoC/cu/y_reg[2]_1[0]                 | btn_deb_reset/cleared_rst     |                1 |              8 |
|  clk_IBUF_BUFG     | sys/nodoC/cu/cleared_btn_reg[0]            |                               |                5 |              8 |
|  clk_IBUF_BUFG     | sys/nodoC/cu/y_reg[2]_3[0]                 | btn_deb_reset/cleared_rst     |                1 |              8 |
|  clk_IBUF_BUFG     | sys/nodoC/ou/counter0/E[0]                 | btn_deb_reset/cleared_rst     |                3 |              8 |
|  clk_IBUF_BUFG     | sys/nodoC/ou/counter0/y_reg[1]_0[0]        | btn_deb_reset/cleared_rst     |                1 |              8 |
|  clk_IBUF_BUFG     | sys/nodoC/cu/FSM_sequential_sc_reg[1]_1[0] | btn_deb_reset/cleared_rst     |                2 |              8 |
|  clk_IBUF_BUFG     | sys/nodoC/cu/y_reg[2]_2[0]                 | btn_deb_reset/cleared_rst     |                1 |              8 |
|  clk_IBUF_BUFG     | sys/nodoC/cu/E[0]                          |                               |                1 |              8 |
|  clk_IBUF_BUFG     | sys/nodoC/ou/uart0/dataIncr                |                               |                2 |              9 |
|  clk_IBUF_BUFG     |                                            | sys/nodoC/ou/uart0/clkDiv0    |                3 |             10 |
|  clk_IBUF_BUFG     |                                            | sys/nodoB/ou/uart0/tDelayCtr0 |                4 |             13 |
|  clk_IBUF_BUFG     | sys/nodoC/cu/FSM_sequential_sc_reg[0]_1[0] | btn_deb_reset/cleared_rst     |                4 |             15 |
|  clk_LF_BUFG       | btn_deb_send_A/sel0[32]                    | btn_deb_reset/cleared_rst     |               12 |             32 |
|  clk_LF_BUFG       | btn_deb_reset/btn_state_reg_n_0            | external_rst_btn_IBUF         |               11 |             32 |
|  clk_IBUF_BUFG     | btn_deb_send_B/btn_state_reg_n_0           | btn_deb_reset/cleared_rst     |               10 |             32 |
+--------------------+--------------------------------------------+-------------------------------+------------------+----------------+


