Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 3a99ee493b1745f7840fa2b9bb468c7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim1_behav xil_defaultlib.sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/imports/platform/camellia.v" Line 38. Module camellia doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/imports/platform/camellia.v" Line 139. Module Camellia_sequencer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/imports/platform/camellia.v" Line 230. Module Camellia_key_scheduler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/imports/platform/camellia.v" Line 339. Module Camellia_randomize doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/imports/platform/camellia.v" Line 502. Module Camellia_f_func doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/imports/platform/camellia.v" Line 633. Module Camellia_sbox1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/imports/platform/camellia.v" Line 714. Module Camellia_sbox2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/imports/platform/camellia.v" Line 796. Module Camellia_sbox3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/imports/platform/camellia.v" Line 876. Module Camellia_sbox4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/imports/platform/camellia.v" Line 714. Module Camellia_sbox2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/imports/platform/camellia.v" Line 796. Module Camellia_sbox3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/imports/platform/camellia.v" Line 876. Module Camellia_sbox4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/imports/platform/camellia.v" Line 633. Module Camellia_sbox1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/imports/platform/camellia.v" Line 538. Module Camellia_p_func doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/imports/platform/camellia.v" Line 556. Module Camellia_fl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/imports/platform/camellia.v" Line 588. Module Camellia_fl_plus doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/danes/Documents/repository/simple_platform/simple_platform.srcs/sources_1/imports/platform/camellia.v" Line 611. Module Camellia_fl_minus doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.syscon
Compiling module xil_defaultlib.wishbone_slave
Compiling module xil_defaultlib.Camellia_sequencer
Compiling module xil_defaultlib.Camellia_key_scheduler
Compiling module xil_defaultlib.Camellia_sbox1
Compiling module xil_defaultlib.Camellia_sbox2
Compiling module xil_defaultlib.Camellia_sbox3
Compiling module xil_defaultlib.Camellia_sbox4
Compiling module xil_defaultlib.Camellia_p_func
Compiling module xil_defaultlib.Camellia_f_func
Compiling module xil_defaultlib.Camellia_fl_plus
Compiling module xil_defaultlib.Camellia_fl_minus
Compiling module xil_defaultlib.Camellia_fl
Compiling module xil_defaultlib.Camellia_randomize
Compiling module xil_defaultlib.camellia
Compiling module xil_defaultlib.camellia_wrapper
Compiling module xil_defaultlib.serial_transmitter
Compiling module xil_defaultlib.serial_transmitter_wrapper
Compiling module xil_defaultlib.wishbone_master
Compiling module xil_defaultlib.core_wrapper
Compiling module xil_defaultlib.wishbone_bus_selector
Compiling module xil_defaultlib.wishbone_bus(SLAVES=2'b10)
Compiling module xil_defaultlib.simple_platform
Compiling module xil_defaultlib.sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim1_behav
