Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 29 01:11:10 2023
| Host         : DESKTOP-KIPMBC6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    82 |
| Unused register locations in slices containing registers |   174 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             102 |           38 |
| No           | No                    | Yes                    |              13 |            6 |
| No           | Yes                   | No                     |             478 |          176 |
| Yes          | No                    | No                     |             103 |           38 |
| Yes          | No                    | Yes                    |             247 |           76 |
| Yes          | Yes                   | No                     |            1155 |          472 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                    Enable Signal                                                   |                                                       Set/Reset Signal                                                      | Slice Load Count | Bel Load Count |
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_vga                                |                                                                                                                    | vga/vsync_i_1_n_0                                                                                                           |                1 |              1 |
|  clk_vga                                |                                                                                                                    | vga/hsync_i_1_n_0                                                                                                           |                1 |              1 |
|  u_cpu/u_id_ex/reg_IF_ID_flush          |                                                                                                                    | hazard_pcFromTaken                                                                                                          |                1 |              1 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/upg_done_o_i_1_n_0                                                                              | upg_rst                                                                                                                     |                1 |              1 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/upg_wen_o2_out                                                                                  | upg_rst                                                                                                                     |                1 |              1 |
| ~hazard_pcFromTaken                     |                                                                                                                    |                                                                                                                             |                1 |              1 |
|  clkout                                 | u_cpu/u_gen_regs/E[0]                                                                                              |                                                                                                                             |                1 |              1 |
|  dmem/ram_i_1_n_0                       |                                                                                                                    |                                                                                                                             |                1 |              2 |
|  imem/instmem_i_1_n_0                   |                                                                                                                    |                                                                                                                             |                1 |              2 |
|  uart/inst/upg_inst/rdStat_BUFG         |                                                                                                                    | upg_rst                                                                                                                     |                1 |              2 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/s_axi_wdata                                                                                     |                                                                                                                             |                2 |              3 |
|  fpga_clk_IBUF_BUFG                     |                                                                                                                    |                                                                                                                             |                2 |              3 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                      | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                1 |              4 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/s_axi_wdata                                                                                     | uart/inst/upg_inst/s_axi_wdata[6]_i_1_n_0                                                                                   |                3 |              4 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        |                                                                                                                             |                2 |              4 |
|  clkout                                 |                                                                                                                    | fpga_rst_IBUF                                                                                                               |                2 |              4 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                3 |              6 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                3 |              6 |
|  clkout                                 | seg/segment_led[6]_i_1_n_0                                                                                         |                                                                                                                             |                1 |              7 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                           |                                                                                                                             |                1 |              7 |
|  clkout                                 | u_cpu/u_gen_regs/E[0]                                                                                              | seg/seg_en[7]_i_1_n_0                                                                                                       |                1 |              7 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/msg_indx[7]_i_1_n_0                                                                             | upg_rst                                                                                                                     |                4 |              8 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/s_axi_aresetn0                                                                                  | upg_rst                                                                                                                     |                5 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/uart_rdat                                                                                       |                                                                                                                             |                1 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                               | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                2 |              8 |
|  clk_vga                                |                                                                                                                    | vga/num_switch/p_0_out0                                                                                                     |                3 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr |                                                                                                                             |                1 |              8 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/byte_len[7]_i_1_n_0                                                                             | upg_rst                                                                                                                     |                3 |              9 |
|  clk_vga                                | vga/vc                                                                                                             |                                                                                                                             |                5 |             10 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        | upg_rst                                                                                                                     |                4 |             10 |
|  clk/inst/clk_out1                      |                                                                                                                    |                                                                                                                             |                4 |             13 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/rwait_cnt[15]_i_1_n_0                                                                           | upg_rst                                                                                                                     |                5 |             16 |
|  clk_vga                                | vga/x[4]_i_1_n_0                                                                                                   |                                                                                                                             |                6 |             16 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG | uart/inst/upg_inst/wwait_cnt[15]_i_1_n_0                                                                           | upg_rst                                                                                                                     |                5 |             16 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    |                                                                                                                             |                8 |             20 |
|  clk_vga                                |                                                                                                                    |                                                                                                                             |               12 |             28 |
|  clk/inst/clk_out1                      | u_cpu/u_id_ex/E[0]                                                                                                 | fpga_rst_IBUF                                                                                                               |               16 |             31 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[8][31][0]                                                                              | fpga_rst_IBUF                                                                                                               |               18 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[31][31][0]                                                                             | fpga_rst_IBUF                                                                                                               |               19 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[26][31][0]                                                                             | fpga_rst_IBUF                                                                                                               |                7 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[19][31][0]                                                                             | fpga_rst_IBUF                                                                                                               |               15 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[29][31][0]                                                                             | fpga_rst_IBUF                                                                                                               |                9 |             32 |
|  clk/inst/clk_out4                      |                                                                                                                    | bgm/cur_half_period_count[0]_i_1_n_0                                                                                        |                8 |             32 |
|  clk/inst/clk_out4                      |                                                                                                                    | bgm/index[0]_i_1_n_0                                                                                                        |                8 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[7][31][0]                                                                              | fpga_rst_IBUF                                                                                                               |               22 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[11][31][0]                                                                             | fpga_rst_IBUF                                                                                                               |                9 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[13][31][0]                                                                             | fpga_rst_IBUF                                                                                                               |               14 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[1][31][0]                                                                              | fpga_rst_IBUF                                                                                                               |               12 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[17][31][0]                                                                             | fpga_rst_IBUF                                                                                                               |               13 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[22][31][0]                                                                             | fpga_rst_IBUF                                                                                                               |               17 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[12][31][0]                                                                             | fpga_rst_IBUF                                                                                                               |               13 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[21][31][0]                                                                             | fpga_rst_IBUF                                                                                                               |               13 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[14][31][0]                                                                             | fpga_rst_IBUF                                                                                                               |               10 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[20][31][0]                                                                             | fpga_rst_IBUF                                                                                                               |               17 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[24][31][0]                                                                             | fpga_rst_IBUF                                                                                                               |                6 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[18][31][0]                                                                             | fpga_rst_IBUF                                                                                                               |               10 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[0][31][0]                                                                              | fpga_rst_IBUF                                                                                                               |               14 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[10][31][0]                                                                             | fpga_rst_IBUF                                                                                                               |                8 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[23][31][0]                                                                             | fpga_rst_IBUF                                                                                                               |               17 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[16][31][0]                                                                             | fpga_rst_IBUF                                                                                                               |                8 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[9][31][0]                                                                              | fpga_rst_IBUF                                                                                                               |               18 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[15][31][0]                                                                             | fpga_rst_IBUF                                                                                                               |               17 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[5][31][0]                                                                              | fpga_rst_IBUF                                                                                                               |               15 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[25][31]_0[0]                                                                           | fpga_rst_IBUF                                                                                                               |                7 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[6][31][0]                                                                              | fpga_rst_IBUF                                                                                                               |               17 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[28][31][0]                                                                             | fpga_rst_IBUF                                                                                                               |                7 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[3][31][0]                                                                              | fpga_rst_IBUF                                                                                                               |               14 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[2][31][0]                                                                              | fpga_rst_IBUF                                                                                                               |               14 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[27][31][0]                                                                             | fpga_rst_IBUF                                                                                                               |               11 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[30][31][0]                                                                             | fpga_rst_IBUF                                                                                                               |               17 |             32 |
|  clk/inst/clk_out3                      | u_cpu/u_mem_wb/register_reg[4][31][0]                                                                              | fpga_rst_IBUF                                                                                                               |               14 |             32 |
|  clk/inst/clk_out4                      |                                                                                                                    |                                                                                                                             |                9 |             33 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                    | upg_rst                                                                                                                     |               13 |             33 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/byte_num                                                                                        | upg_rst                                                                                                                     |               10 |             36 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/upg_adr_o[14]_i_1_n_0                                                                           | upg_rst                                                                                                                     |               13 |             47 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/wr_byte_num_done                                                                                | upg_rst                                                                                                                     |               13 |             49 |
|  uart/inst/upg_inst/rdStat_BUFG         | uart/inst/upg_inst/byte_cnt                                                                                        | upg_rst                                                                                                                     |               16 |             56 |
|  clk/inst/clk_out3                      | u_cpu/u_gen_regs/E[0]                                                                                              |                                                                                                                             |               21 |             56 |
|  clk/inst/clk_out1                      | u_cpu/u_hazard/if_id_valid                                                                                         | u_cpu/u_hazard/reg_pc                                                                                                       |               23 |             67 |
|  clk/inst/clk_out1                      |                                                                                                                    | u_cpu/u_id_ex/reg_Sftmd                                                                                                     |               43 |            138 |
|  clk/inst/clk_out1                      |                                                                                                                    | fpga_rst_IBUF                                                                                                               |               92 |            219 |
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     7 |
| 2      |                     3 |
| 3      |                     2 |
| 4      |                     4 |
| 6      |                     2 |
| 7      |                     3 |
| 8      |                     7 |
| 9      |                     1 |
| 10     |                     2 |
| 13     |                     1 |
| 16+    |                    50 |
+--------+-----------------------+


