ISim log file
Running: /home/ise/my_shared_folder/EIT-VHDL-SDL/assignments/rcs1/tb_control_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/ise/my_shared_folder/EIT-VHDL-SDL/assignments/rcs1/tb_control_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
at 15 ns: Note: TC1 PASS (/tb_control/).
at 25 ns: Note: TC2 PASS (/tb_control/).
at 35 ns: Note: TC3 PASS (/tb_control/).
at 45 ns: Note: TC3b PASS (/tb_control/).
at 55 ns: Note: TC4 PASS (/tb_control/).
at 65 ns: Note: TC5 PASS (/tb_control/).
at 75 ns: Note: TC6 PASS (/tb_control/).
at 85 ns: Note: TC7 FAIL (/tb_control/).
at 95 ns: Note: TC8 FAIL (/tb_control/).
at 105 ns: Note: TC9 PASS (/tb_control/).
at 115 ns: Note: TC9 FAIL (/tb_control/).
