Loading plugins phase: Elapsed time ==> 0s.232ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\PSoC_Projects\Spectrometers\PSoC-ColorSensors_Spectrometers\C12880MA_059.cydsn\C12880MA_059.cyprj -d CY8C5888LTI-LP097 -s D:\PSoC_Projects\Spectrometers\PSoC-ColorSensors_Spectrometers\C12880MA_059.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.484ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 3s.227ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  C12880MA_059.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\PSoC_Projects\Spectrometers\PSoC-ColorSensors_Spectrometers\C12880MA_059.cydsn\C12880MA_059.cyprj -dcpsoc3 C12880MA_059.v -verilog
======================================================================

======================================================================
Compiling:  C12880MA_059.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\PSoC_Projects\Spectrometers\PSoC-ColorSensors_Spectrometers\C12880MA_059.cydsn\C12880MA_059.cyprj -dcpsoc3 C12880MA_059.v -verilog
======================================================================

======================================================================
Compiling:  C12880MA_059.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\PSoC_Projects\Spectrometers\PSoC-ColorSensors_Spectrometers\C12880MA_059.cydsn\C12880MA_059.cyprj -dcpsoc3 -verilog C12880MA_059.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Apr 05 10:03:53 2018


======================================================================
Compiling:  C12880MA_059.v
Program  :   vpp
Options  :    -yv2 -q10 C12880MA_059.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Apr 05 10:03:54 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'C12880MA_059.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  C12880MA_059.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\PSoC_Projects\Spectrometers\PSoC-ColorSensors_Spectrometers\C12880MA_059.cydsn\C12880MA_059.cyprj -dcpsoc3 -verilog C12880MA_059.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Apr 05 10:03:56 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\PSoC_Projects\Spectrometers\PSoC-ColorSensors_Spectrometers\C12880MA_059.cydsn\codegentemp\C12880MA_059.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\PSoC_Projects\Spectrometers\PSoC-ColorSensors_Spectrometers\C12880MA_059.cydsn\codegentemp\C12880MA_059.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  C12880MA_059.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\PSoC_Projects\Spectrometers\PSoC-ColorSensors_Spectrometers\C12880MA_059.cydsn\C12880MA_059.cyprj -dcpsoc3 -verilog C12880MA_059.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Apr 05 10:03:58 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\PSoC_Projects\Spectrometers\PSoC-ColorSensors_Spectrometers\C12880MA_059.cydsn\codegentemp\C12880MA_059.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\PSoC_Projects\Spectrometers\PSoC-ColorSensors_Spectrometers\C12880MA_059.cydsn\codegentemp\C12880MA_059.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\C12880_CLK:PWMUDB:km_run\
	\C12880_CLK:PWMUDB:ctrl_cmpmode2_2\
	\C12880_CLK:PWMUDB:ctrl_cmpmode2_1\
	\C12880_CLK:PWMUDB:ctrl_cmpmode2_0\
	\C12880_CLK:PWMUDB:ctrl_cmpmode1_2\
	\C12880_CLK:PWMUDB:ctrl_cmpmode1_1\
	\C12880_CLK:PWMUDB:ctrl_cmpmode1_0\
	\C12880_CLK:PWMUDB:capt_rising\
	\C12880_CLK:PWMUDB:capt_falling\
	\C12880_CLK:PWMUDB:trig_rise\
	\C12880_CLK:PWMUDB:trig_fall\
	\C12880_CLK:PWMUDB:sc_kill\
	\C12880_CLK:PWMUDB:min_kill\
	\C12880_CLK:PWMUDB:km_tc\
	\C12880_CLK:PWMUDB:db_tc\
	\C12880_CLK:PWMUDB:dith_sel\
	\C12880_CLK:PWMUDB:compare2\
	\C12880_CLK:Net_101\
	Net_2926
	Net_2927
	\C12880_CLK:PWMUDB:MODULE_1:b_31\
	\C12880_CLK:PWMUDB:MODULE_1:b_30\
	\C12880_CLK:PWMUDB:MODULE_1:b_29\
	\C12880_CLK:PWMUDB:MODULE_1:b_28\
	\C12880_CLK:PWMUDB:MODULE_1:b_27\
	\C12880_CLK:PWMUDB:MODULE_1:b_26\
	\C12880_CLK:PWMUDB:MODULE_1:b_25\
	\C12880_CLK:PWMUDB:MODULE_1:b_24\
	\C12880_CLK:PWMUDB:MODULE_1:b_23\
	\C12880_CLK:PWMUDB:MODULE_1:b_22\
	\C12880_CLK:PWMUDB:MODULE_1:b_21\
	\C12880_CLK:PWMUDB:MODULE_1:b_20\
	\C12880_CLK:PWMUDB:MODULE_1:b_19\
	\C12880_CLK:PWMUDB:MODULE_1:b_18\
	\C12880_CLK:PWMUDB:MODULE_1:b_17\
	\C12880_CLK:PWMUDB:MODULE_1:b_16\
	\C12880_CLK:PWMUDB:MODULE_1:b_15\
	\C12880_CLK:PWMUDB:MODULE_1:b_14\
	\C12880_CLK:PWMUDB:MODULE_1:b_13\
	\C12880_CLK:PWMUDB:MODULE_1:b_12\
	\C12880_CLK:PWMUDB:MODULE_1:b_11\
	\C12880_CLK:PWMUDB:MODULE_1:b_10\
	\C12880_CLK:PWMUDB:MODULE_1:b_9\
	\C12880_CLK:PWMUDB:MODULE_1:b_8\
	\C12880_CLK:PWMUDB:MODULE_1:b_7\
	\C12880_CLK:PWMUDB:MODULE_1:b_6\
	\C12880_CLK:PWMUDB:MODULE_1:b_5\
	\C12880_CLK:PWMUDB:MODULE_1:b_4\
	\C12880_CLK:PWMUDB:MODULE_1:b_3\
	\C12880_CLK:PWMUDB:MODULE_1:b_2\
	\C12880_CLK:PWMUDB:MODULE_1:b_1\
	\C12880_CLK:PWMUDB:MODULE_1:b_0\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_31\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_30\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_29\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_28\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_27\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_26\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_25\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_24\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_31\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_30\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_29\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_28\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_27\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_26\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_25\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_24\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_23\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_22\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_21\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_20\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_19\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_18\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_17\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_16\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_15\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_14\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_13\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_12\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_11\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_10\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_9\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_8\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_7\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_6\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_5\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_4\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_3\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_2\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_1\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:b_0\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_31\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_30\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_29\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_28\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_27\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_26\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_25\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_24\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_23\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_22\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_21\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_20\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_19\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_18\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_17\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_16\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_15\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_14\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_13\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_12\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_11\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_10\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_9\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_8\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_7\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_6\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_5\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_4\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_3\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_2\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2928
	Net_2925
	\C12880_CLK:Net_113\
	\C12880_CLK:Net_107\
	\C12880_CLK:Net_114\
	\C12880_TRG:PWMUDB:km_run\
	\C12880_TRG:PWMUDB:ctrl_cmpmode2_2\
	\C12880_TRG:PWMUDB:ctrl_cmpmode2_1\
	\C12880_TRG:PWMUDB:ctrl_cmpmode2_0\
	\C12880_TRG:PWMUDB:ctrl_cmpmode1_2\
	\C12880_TRG:PWMUDB:ctrl_cmpmode1_1\
	\C12880_TRG:PWMUDB:ctrl_cmpmode1_0\
	\C12880_TRG:PWMUDB:capt_rising\
	\C12880_TRG:PWMUDB:capt_falling\
	\C12880_TRG:PWMUDB:trig_rise\
	\C12880_TRG:PWMUDB:sc_kill\
	\C12880_TRG:PWMUDB:min_kill\
	\C12880_TRG:PWMUDB:km_tc\
	\C12880_TRG:PWMUDB:db_tc\
	\C12880_TRG:PWMUDB:dith_sel\
	\C12880_TRG:PWMUDB:compare2\
	\C12880_TRG:Net_101\
	Net_2127
	Net_2128
	\C12880_TRG:PWMUDB:MODULE_2:b_31\
	\C12880_TRG:PWMUDB:MODULE_2:b_30\
	\C12880_TRG:PWMUDB:MODULE_2:b_29\
	\C12880_TRG:PWMUDB:MODULE_2:b_28\
	\C12880_TRG:PWMUDB:MODULE_2:b_27\
	\C12880_TRG:PWMUDB:MODULE_2:b_26\
	\C12880_TRG:PWMUDB:MODULE_2:b_25\
	\C12880_TRG:PWMUDB:MODULE_2:b_24\
	\C12880_TRG:PWMUDB:MODULE_2:b_23\
	\C12880_TRG:PWMUDB:MODULE_2:b_22\
	\C12880_TRG:PWMUDB:MODULE_2:b_21\
	\C12880_TRG:PWMUDB:MODULE_2:b_20\
	\C12880_TRG:PWMUDB:MODULE_2:b_19\
	\C12880_TRG:PWMUDB:MODULE_2:b_18\
	\C12880_TRG:PWMUDB:MODULE_2:b_17\
	\C12880_TRG:PWMUDB:MODULE_2:b_16\
	\C12880_TRG:PWMUDB:MODULE_2:b_15\
	\C12880_TRG:PWMUDB:MODULE_2:b_14\
	\C12880_TRG:PWMUDB:MODULE_2:b_13\
	\C12880_TRG:PWMUDB:MODULE_2:b_12\
	\C12880_TRG:PWMUDB:MODULE_2:b_11\
	\C12880_TRG:PWMUDB:MODULE_2:b_10\
	\C12880_TRG:PWMUDB:MODULE_2:b_9\
	\C12880_TRG:PWMUDB:MODULE_2:b_8\
	\C12880_TRG:PWMUDB:MODULE_2:b_7\
	\C12880_TRG:PWMUDB:MODULE_2:b_6\
	\C12880_TRG:PWMUDB:MODULE_2:b_5\
	\C12880_TRG:PWMUDB:MODULE_2:b_4\
	\C12880_TRG:PWMUDB:MODULE_2:b_3\
	\C12880_TRG:PWMUDB:MODULE_2:b_2\
	\C12880_TRG:PWMUDB:MODULE_2:b_1\
	\C12880_TRG:PWMUDB:MODULE_2:b_0\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_31\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_30\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_29\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_28\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_27\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_26\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_25\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_24\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_31\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_30\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_29\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_28\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_27\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_26\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_25\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_24\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_23\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_22\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_21\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_20\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_19\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_18\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_17\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_16\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_15\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_14\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_13\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_12\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_11\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_10\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_9\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_8\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_7\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_6\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_5\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_4\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_3\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_2\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_1\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:b_0\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_31\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_30\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_29\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_28\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_27\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_26\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_25\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_24\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_23\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_22\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_21\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_20\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_19\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_18\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_17\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_16\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_15\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_14\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_13\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_12\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_11\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_10\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_9\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_8\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_7\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_6\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_5\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_4\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_3\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_2\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2129
	Net_2126
	\C12880_TRG:Net_113\
	\C12880_TRG:Net_107\
	\C12880_TRG:Net_114\
	\C12880_ST:PWMUDB:km_run\
	\C12880_ST:PWMUDB:ctrl_cmpmode2_2\
	\C12880_ST:PWMUDB:ctrl_cmpmode2_1\
	\C12880_ST:PWMUDB:ctrl_cmpmode2_0\
	\C12880_ST:PWMUDB:ctrl_cmpmode1_2\
	\C12880_ST:PWMUDB:ctrl_cmpmode1_1\
	\C12880_ST:PWMUDB:ctrl_cmpmode1_0\
	\C12880_ST:PWMUDB:capt_rising\
	\C12880_ST:PWMUDB:capt_falling\
	\C12880_ST:PWMUDB:trig_fall\
	\C12880_ST:PWMUDB:sc_kill\
	\C12880_ST:PWMUDB:min_kill\
	\C12880_ST:PWMUDB:km_tc\
	\C12880_ST:PWMUDB:db_tc\
	\C12880_ST:PWMUDB:dith_sel\
	\C12880_ST:PWMUDB:compare2\
	\C12880_ST:Net_101\
	Net_1421
	Net_1422
	\C12880_ST:PWMUDB:MODULE_3:b_31\
	\C12880_ST:PWMUDB:MODULE_3:b_30\
	\C12880_ST:PWMUDB:MODULE_3:b_29\
	\C12880_ST:PWMUDB:MODULE_3:b_28\
	\C12880_ST:PWMUDB:MODULE_3:b_27\
	\C12880_ST:PWMUDB:MODULE_3:b_26\
	\C12880_ST:PWMUDB:MODULE_3:b_25\
	\C12880_ST:PWMUDB:MODULE_3:b_24\
	\C12880_ST:PWMUDB:MODULE_3:b_23\
	\C12880_ST:PWMUDB:MODULE_3:b_22\
	\C12880_ST:PWMUDB:MODULE_3:b_21\
	\C12880_ST:PWMUDB:MODULE_3:b_20\
	\C12880_ST:PWMUDB:MODULE_3:b_19\
	\C12880_ST:PWMUDB:MODULE_3:b_18\
	\C12880_ST:PWMUDB:MODULE_3:b_17\
	\C12880_ST:PWMUDB:MODULE_3:b_16\
	\C12880_ST:PWMUDB:MODULE_3:b_15\
	\C12880_ST:PWMUDB:MODULE_3:b_14\
	\C12880_ST:PWMUDB:MODULE_3:b_13\
	\C12880_ST:PWMUDB:MODULE_3:b_12\
	\C12880_ST:PWMUDB:MODULE_3:b_11\
	\C12880_ST:PWMUDB:MODULE_3:b_10\
	\C12880_ST:PWMUDB:MODULE_3:b_9\
	\C12880_ST:PWMUDB:MODULE_3:b_8\
	\C12880_ST:PWMUDB:MODULE_3:b_7\
	\C12880_ST:PWMUDB:MODULE_3:b_6\
	\C12880_ST:PWMUDB:MODULE_3:b_5\
	\C12880_ST:PWMUDB:MODULE_3:b_4\
	\C12880_ST:PWMUDB:MODULE_3:b_3\
	\C12880_ST:PWMUDB:MODULE_3:b_2\
	\C12880_ST:PWMUDB:MODULE_3:b_1\
	\C12880_ST:PWMUDB:MODULE_3:b_0\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:a_31\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:a_30\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:a_29\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:a_28\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:a_27\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:a_26\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:a_25\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:a_24\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_31\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_30\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_29\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_28\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_27\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_26\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_25\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_24\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_23\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_22\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_21\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_20\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_19\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_18\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_17\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_16\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_15\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_14\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_13\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_12\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_11\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_10\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_9\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_8\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_7\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_6\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_5\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_4\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_3\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_2\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_1\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:b_0\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_31\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_30\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_29\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_28\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_27\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_26\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_25\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_24\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_23\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_22\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_21\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_20\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_19\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_18\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_17\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_16\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_15\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_14\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_13\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_12\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_11\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_10\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_9\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_8\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_7\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_6\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_5\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_4\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_3\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_2\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1423
	Net_1420
	\C12880_ST:Net_113\
	\C12880_ST:Net_107\
	\C12880_ST:Net_114\
	Net_389
	Net_390
	Net_391
	Net_392
	Net_393
	Net_394
	Net_395
	\USBFS:dma_complete_0\
	\USBFS:Net_1922\
	\USBFS:dma_complete_1\
	\USBFS:Net_1921\
	\USBFS:dma_complete_2\
	\USBFS:Net_1920\
	\USBFS:dma_complete_3\
	\USBFS:Net_1919\
	\USBFS:dma_complete_4\
	\USBFS:Net_1918\
	\USBFS:dma_complete_5\
	\USBFS:Net_1917\
	\USBFS:dma_complete_6\
	\USBFS:Net_1916\
	\USBFS:dma_complete_7\
	\USBFS:Net_1915\
	\PWM_EoC_Debug:PWMUDB:km_run\
	\PWM_EoC_Debug:PWMUDB:ctrl_cmpmode2_2\
	\PWM_EoC_Debug:PWMUDB:ctrl_cmpmode2_1\
	\PWM_EoC_Debug:PWMUDB:ctrl_cmpmode2_0\
	\PWM_EoC_Debug:PWMUDB:ctrl_cmpmode1_2\
	\PWM_EoC_Debug:PWMUDB:ctrl_cmpmode1_1\
	\PWM_EoC_Debug:PWMUDB:ctrl_cmpmode1_0\
	\PWM_EoC_Debug:PWMUDB:capt_rising\
	\PWM_EoC_Debug:PWMUDB:capt_falling\
	\PWM_EoC_Debug:PWMUDB:trig_rise\
	\PWM_EoC_Debug:PWMUDB:trig_fall\
	\PWM_EoC_Debug:PWMUDB:sc_kill\
	\PWM_EoC_Debug:PWMUDB:min_kill\
	\PWM_EoC_Debug:PWMUDB:km_tc\
	\PWM_EoC_Debug:PWMUDB:db_tc\
	\PWM_EoC_Debug:PWMUDB:dith_sel\
	\PWM_EoC_Debug:PWMUDB:compare2\
	\PWM_EoC_Debug:Net_101\
	\PWM_EoC_Debug:Net_96\
	Net_3004
	Net_3005
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_31\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_30\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_29\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_28\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_27\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_26\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_25\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_24\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_23\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_22\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_21\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_20\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_19\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_18\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_17\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_16\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_15\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_14\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_13\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_12\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_11\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_10\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_9\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_8\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_7\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_6\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_5\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_4\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_3\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_2\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_1\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:b_0\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_31\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_30\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_29\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_28\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_27\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_26\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_25\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_24\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_31\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_30\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_29\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_28\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_27\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_26\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_25\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_24\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_23\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_22\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_21\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_20\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_19\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_18\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_17\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_16\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_15\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_14\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_13\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_12\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_11\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_10\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_9\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_8\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_7\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_6\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_5\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_4\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_3\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_2\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_1\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:b_0\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_31\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_30\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_29\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_28\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_27\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_26\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_25\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_24\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_23\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_22\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_21\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_20\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_19\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_18\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_17\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_16\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_15\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_14\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_13\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_12\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_11\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_10\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_9\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_8\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_7\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_6\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_5\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_4\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_3\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_2\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3012
	Net_3006
	Net_3003
	\PWM_EoC_Debug:Net_113\
	\PWM_EoC_Debug:Net_107\
	\PWM_EoC_Debug:Net_114\

    Synthesized names
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_31\
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_30\
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_29\
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_28\
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_27\
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_26\
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_25\
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_24\
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_23\
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_22\
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_21\
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_20\
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_19\
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_18\
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_17\
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_16\
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_15\
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_14\
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_13\
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_12\
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_11\
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_10\
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_9\
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_8\
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_7\
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_6\
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_5\
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_4\
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_3\
	\C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_2\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_31\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_30\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_29\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_28\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_27\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_26\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_25\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_24\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_23\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_22\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_21\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_20\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_19\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_18\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_17\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_16\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_15\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_14\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_13\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_12\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_11\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_10\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_9\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_8\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_7\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_6\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_5\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_4\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_3\
	\C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_2\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_31\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_30\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_29\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_28\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_27\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_26\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_25\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_24\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_23\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_22\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_21\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_20\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_19\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_18\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_17\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_16\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_15\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_14\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_13\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_12\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_11\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_10\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_9\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_8\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_7\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_6\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_5\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_4\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_3\
	\C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_2\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_31\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_30\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_29\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_28\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_27\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_26\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_25\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_24\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_23\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_22\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_21\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_20\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_19\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_18\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_17\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_16\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_15\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_14\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_13\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_12\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_11\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_10\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_9\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_8\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_7\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_6\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_5\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_4\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_3\
	\PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_2\

Deleted 559 User equations/components.
Deleted 120 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Pin_Video_net_0
Aliasing \C12880_CLK:PWMUDB:hwCapture\ to zero
Aliasing \C12880_CLK:PWMUDB:trig_out\ to tmpOE__Pin_Video_net_0
Aliasing Net_351 to zero
Aliasing \C12880_CLK:PWMUDB:runmode_enable\\S\ to zero
Aliasing \C12880_CLK:PWMUDB:ltch_kill_reg\\R\ to \C12880_CLK:PWMUDB:runmode_enable\\R\
Aliasing \C12880_CLK:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \C12880_CLK:PWMUDB:min_kill_reg\\R\ to \C12880_CLK:PWMUDB:runmode_enable\\R\
Aliasing \C12880_CLK:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \C12880_CLK:PWMUDB:final_kill\ to tmpOE__Pin_Video_net_0
Aliasing \C12880_CLK:PWMUDB:dith_count_1\\R\ to \C12880_CLK:PWMUDB:runmode_enable\\R\
Aliasing \C12880_CLK:PWMUDB:dith_count_1\\S\ to zero
Aliasing \C12880_CLK:PWMUDB:dith_count_0\\R\ to \C12880_CLK:PWMUDB:runmode_enable\\R\
Aliasing \C12880_CLK:PWMUDB:dith_count_0\\S\ to zero
Aliasing \C12880_CLK:PWMUDB:status_6\ to zero
Aliasing \C12880_CLK:PWMUDB:status_4\ to zero
Aliasing \C12880_CLK:PWMUDB:cmp2\ to zero
Aliasing \C12880_CLK:PWMUDB:cmp1_status_reg\\R\ to \C12880_CLK:PWMUDB:runmode_enable\\R\
Aliasing \C12880_CLK:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \C12880_CLK:PWMUDB:cmp2_status_reg\\R\ to \C12880_CLK:PWMUDB:runmode_enable\\R\
Aliasing \C12880_CLK:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \C12880_CLK:PWMUDB:final_kill_reg\\R\ to \C12880_CLK:PWMUDB:runmode_enable\\R\
Aliasing \C12880_CLK:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \C12880_CLK:PWMUDB:cs_addr_0\ to \C12880_CLK:PWMUDB:runmode_enable\\R\
Aliasing \C12880_CLK:PWMUDB:pwm1_i\ to zero
Aliasing \C12880_CLK:PWMUDB:pwm2_i\ to zero
Aliasing \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_Video_net_0
Aliasing \ADC:vp_ctl_0\ to zero
Aliasing \ADC:vp_ctl_2\ to zero
Aliasing \ADC:vn_ctl_1\ to zero
Aliasing \ADC:vn_ctl_3\ to zero
Aliasing \ADC:vp_ctl_1\ to zero
Aliasing \ADC:vp_ctl_3\ to zero
Aliasing \ADC:vn_ctl_0\ to zero
Aliasing \ADC:vn_ctl_2\ to zero
Aliasing \ADC:tmpOE__Bypass_net_0\ to tmpOE__Pin_Video_net_0
Aliasing \ADC:Net_381\ to zero
Aliasing \C12880_TRG:PWMUDB:hwCapture\ to zero
Aliasing Net_367 to zero
Aliasing \C12880_TRG:PWMUDB:runmode_enable\\S\ to zero
Aliasing \C12880_TRG:PWMUDB:ltch_kill_reg\\R\ to \C12880_TRG:PWMUDB:runmode_enable\\R\
Aliasing \C12880_TRG:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \C12880_TRG:PWMUDB:min_kill_reg\\R\ to \C12880_TRG:PWMUDB:runmode_enable\\R\
Aliasing \C12880_TRG:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \C12880_TRG:PWMUDB:final_kill\ to tmpOE__Pin_Video_net_0
Aliasing \C12880_TRG:PWMUDB:dith_count_1\\R\ to \C12880_TRG:PWMUDB:runmode_enable\\R\
Aliasing \C12880_TRG:PWMUDB:dith_count_1\\S\ to zero
Aliasing \C12880_TRG:PWMUDB:dith_count_0\\R\ to \C12880_TRG:PWMUDB:runmode_enable\\R\
Aliasing \C12880_TRG:PWMUDB:dith_count_0\\S\ to zero
Aliasing \C12880_TRG:PWMUDB:status_6\ to zero
Aliasing \C12880_TRG:PWMUDB:status_4\ to zero
Aliasing \C12880_TRG:PWMUDB:cmp2\ to zero
Aliasing \C12880_TRG:PWMUDB:cmp1_status_reg\\R\ to \C12880_TRG:PWMUDB:runmode_enable\\R\
Aliasing \C12880_TRG:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \C12880_TRG:PWMUDB:cmp2_status_reg\\R\ to \C12880_TRG:PWMUDB:runmode_enable\\R\
Aliasing \C12880_TRG:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \C12880_TRG:PWMUDB:final_kill_reg\\R\ to \C12880_TRG:PWMUDB:runmode_enable\\R\
Aliasing \C12880_TRG:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \C12880_TRG:PWMUDB:cs_addr_0\ to \C12880_TRG:PWMUDB:runmode_enable\\R\
Aliasing \C12880_TRG:PWMUDB:pwm1_i\ to zero
Aliasing \C12880_TRG:PWMUDB:pwm2_i\ to zero
Aliasing \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_Video_net_0
Aliasing tmpOE__Pin_TRG_net_0 to tmpOE__Pin_Video_net_0
Aliasing tmpOE__Pin_CLK_net_0 to tmpOE__Pin_Video_net_0
Aliasing \C12880_ST:PWMUDB:hwCapture\ to zero
Aliasing Net_378 to zero
Aliasing \C12880_ST:PWMUDB:runmode_enable\\S\ to zero
Aliasing \C12880_ST:PWMUDB:ltch_kill_reg\\R\ to \C12880_ST:PWMUDB:runmode_enable\\R\
Aliasing \C12880_ST:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \C12880_ST:PWMUDB:min_kill_reg\\R\ to \C12880_ST:PWMUDB:runmode_enable\\R\
Aliasing \C12880_ST:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \C12880_ST:PWMUDB:final_kill\ to tmpOE__Pin_Video_net_0
Aliasing \C12880_ST:PWMUDB:dith_count_1\\R\ to \C12880_ST:PWMUDB:runmode_enable\\R\
Aliasing \C12880_ST:PWMUDB:dith_count_1\\S\ to zero
Aliasing \C12880_ST:PWMUDB:dith_count_0\\R\ to \C12880_ST:PWMUDB:runmode_enable\\R\
Aliasing \C12880_ST:PWMUDB:dith_count_0\\S\ to zero
Aliasing \C12880_ST:PWMUDB:status_6\ to zero
Aliasing \C12880_ST:PWMUDB:status_4\ to zero
Aliasing \C12880_ST:PWMUDB:cmp2\ to zero
Aliasing \C12880_ST:PWMUDB:cmp1_status_reg\\R\ to \C12880_ST:PWMUDB:runmode_enable\\R\
Aliasing \C12880_ST:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \C12880_ST:PWMUDB:cmp2_status_reg\\R\ to \C12880_ST:PWMUDB:runmode_enable\\R\
Aliasing \C12880_ST:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \C12880_ST:PWMUDB:final_kill_reg\\R\ to \C12880_ST:PWMUDB:runmode_enable\\R\
Aliasing \C12880_ST:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \C12880_ST:PWMUDB:cs_addr_0\ to \C12880_ST:PWMUDB:runmode_enable\\R\
Aliasing \C12880_ST:PWMUDB:pwm1_i\ to zero
Aliasing \C12880_ST:PWMUDB:pwm2_i\ to zero
Aliasing \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_Video_net_0
Aliasing tmpOE__Pin_ST_net_0 to tmpOE__Pin_Video_net_0
Aliasing \C12880_ctrl_reg:clk\ to zero
Aliasing \C12880_ctrl_reg:rst\ to zero
Aliasing \USBFS:tmpOE__Dm_net_0\ to tmpOE__Pin_Video_net_0
Aliasing \USBFS:tmpOE__Dp_net_0\ to tmpOE__Pin_Video_net_0
Aliasing tmpOE__LED_net_0 to tmpOE__Pin_Video_net_0
Aliasing tmpOE__Laser_net_0 to tmpOE__Pin_Video_net_0
Aliasing tmpOE__EoS_net_0 to tmpOE__Pin_Video_net_0
Aliasing \Status_Reg_1:status_1\ to zero
Aliasing \Status_Reg_1:status_2\ to zero
Aliasing \Status_Reg_1:status_3\ to zero
Aliasing \Status_Reg_1:status_4\ to zero
Aliasing \Status_Reg_1:status_5\ to zero
Aliasing \Status_Reg_1:status_6\ to zero
Aliasing \Status_Reg_1:status_7\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:hwCapture\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:trig_out\ to tmpOE__Pin_Video_net_0
Aliasing Net_2980 to zero
Aliasing \PWM_EoC_Debug:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:ltch_kill_reg\\R\ to \PWM_EoC_Debug:PWMUDB:runmode_enable\\R\
Aliasing \PWM_EoC_Debug:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:min_kill_reg\\R\ to \PWM_EoC_Debug:PWMUDB:runmode_enable\\R\
Aliasing \PWM_EoC_Debug:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:final_kill\ to tmpOE__Pin_Video_net_0
Aliasing \PWM_EoC_Debug:PWMUDB:dith_count_1\\R\ to \PWM_EoC_Debug:PWMUDB:runmode_enable\\R\
Aliasing \PWM_EoC_Debug:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:dith_count_0\\R\ to \PWM_EoC_Debug:PWMUDB:runmode_enable\\R\
Aliasing \PWM_EoC_Debug:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:status_6\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:status_4\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:cmp2\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:cmp1_status_reg\\R\ to \PWM_EoC_Debug:PWMUDB:runmode_enable\\R\
Aliasing \PWM_EoC_Debug:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:cmp2_status_reg\\R\ to \PWM_EoC_Debug:PWMUDB:runmode_enable\\R\
Aliasing \PWM_EoC_Debug:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:final_kill_reg\\R\ to \PWM_EoC_Debug:PWMUDB:runmode_enable\\R\
Aliasing \PWM_EoC_Debug:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:cs_addr_0\ to \PWM_EoC_Debug:PWMUDB:runmode_enable\\R\
Aliasing \PWM_EoC_Debug:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_Video_net_0
Aliasing \C12880_CLK:PWMUDB:min_kill_reg\\D\ to tmpOE__Pin_Video_net_0
Aliasing \C12880_CLK:PWMUDB:prevCapture\\D\ to zero
Aliasing \C12880_CLK:PWMUDB:trig_last\\D\ to zero
Aliasing \C12880_CLK:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Pin_Video_net_0
Aliasing \C12880_CLK:PWMUDB:prevCompare1\\D\ to \C12880_CLK:PWMUDB:pwm_temp\
Aliasing \C12880_CLK:PWMUDB:tc_i_reg\\D\ to \C12880_CLK:PWMUDB:status_2\
Aliasing \C12880_TRG:PWMUDB:min_kill_reg\\D\ to tmpOE__Pin_Video_net_0
Aliasing \C12880_TRG:PWMUDB:prevCapture\\D\ to zero
Aliasing \C12880_TRG:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Pin_Video_net_0
Aliasing \C12880_TRG:PWMUDB:prevCompare1\\D\ to \C12880_TRG:PWMUDB:pwm_temp\
Aliasing \C12880_TRG:PWMUDB:tc_i_reg\\D\ to \C12880_TRG:PWMUDB:status_2\
Aliasing \C12880_ST:PWMUDB:min_kill_reg\\D\ to tmpOE__Pin_Video_net_0
Aliasing \C12880_ST:PWMUDB:prevCapture\\D\ to zero
Aliasing \C12880_ST:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Pin_Video_net_0
Aliasing \C12880_ST:PWMUDB:prevCompare1\\D\ to \C12880_ST:PWMUDB:pwm_temp\
Aliasing \C12880_ST:PWMUDB:tc_i_reg\\D\ to \C12880_ST:PWMUDB:status_2\
Aliasing \PWM_EoC_Debug:PWMUDB:min_kill_reg\\D\ to tmpOE__Pin_Video_net_0
Aliasing \PWM_EoC_Debug:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Pin_Video_net_0
Aliasing \PWM_EoC_Debug:PWMUDB:prevCompare1\\D\ to \PWM_EoC_Debug:PWMUDB:pwm_temp\
Aliasing \PWM_EoC_Debug:PWMUDB:tc_i_reg\\D\ to \PWM_EoC_Debug:PWMUDB:status_2\
Removing Lhs of wire one[7] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire \C12880_CLK:PWMUDB:ctrl_enable\[23] = \C12880_CLK:PWMUDB:control_7\[15]
Removing Lhs of wire \C12880_CLK:PWMUDB:hwCapture\[33] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:hwEnable\[34] = \C12880_CLK:PWMUDB:control_7\[15]
Removing Lhs of wire \C12880_CLK:PWMUDB:trig_out\[38] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire \C12880_CLK:PWMUDB:runmode_enable\\R\[40] = zero[2]
Removing Lhs of wire Net_351[41] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:runmode_enable\\S\[42] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:final_enable\[43] = \C12880_CLK:PWMUDB:runmode_enable\[39]
Removing Lhs of wire \C12880_CLK:PWMUDB:ltch_kill_reg\\R\[47] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:ltch_kill_reg\\S\[48] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:min_kill_reg\\R\[49] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:min_kill_reg\\S\[50] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:final_kill\[53] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire \C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_1\[57] = \C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_1\[344]
Removing Lhs of wire \C12880_CLK:PWMUDB:add_vi_vv_MODGEN_1_0\[59] = \C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_0\[345]
Removing Lhs of wire \C12880_CLK:PWMUDB:dith_count_1\\R\[60] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:dith_count_1\\S\[61] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:dith_count_0\\R\[62] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:dith_count_0\\S\[63] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:status_6\[66] = zero[2]
Removing Rhs of wire \C12880_CLK:PWMUDB:status_5\[67] = \C12880_CLK:PWMUDB:final_kill_reg\[81]
Removing Lhs of wire \C12880_CLK:PWMUDB:status_4\[68] = zero[2]
Removing Rhs of wire \C12880_CLK:PWMUDB:status_3\[69] = \C12880_CLK:PWMUDB:fifo_full\[88]
Removing Rhs of wire \C12880_CLK:PWMUDB:status_1\[71] = \C12880_CLK:PWMUDB:cmp2_status_reg\[80]
Removing Rhs of wire \C12880_CLK:PWMUDB:status_0\[72] = \C12880_CLK:PWMUDB:cmp1_status_reg\[79]
Removing Lhs of wire \C12880_CLK:PWMUDB:cmp2_status\[77] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:cmp2\[78] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:cmp1_status_reg\\R\[82] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:cmp1_status_reg\\S\[83] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:cmp2_status_reg\\R\[84] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:cmp2_status_reg\\S\[85] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:final_kill_reg\\R\[86] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:final_kill_reg\\S\[87] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:cs_addr_2\[89] = \C12880_CLK:PWMUDB:tc_i\[45]
Removing Lhs of wire \C12880_CLK:PWMUDB:cs_addr_1\[90] = \C12880_CLK:PWMUDB:runmode_enable\[39]
Removing Lhs of wire \C12880_CLK:PWMUDB:cs_addr_0\[91] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:compare1\[172] = \C12880_CLK:PWMUDB:cmp1_less\[143]
Removing Lhs of wire \C12880_CLK:PWMUDB:pwm1_i\[177] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:pwm2_i\[179] = zero[2]
Removing Rhs of wire \C12880_CLK:Net_96\[182] = \C12880_CLK:PWMUDB:pwm_i_reg\[174]
Removing Lhs of wire \C12880_CLK:PWMUDB:pwm_temp\[185] = \C12880_CLK:PWMUDB:cmp1\[75]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_23\[226] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_22\[227] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_21\[228] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_20\[229] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_19\[230] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_18\[231] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_17\[232] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_16\[233] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_15\[234] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_14\[235] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_13\[236] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_12\[237] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_11\[238] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_10\[239] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_9\[240] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_8\[241] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_7\[242] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_6\[243] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_5\[244] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_4\[245] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_3\[246] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_2\[247] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_1\[248] = \C12880_CLK:PWMUDB:MODIN1_1\[249]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODIN1_1\[249] = \C12880_CLK:PWMUDB:dith_count_1\[56]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODULE_1:g2:a0:a_0\[250] = \C12880_CLK:PWMUDB:MODIN1_0\[251]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODIN1_0\[251] = \C12880_CLK:PWMUDB:dith_count_0\[58]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[383] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[384] = tmpOE__Pin_Video_net_0[1]
Removing Rhs of wire Net_269[385] = \C12880_CLK:Net_96\[182]
Removing Lhs of wire \ADC:vp_ctl_0\[397] = zero[2]
Removing Lhs of wire \ADC:vp_ctl_2\[398] = zero[2]
Removing Lhs of wire \ADC:vn_ctl_1\[399] = zero[2]
Removing Lhs of wire \ADC:vn_ctl_3\[400] = zero[2]
Removing Lhs of wire \ADC:vp_ctl_1\[401] = zero[2]
Removing Lhs of wire \ADC:vp_ctl_3\[402] = zero[2]
Removing Lhs of wire \ADC:vn_ctl_0\[403] = zero[2]
Removing Lhs of wire \ADC:vn_ctl_2\[404] = zero[2]
Removing Rhs of wire \ADC:Net_188\[407] = \ADC:Net_221\[408]
Removing Lhs of wire \ADC:tmpOE__Bypass_net_0\[432] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire \ADC:Net_381\[447] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:ctrl_enable\[462] = \C12880_TRG:PWMUDB:control_7\[454]
Removing Lhs of wire \C12880_TRG:PWMUDB:hwCapture\[472] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:hwEnable\[473] = \C12880_TRG:PWMUDB:control_7\[454]
Removing Rhs of wire EN_TRG_COUNT[475] = \C12880_ST:Net_96\[1015]
Removing Rhs of wire EN_TRG_COUNT[475] = \C12880_ST:PWMUDB:pwm_i_reg\[1007]
Removing Lhs of wire \C12880_TRG:PWMUDB:trig_out\[478] = \C12880_TRG:PWMUDB:trig_fall\[477]
Removing Lhs of wire \C12880_TRG:PWMUDB:runmode_enable\\R\[481] = zero[2]
Removing Lhs of wire Net_367[482] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:runmode_enable\\S\[483] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:final_enable\[484] = \C12880_TRG:PWMUDB:runmode_enable\[479]
Removing Lhs of wire \C12880_TRG:PWMUDB:ltch_kill_reg\\R\[487] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:ltch_kill_reg\\S\[488] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:min_kill_reg\\R\[489] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:min_kill_reg\\S\[490] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:final_kill\[493] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire \C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_1\[497] = \C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_1\[784]
Removing Lhs of wire \C12880_TRG:PWMUDB:add_vi_vv_MODGEN_2_0\[499] = \C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_0\[785]
Removing Lhs of wire \C12880_TRG:PWMUDB:dith_count_1\\R\[500] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:dith_count_1\\S\[501] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:dith_count_0\\R\[502] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:dith_count_0\\S\[503] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:status_6\[506] = zero[2]
Removing Rhs of wire \C12880_TRG:PWMUDB:status_5\[507] = \C12880_TRG:PWMUDB:final_kill_reg\[521]
Removing Lhs of wire \C12880_TRG:PWMUDB:status_4\[508] = zero[2]
Removing Rhs of wire \C12880_TRG:PWMUDB:status_3\[509] = \C12880_TRG:PWMUDB:fifo_full\[528]
Removing Rhs of wire \C12880_TRG:PWMUDB:status_1\[511] = \C12880_TRG:PWMUDB:cmp2_status_reg\[520]
Removing Rhs of wire \C12880_TRG:PWMUDB:status_0\[512] = \C12880_TRG:PWMUDB:cmp1_status_reg\[519]
Removing Lhs of wire \C12880_TRG:PWMUDB:cmp2_status\[517] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:cmp2\[518] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:cmp1_status_reg\\R\[522] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:cmp1_status_reg\\S\[523] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:cmp2_status_reg\\R\[524] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:cmp2_status_reg\\S\[525] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:final_kill_reg\\R\[526] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:final_kill_reg\\S\[527] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:cs_addr_2\[529] = \C12880_TRG:PWMUDB:tc_i\[480]
Removing Lhs of wire \C12880_TRG:PWMUDB:cs_addr_1\[530] = \C12880_TRG:PWMUDB:runmode_enable\[479]
Removing Lhs of wire \C12880_TRG:PWMUDB:cs_addr_0\[531] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:pwm1_i\[617] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:pwm2_i\[619] = zero[2]
Removing Rhs of wire \C12880_TRG:Net_96\[622] = \C12880_TRG:PWMUDB:pwm_i_reg\[614]
Removing Lhs of wire \C12880_TRG:PWMUDB:pwm_temp\[625] = \C12880_TRG:PWMUDB:cmp1\[515]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_23\[666] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_22\[667] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_21\[668] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_20\[669] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_19\[670] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_18\[671] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_17\[672] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_16\[673] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_15\[674] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_14\[675] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_13\[676] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_12\[677] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_11\[678] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_10\[679] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_9\[680] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_8\[681] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_7\[682] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_6\[683] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_5\[684] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_4\[685] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_3\[686] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_2\[687] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_1\[688] = \C12880_TRG:PWMUDB:MODIN2_1\[689]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODIN2_1\[689] = \C12880_TRG:PWMUDB:dith_count_1\[496]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODULE_2:g2:a0:a_0\[690] = \C12880_TRG:PWMUDB:MODIN2_0\[691]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODIN2_0\[691] = \C12880_TRG:PWMUDB:dith_count_0\[498]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[823] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[824] = tmpOE__Pin_Video_net_0[1]
Removing Rhs of wire Net_253[825] = \C12880_TRG:Net_96\[622]
Removing Lhs of wire tmpOE__Pin_TRG_net_0[832] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire tmpOE__Pin_CLK_net_0[837] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire \C12880_ST:PWMUDB:ctrl_enable\[855] = \C12880_ST:PWMUDB:control_7\[847]
Removing Lhs of wire \C12880_ST:PWMUDB:hwCapture\[865] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:hwEnable\[866] = \C12880_ST:PWMUDB:control_7\[847]
Removing Rhs of wire Net_1673[868] = \C12880_ctrl_reg:control_out_0\[1231]
Removing Rhs of wire Net_1673[868] = \C12880_ctrl_reg:control_0\[1254]
Removing Lhs of wire \C12880_ST:PWMUDB:trig_out\[871] = \C12880_ST:PWMUDB:trig_rise\[869]
Removing Lhs of wire \C12880_ST:PWMUDB:runmode_enable\\R\[874] = zero[2]
Removing Lhs of wire Net_378[875] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:runmode_enable\\S\[876] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:final_enable\[877] = \C12880_ST:PWMUDB:runmode_enable\[872]
Removing Lhs of wire \C12880_ST:PWMUDB:ltch_kill_reg\\R\[880] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:ltch_kill_reg\\S\[881] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:min_kill_reg\\R\[882] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:min_kill_reg\\S\[883] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:final_kill\[886] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire \C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_1\[890] = \C12880_ST:PWMUDB:MODULE_3:g2:a0:s_1\[1177]
Removing Lhs of wire \C12880_ST:PWMUDB:add_vi_vv_MODGEN_3_0\[892] = \C12880_ST:PWMUDB:MODULE_3:g2:a0:s_0\[1178]
Removing Lhs of wire \C12880_ST:PWMUDB:dith_count_1\\R\[893] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:dith_count_1\\S\[894] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:dith_count_0\\R\[895] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:dith_count_0\\S\[896] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:status_6\[899] = zero[2]
Removing Rhs of wire \C12880_ST:PWMUDB:status_5\[900] = \C12880_ST:PWMUDB:final_kill_reg\[914]
Removing Lhs of wire \C12880_ST:PWMUDB:status_4\[901] = zero[2]
Removing Rhs of wire \C12880_ST:PWMUDB:status_3\[902] = \C12880_ST:PWMUDB:fifo_full\[921]
Removing Rhs of wire \C12880_ST:PWMUDB:status_1\[904] = \C12880_ST:PWMUDB:cmp2_status_reg\[913]
Removing Rhs of wire \C12880_ST:PWMUDB:status_0\[905] = \C12880_ST:PWMUDB:cmp1_status_reg\[912]
Removing Lhs of wire \C12880_ST:PWMUDB:cmp2_status\[910] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:cmp2\[911] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:cmp1_status_reg\\R\[915] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:cmp1_status_reg\\S\[916] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:cmp2_status_reg\\R\[917] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:cmp2_status_reg\\S\[918] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:final_kill_reg\\R\[919] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:final_kill_reg\\S\[920] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:cs_addr_2\[922] = \C12880_ST:PWMUDB:tc_i\[873]
Removing Lhs of wire \C12880_ST:PWMUDB:cs_addr_1\[923] = \C12880_ST:PWMUDB:runmode_enable\[872]
Removing Lhs of wire \C12880_ST:PWMUDB:cs_addr_0\[924] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:compare1\[1005] = \C12880_ST:PWMUDB:cmp1_less\[976]
Removing Lhs of wire \C12880_ST:PWMUDB:pwm1_i\[1010] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:pwm2_i\[1012] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:pwm_temp\[1018] = \C12880_ST:PWMUDB:cmp1\[908]
Removing Lhs of wire \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_23\[1059] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_22\[1060] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_21\[1061] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_20\[1062] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_19\[1063] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_18\[1064] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_17\[1065] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_16\[1066] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_15\[1067] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_14\[1068] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_13\[1069] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_12\[1070] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_11\[1071] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_10\[1072] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_9\[1073] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_8\[1074] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_7\[1075] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_6\[1076] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_5\[1077] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_4\[1078] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_3\[1079] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_2\[1080] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_1\[1081] = \C12880_ST:PWMUDB:MODIN3_1\[1082]
Removing Lhs of wire \C12880_ST:PWMUDB:MODIN3_1\[1082] = \C12880_ST:PWMUDB:dith_count_1\[889]
Removing Lhs of wire \C12880_ST:PWMUDB:MODULE_3:g2:a0:a_0\[1083] = \C12880_ST:PWMUDB:MODIN3_0\[1084]
Removing Lhs of wire \C12880_ST:PWMUDB:MODIN3_0\[1084] = \C12880_ST:PWMUDB:dith_count_0\[891]
Removing Lhs of wire \C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1216] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire \C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1217] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire tmpOE__Pin_ST_net_0[1224] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire \C12880_ctrl_reg:clk\[1229] = zero[2]
Removing Lhs of wire \C12880_ctrl_reg:rst\[1230] = zero[2]
Removing Lhs of wire \USBFS:tmpOE__Dm_net_0\[1261] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire \USBFS:tmpOE__Dp_net_0\[1268] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire tmpOE__LED_net_0[1318] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire tmpOE__Laser_net_0[1324] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire tmpOE__EoS_net_0[1333] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire \Status_Reg_1:status_0\[1338] = Net_2969[1334]
Removing Lhs of wire \Status_Reg_1:status_1\[1339] = zero[2]
Removing Lhs of wire \Status_Reg_1:status_2\[1340] = zero[2]
Removing Lhs of wire \Status_Reg_1:status_3\[1341] = zero[2]
Removing Lhs of wire \Status_Reg_1:status_4\[1342] = zero[2]
Removing Lhs of wire \Status_Reg_1:status_5\[1343] = zero[2]
Removing Lhs of wire \Status_Reg_1:status_6\[1344] = zero[2]
Removing Lhs of wire \Status_Reg_1:status_7\[1345] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:ctrl_enable\[1360] = \PWM_EoC_Debug:PWMUDB:control_7\[1352]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:hwCapture\[1370] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:hwEnable\[1371] = \PWM_EoC_Debug:PWMUDB:control_7\[1352]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:trig_out\[1375] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:runmode_enable\\R\[1377] = zero[2]
Removing Lhs of wire Net_2980[1378] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:runmode_enable\\S\[1379] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:final_enable\[1380] = \PWM_EoC_Debug:PWMUDB:runmode_enable\[1376]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:ltch_kill_reg\\R\[1384] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:ltch_kill_reg\\S\[1385] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:min_kill_reg\\R\[1386] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:min_kill_reg\\S\[1387] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:final_kill\[1390] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_1\[1394] = \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_1\[1681]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:add_vi_vv_MODGEN_4_0\[1396] = \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_0\[1682]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:dith_count_1\\R\[1397] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:dith_count_1\\S\[1398] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:dith_count_0\\R\[1399] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:dith_count_0\\S\[1400] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:status_6\[1403] = zero[2]
Removing Rhs of wire \PWM_EoC_Debug:PWMUDB:status_5\[1404] = \PWM_EoC_Debug:PWMUDB:final_kill_reg\[1418]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:status_4\[1405] = zero[2]
Removing Rhs of wire \PWM_EoC_Debug:PWMUDB:status_3\[1406] = \PWM_EoC_Debug:PWMUDB:fifo_full\[1425]
Removing Rhs of wire \PWM_EoC_Debug:PWMUDB:status_1\[1408] = \PWM_EoC_Debug:PWMUDB:cmp2_status_reg\[1417]
Removing Rhs of wire \PWM_EoC_Debug:PWMUDB:status_0\[1409] = \PWM_EoC_Debug:PWMUDB:cmp1_status_reg\[1416]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:cmp2_status\[1414] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:cmp2\[1415] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:cmp1_status_reg\\R\[1419] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:cmp1_status_reg\\S\[1420] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:cmp2_status_reg\\R\[1421] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:cmp2_status_reg\\S\[1422] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:final_kill_reg\\R\[1423] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:final_kill_reg\\S\[1424] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:cs_addr_2\[1426] = \PWM_EoC_Debug:PWMUDB:tc_i\[1382]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:cs_addr_1\[1427] = \PWM_EoC_Debug:PWMUDB:runmode_enable\[1376]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:cs_addr_0\[1428] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:compare1\[1509] = \PWM_EoC_Debug:PWMUDB:cmp1_less\[1480]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:pwm1_i\[1514] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:pwm2_i\[1516] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:pwm_temp\[1522] = \PWM_EoC_Debug:PWMUDB:cmp1\[1412]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_23\[1563] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_22\[1564] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_21\[1565] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_20\[1566] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_19\[1567] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_18\[1568] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_17\[1569] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_16\[1570] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_15\[1571] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_14\[1572] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_13\[1573] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_12\[1574] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_11\[1575] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_10\[1576] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_9\[1577] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_8\[1578] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_7\[1579] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_6\[1580] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_5\[1581] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_4\[1582] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_3\[1583] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_2\[1584] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_1\[1585] = \PWM_EoC_Debug:PWMUDB:MODIN4_1\[1586]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODIN4_1\[1586] = \PWM_EoC_Debug:PWMUDB:dith_count_1\[1393]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:a_0\[1587] = \PWM_EoC_Debug:PWMUDB:MODIN4_0\[1588]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODIN4_0\[1588] = \PWM_EoC_Debug:PWMUDB:dith_count_0\[1395]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1720] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1721] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire \C12880_CLK:PWMUDB:min_kill_reg\\D\[1728] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire \C12880_CLK:PWMUDB:prevCapture\\D\[1729] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:trig_last\\D\[1730] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:ltch_kill_reg\\D\[1733] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire \C12880_CLK:PWMUDB:prevCompare1\\D\[1736] = \C12880_CLK:PWMUDB:cmp1\[75]
Removing Lhs of wire \C12880_CLK:PWMUDB:cmp1_status_reg\\D\[1737] = \C12880_CLK:PWMUDB:cmp1_status\[76]
Removing Lhs of wire \C12880_CLK:PWMUDB:cmp2_status_reg\\D\[1738] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:pwm_i_reg\\D\[1740] = \C12880_CLK:PWMUDB:pwm_i\[175]
Removing Lhs of wire \C12880_CLK:PWMUDB:pwm1_i_reg\\D\[1741] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:pwm2_i_reg\\D\[1742] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:tc_i_reg\\D\[1743] = \C12880_CLK:PWMUDB:status_2\[70]
Removing Lhs of wire \C12880_TRG:PWMUDB:min_kill_reg\\D\[1744] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire \C12880_TRG:PWMUDB:prevCapture\\D\[1745] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:trig_last\\D\[1746] = EN_TRG_COUNT[475]
Removing Lhs of wire \C12880_TRG:PWMUDB:ltch_kill_reg\\D\[1749] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire \C12880_TRG:PWMUDB:prevCompare1\\D\[1752] = \C12880_TRG:PWMUDB:cmp1\[515]
Removing Lhs of wire \C12880_TRG:PWMUDB:cmp1_status_reg\\D\[1753] = \C12880_TRG:PWMUDB:cmp1_status\[516]
Removing Lhs of wire \C12880_TRG:PWMUDB:cmp2_status_reg\\D\[1754] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:pwm_i_reg\\D\[1756] = \C12880_TRG:PWMUDB:pwm_i\[615]
Removing Lhs of wire \C12880_TRG:PWMUDB:pwm1_i_reg\\D\[1757] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:pwm2_i_reg\\D\[1758] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:tc_i_reg\\D\[1759] = \C12880_TRG:PWMUDB:status_2\[510]
Removing Lhs of wire \C12880_ST:PWMUDB:min_kill_reg\\D\[1760] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire \C12880_ST:PWMUDB:prevCapture\\D\[1761] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:trig_last\\D\[1762] = Net_1673[868]
Removing Lhs of wire \C12880_ST:PWMUDB:ltch_kill_reg\\D\[1765] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire \C12880_ST:PWMUDB:prevCompare1\\D\[1768] = \C12880_ST:PWMUDB:cmp1\[908]
Removing Lhs of wire \C12880_ST:PWMUDB:cmp1_status_reg\\D\[1769] = \C12880_ST:PWMUDB:cmp1_status\[909]
Removing Lhs of wire \C12880_ST:PWMUDB:cmp2_status_reg\\D\[1770] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:pwm_i_reg\\D\[1772] = \C12880_ST:PWMUDB:pwm_i\[1008]
Removing Lhs of wire \C12880_ST:PWMUDB:pwm1_i_reg\\D\[1773] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:pwm2_i_reg\\D\[1774] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:tc_i_reg\\D\[1775] = \C12880_ST:PWMUDB:status_2\[903]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:min_kill_reg\\D\[1776] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:prevCapture\\D\[1777] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:trig_last\\D\[1778] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:ltch_kill_reg\\D\[1781] = tmpOE__Pin_Video_net_0[1]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:prevCompare1\\D\[1784] = \PWM_EoC_Debug:PWMUDB:cmp1\[1412]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:cmp1_status_reg\\D\[1785] = \PWM_EoC_Debug:PWMUDB:cmp1_status\[1413]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:cmp2_status_reg\\D\[1786] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:pwm_i_reg\\D\[1788] = \PWM_EoC_Debug:PWMUDB:pwm_i\[1512]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:pwm1_i_reg\\D\[1789] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:pwm2_i_reg\\D\[1790] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:tc_i_reg\\D\[1791] = \PWM_EoC_Debug:PWMUDB:status_2\[1407]

------------------------------------------------------
Aliased 0 equations, 353 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Pin_Video_net_0' (cost = 0):
tmpOE__Pin_Video_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_CLK:PWMUDB:cmp1\' (cost = 0):
\C12880_CLK:PWMUDB:cmp1\ <= (\C12880_CLK:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\C12880_CLK:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \C12880_CLK:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\C12880_CLK:PWMUDB:dith_count_1\ and \C12880_CLK:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\C12880_TRG:PWMUDB:trig_fall\' (cost = 1):
\C12880_TRG:PWMUDB:trig_fall\ <= ((not EN_TRG_COUNT and \C12880_TRG:PWMUDB:trig_last\));

Note:  Expanding virtual equation for '\C12880_TRG:PWMUDB:compare1\' (cost = 2):
\C12880_TRG:PWMUDB:compare1\ <= (\C12880_TRG:PWMUDB:cmp1_less\
	OR \C12880_TRG:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\C12880_TRG:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \C12880_TRG:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\C12880_TRG:PWMUDB:dith_count_1\ and \C12880_TRG:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\C12880_ST:PWMUDB:trig_rise\' (cost = 1):
\C12880_ST:PWMUDB:trig_rise\ <= ((not \C12880_ST:PWMUDB:trig_last\ and Net_1673));

Note:  Expanding virtual equation for '\C12880_ST:PWMUDB:cmp1\' (cost = 0):
\C12880_ST:PWMUDB:cmp1\ <= (\C12880_ST:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\C12880_ST:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \C12880_ST:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\C12880_ST:PWMUDB:dith_count_1\ and \C12880_ST:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_EoC_Debug:PWMUDB:cmp1\' (cost = 0):
\PWM_EoC_Debug:PWMUDB:cmp1\ <= (\PWM_EoC_Debug:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_EoC_Debug:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \PWM_EoC_Debug:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_EoC_Debug:PWMUDB:dith_count_1\ and \PWM_EoC_Debug:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\C12880_CLK:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \C12880_CLK:PWMUDB:dith_count_0\ and \C12880_CLK:PWMUDB:dith_count_1\)
	OR (not \C12880_CLK:PWMUDB:dith_count_1\ and \C12880_CLK:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_TRG:PWMUDB:cmp1\' (cost = 4):
\C12880_TRG:PWMUDB:cmp1\ <= (\C12880_TRG:PWMUDB:cmp1_less\
	OR \C12880_TRG:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\C12880_TRG:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \C12880_TRG:PWMUDB:dith_count_0\ and \C12880_TRG:PWMUDB:dith_count_1\)
	OR (not \C12880_TRG:PWMUDB:dith_count_1\ and \C12880_TRG:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\C12880_ST:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \C12880_ST:PWMUDB:dith_count_0\ and \C12880_ST:PWMUDB:dith_count_1\)
	OR (not \C12880_ST:PWMUDB:dith_count_1\ and \C12880_ST:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \PWM_EoC_Debug:PWMUDB:dith_count_0\ and \PWM_EoC_Debug:PWMUDB:dith_count_1\)
	OR (not \PWM_EoC_Debug:PWMUDB:dith_count_1\ and \PWM_EoC_Debug:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 101 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \C12880_CLK:PWMUDB:final_capture\ to zero
Aliasing \C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \C12880_TRG:PWMUDB:final_capture\ to zero
Aliasing \C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \C12880_ST:PWMUDB:final_capture\ to zero
Aliasing \C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:final_capture\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \C12880_CLK:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \C12880_TRG:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \C12880_ST:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_EoC_Debug:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \C12880_CLK:PWMUDB:final_capture\[93] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[354] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[364] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[374] = zero[2]
Removing Lhs of wire \ADC:Net_188\[407] = \ADC:Net_376\[406]
Removing Lhs of wire \C12880_TRG:PWMUDB:final_capture\[533] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[794] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[804] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[814] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:final_capture\[926] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1187] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1197] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1207] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:final_capture\[1430] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1691] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1701] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1711] = zero[2]
Removing Lhs of wire \C12880_CLK:PWMUDB:runmode_enable\\D\[1731] = \C12880_CLK:PWMUDB:control_7\[15]
Removing Lhs of wire \C12880_CLK:PWMUDB:final_kill_reg\\D\[1739] = zero[2]
Removing Lhs of wire \C12880_TRG:PWMUDB:final_kill_reg\\D\[1755] = zero[2]
Removing Lhs of wire \C12880_ST:PWMUDB:final_kill_reg\\D\[1771] = zero[2]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:runmode_enable\\D\[1779] = \PWM_EoC_Debug:PWMUDB:control_7\[1352]
Removing Lhs of wire \PWM_EoC_Debug:PWMUDB:final_kill_reg\\D\[1787] = zero[2]

------------------------------------------------------
Aliased 0 equations, 23 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\PSoC_Projects\Spectrometers\PSoC-ColorSensors_Spectrometers\C12880MA_059.cydsn\C12880MA_059.cyprj -dcpsoc3 C12880MA_059.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 11s.573ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Thursday, 05 April 2018 10:04:01
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\PSoC_Projects\Spectrometers\PSoC-ColorSensors_Spectrometers\C12880MA_059.cydsn\C12880MA_059.cyprj -d CY8C5888LTI-LP097 C12880MA_059.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.075ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \C12880_CLK:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \C12880_TRG:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \C12880_ST:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_EoC_Debug:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \C12880_CLK:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \C12880_CLK:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \C12880_CLK:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \C12880_CLK:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \C12880_CLK:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \C12880_CLK:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \C12880_TRG:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \C12880_TRG:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \C12880_TRG:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \C12880_TRG:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \C12880_TRG:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \C12880_ST:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \C12880_ST:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \C12880_ST:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \C12880_ST:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \C12880_ST:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_EoC_Debug:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_EoC_Debug:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_EoC_Debug:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_EoC_Debug:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_EoC_Debug:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_EoC_Debug:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Master'. Fanout=2, Signal=Net_160
    Digital Clock 1: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_376\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \C12880_CLK:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Master was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Master, EnableOut: Constant 1
    UDB Clk/Enable \C12880_TRG:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Pin_TRG(0):iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_243__SYNC:synccell.out
    UDB Clk/Enable \C12880_ST:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Net_269:macrocell.q was determined to be a routed clock that is synchronous to Master
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Master, EnableOut: Net_269:macrocell.q
    UDB Clk/Enable \PWM_EoC_Debug:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: \ADC:ADC_SAR\:sarcell.eof_udb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_2940__SYNC:synccell.out
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_Video(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Video(0)__PA ,
            analog_term => Net_2958 ,
            pad => Pin_Video(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC:Bypass(0)\__PA ,
            analog_term => \ADC:Net_210\ ,
            pad => \ADC:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_TRG(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_TRG(0)__PA ,
            fb => Net_243 ,
            pad => Pin_TRG(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_CLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_CLK(0)__PA ,
            pin_input => Net_269 ,
            pad => Pin_CLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_ST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_ST(0)__PA ,
            pin_input => EN_TRG_COUNT ,
            pad => Pin_ST(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dm(0)\__PA ,
            analog_term => \USBFS:Net_597\ ,
            pad => \USBFS:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dp(0)\__PA ,
            analog_term => \USBFS:Net_1000\ ,
            pad => \USBFS:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Laser(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Laser(0)__PA ,
            pad => Laser(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EoS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EoS(0)__PA ,
            fb => Net_2969 ,
            pad => EoS(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\C12880_CLK:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \C12880_CLK:PWMUDB:runmode_enable\ * \C12880_CLK:PWMUDB:tc_i\
        );
        Output = \C12880_CLK:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\C12880_TRG:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \C12880_TRG:PWMUDB:runmode_enable\ * \C12880_TRG:PWMUDB:tc_i\
        );
        Output = \C12880_TRG:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\C12880_ST:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \C12880_ST:PWMUDB:runmode_enable\ * \C12880_ST:PWMUDB:tc_i\
        );
        Output = \C12880_ST:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_183, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_243 * Net_253
        );
        Output = Net_183 (fanout=1)

    MacroCell: Name=\PWM_EoC_Debug:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_EoC_Debug:PWMUDB:runmode_enable\ * 
              \PWM_EoC_Debug:PWMUDB:tc_i\
        );
        Output = \PWM_EoC_Debug:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\C12880_CLK:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_160) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \C12880_CLK:PWMUDB:control_7\
        );
        Output = \C12880_CLK:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\C12880_CLK:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_160) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \C12880_CLK:PWMUDB:cmp1_less\
        );
        Output = \C12880_CLK:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\C12880_CLK:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_160) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\C12880_CLK:PWMUDB:prevCompare1\ * 
              \C12880_CLK:PWMUDB:cmp1_less\
        );
        Output = \C12880_CLK:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_269, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_160) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \C12880_CLK:PWMUDB:runmode_enable\ * 
              \C12880_CLK:PWMUDB:cmp1_less\
        );
        Output = Net_269 (fanout=10)

    MacroCell: Name=\C12880_TRG:PWMUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_243__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              EN_TRG_COUNT
        );
        Output = \C12880_TRG:PWMUDB:trig_last\ (fanout=1)

    MacroCell: Name=\C12880_TRG:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_243__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              \C12880_TRG:PWMUDB:control_7\ * \C12880_TRG:PWMUDB:trig_last\ * 
              !EN_TRG_COUNT
            + \C12880_TRG:PWMUDB:control_7\ * 
              \C12880_TRG:PWMUDB:runmode_enable\ * !\C12880_TRG:PWMUDB:tc_i\
        );
        Output = \C12880_TRG:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\C12880_TRG:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_243__SYNC_OUT)
        Main Equation            : 1 pterm
        !(
              !\C12880_TRG:PWMUDB:cmp1_eq\ * !\C12880_TRG:PWMUDB:cmp1_less\
        );
        Output = \C12880_TRG:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\C12880_TRG:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_243__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              !\C12880_TRG:PWMUDB:prevCompare1\ * \C12880_TRG:PWMUDB:cmp1_eq\
            + !\C12880_TRG:PWMUDB:prevCompare1\ * 
              \C12880_TRG:PWMUDB:cmp1_less\
        );
        Output = \C12880_TRG:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_253, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_243__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              \C12880_TRG:PWMUDB:runmode_enable\ * 
              \C12880_TRG:PWMUDB:cmp1_eq\
            + \C12880_TRG:PWMUDB:runmode_enable\ * 
              \C12880_TRG:PWMUDB:cmp1_less\
        );
        Output = Net_253 (fanout=1)

    MacroCell: Name=\C12880_ST:PWMUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_160) => Global
            Clock Enable: PosEdge(Net_269)
        Main Equation            : 1 pterm
        (
              Net_1673
        );
        Output = \C12880_ST:PWMUDB:trig_last\ (fanout=1)

    MacroCell: Name=\C12880_ST:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_160) => Global
            Clock Enable: PosEdge(Net_269)
        Main Equation            : 2 pterms
        (
              \C12880_ST:PWMUDB:control_7\ * !\C12880_ST:PWMUDB:trig_last\ * 
              Net_1673
            + \C12880_ST:PWMUDB:control_7\ * 
              \C12880_ST:PWMUDB:runmode_enable\ * !\C12880_ST:PWMUDB:tc_i\
        );
        Output = \C12880_ST:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\C12880_ST:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_160) => Global
            Clock Enable: PosEdge(Net_269)
        Main Equation            : 1 pterm
        (
              \C12880_ST:PWMUDB:cmp1_less\
        );
        Output = \C12880_ST:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\C12880_ST:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_160) => Global
            Clock Enable: PosEdge(Net_269)
        Main Equation            : 1 pterm
        (
              !\C12880_ST:PWMUDB:prevCompare1\ * \C12880_ST:PWMUDB:cmp1_less\
        );
        Output = \C12880_ST:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=EN_TRG_COUNT, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_160) => Global
            Clock Enable: PosEdge(Net_269)
        Main Equation            : 1 pterm
        (
              \C12880_ST:PWMUDB:runmode_enable\ * 
              \C12880_ST:PWMUDB:cmp1_less\
        );
        Output = EN_TRG_COUNT (fanout=3)

    MacroCell: Name=\PWM_EoC_Debug:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2940__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_EoC_Debug:PWMUDB:control_7\
        );
        Output = \PWM_EoC_Debug:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_EoC_Debug:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2940__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_EoC_Debug:PWMUDB:cmp1_less\
        );
        Output = \PWM_EoC_Debug:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_EoC_Debug:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2940__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              !\PWM_EoC_Debug:PWMUDB:prevCompare1\ * 
              \PWM_EoC_Debug:PWMUDB:cmp1_less\
        );
        Output = \PWM_EoC_Debug:PWMUDB:status_0\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\C12880_CLK:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_160 ,
            cs_addr_2 => \C12880_CLK:PWMUDB:tc_i\ ,
            cs_addr_1 => \C12880_CLK:PWMUDB:runmode_enable\ ,
            chain_out => \C12880_CLK:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \C12880_CLK:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\C12880_CLK:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_160 ,
            cs_addr_2 => \C12880_CLK:PWMUDB:tc_i\ ,
            cs_addr_1 => \C12880_CLK:PWMUDB:runmode_enable\ ,
            cl0_comb => \C12880_CLK:PWMUDB:cmp1_less\ ,
            z0_comb => \C12880_CLK:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \C12880_CLK:PWMUDB:status_3\ ,
            chain_in => \C12880_CLK:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \C12880_CLK:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\C12880_TRG:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \C12880_TRG:PWMUDB:tc_i\ ,
            cs_addr_1 => \C12880_TRG:PWMUDB:runmode_enable\ ,
            chain_out => \C12880_TRG:PWMUDB:sP16:pwmdp:carry\ ,
            clk_en => Net_243__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_243__SYNC_OUT)
        Next in chain : \C12880_TRG:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\C12880_TRG:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \C12880_TRG:PWMUDB:tc_i\ ,
            cs_addr_1 => \C12880_TRG:PWMUDB:runmode_enable\ ,
            ce0_comb => \C12880_TRG:PWMUDB:cmp1_eq\ ,
            cl0_comb => \C12880_TRG:PWMUDB:cmp1_less\ ,
            z0_comb => \C12880_TRG:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \C12880_TRG:PWMUDB:status_3\ ,
            chain_in => \C12880_TRG:PWMUDB:sP16:pwmdp:carry\ ,
            clk_en => Net_243__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_243__SYNC_OUT)
        Previous in chain : \C12880_TRG:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\C12880_ST:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_160 ,
            cs_addr_2 => \C12880_ST:PWMUDB:tc_i\ ,
            cs_addr_1 => \C12880_ST:PWMUDB:runmode_enable\ ,
            chain_out => \C12880_ST:PWMUDB:sP16:pwmdp:carry\ ,
            clk_en => Net_269 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_269)
        Next in chain : \C12880_ST:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\C12880_ST:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_160 ,
            cs_addr_2 => \C12880_ST:PWMUDB:tc_i\ ,
            cs_addr_1 => \C12880_ST:PWMUDB:runmode_enable\ ,
            cl0_comb => \C12880_ST:PWMUDB:cmp1_less\ ,
            z0_comb => \C12880_ST:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \C12880_ST:PWMUDB:status_3\ ,
            chain_in => \C12880_ST:PWMUDB:sP16:pwmdp:carry\ ,
            clk_en => Net_269 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_269)
        Previous in chain : \C12880_ST:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_EoC_Debug:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \PWM_EoC_Debug:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_EoC_Debug:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_EoC_Debug:PWMUDB:sP16:pwmdp:carry\ ,
            clk_en => Net_2940__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2940__SYNC_OUT)
        Next in chain : \PWM_EoC_Debug:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_EoC_Debug:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \PWM_EoC_Debug:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_EoC_Debug:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_EoC_Debug:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_EoC_Debug:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_EoC_Debug:PWMUDB:status_3\ ,
            chain_in => \PWM_EoC_Debug:PWMUDB:sP16:pwmdp:carry\ ,
            clk_en => Net_2940__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2940__SYNC_OUT)
        Previous in chain : \PWM_EoC_Debug:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Status_Reg_1:sts:sts_reg\
        PORT MAP (
            clock => Net_160 ,
            status_0 => Net_2969 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\C12880_CLK:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_160 ,
            status_3 => \C12880_CLK:PWMUDB:status_3\ ,
            status_2 => \C12880_CLK:PWMUDB:status_2\ ,
            status_0 => \C12880_CLK:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\C12880_TRG:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \C12880_TRG:PWMUDB:status_3\ ,
            status_2 => \C12880_TRG:PWMUDB:status_2\ ,
            status_0 => \C12880_TRG:PWMUDB:status_0\ ,
            clk_en => Net_243__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_243__SYNC_OUT)

    statusicell: Name =\C12880_ST:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_160 ,
            status_3 => \C12880_ST:PWMUDB:status_3\ ,
            status_2 => \C12880_ST:PWMUDB:status_2\ ,
            status_0 => \C12880_ST:PWMUDB:status_0\ ,
            clk_en => Net_269 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_269)

    statusicell: Name =\PWM_EoC_Debug:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \PWM_EoC_Debug:PWMUDB:status_3\ ,
            status_2 => \PWM_EoC_Debug:PWMUDB:status_2\ ,
            status_0 => \PWM_EoC_Debug:PWMUDB:status_0\ ,
            clk_en => Net_2940__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2940__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Net_2940__SYNC
        PORT MAP (
            in => Net_2940 ,
            out => Net_2940__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Net_243__SYNC
        PORT MAP (
            in => Net_243 ,
            out => Net_243__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\C12880_CLK:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_160 ,
            control_7 => \C12880_CLK:PWMUDB:control_7\ ,
            control_6 => \C12880_CLK:PWMUDB:control_6\ ,
            control_5 => \C12880_CLK:PWMUDB:control_5\ ,
            control_4 => \C12880_CLK:PWMUDB:control_4\ ,
            control_3 => \C12880_CLK:PWMUDB:control_3\ ,
            control_2 => \C12880_CLK:PWMUDB:control_2\ ,
            control_1 => \C12880_CLK:PWMUDB:control_1\ ,
            control_0 => \C12880_CLK:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\C12880_TRG:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \C12880_TRG:PWMUDB:control_7\ ,
            control_6 => \C12880_TRG:PWMUDB:control_6\ ,
            control_5 => \C12880_TRG:PWMUDB:control_5\ ,
            control_4 => \C12880_TRG:PWMUDB:control_4\ ,
            control_3 => \C12880_TRG:PWMUDB:control_3\ ,
            control_2 => \C12880_TRG:PWMUDB:control_2\ ,
            control_1 => \C12880_TRG:PWMUDB:control_1\ ,
            control_0 => \C12880_TRG:PWMUDB:control_0\ ,
            clk_en => Net_243__SYNC_OUT );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_243__SYNC_OUT)

    controlcell: Name =\C12880_ST:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_160 ,
            control_7 => \C12880_ST:PWMUDB:control_7\ ,
            control_6 => \C12880_ST:PWMUDB:control_6\ ,
            control_5 => \C12880_ST:PWMUDB:control_5\ ,
            control_4 => \C12880_ST:PWMUDB:control_4\ ,
            control_3 => \C12880_ST:PWMUDB:control_3\ ,
            control_2 => \C12880_ST:PWMUDB:control_2\ ,
            control_1 => \C12880_ST:PWMUDB:control_1\ ,
            control_0 => \C12880_ST:PWMUDB:control_0\ ,
            clk_en => Net_269 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_269)

    controlcell: Name =\C12880_ctrl_reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \C12880_ctrl_reg:control_7\ ,
            control_6 => \C12880_ctrl_reg:control_6\ ,
            control_5 => \C12880_ctrl_reg:control_5\ ,
            control_4 => \C12880_ctrl_reg:control_4\ ,
            control_3 => \C12880_ctrl_reg:control_3\ ,
            control_2 => \C12880_ctrl_reg:control_2\ ,
            control_1 => \C12880_ctrl_reg:control_1\ ,
            control_0 => Net_1673 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_EoC_Debug:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \PWM_EoC_Debug:PWMUDB:control_7\ ,
            control_6 => \PWM_EoC_Debug:PWMUDB:control_6\ ,
            control_5 => \PWM_EoC_Debug:PWMUDB:control_5\ ,
            control_4 => \PWM_EoC_Debug:PWMUDB:control_4\ ,
            control_3 => \PWM_EoC_Debug:PWMUDB:control_3\ ,
            control_2 => \PWM_EoC_Debug:PWMUDB:control_2\ ,
            control_1 => \PWM_EoC_Debug:PWMUDB:control_1\ ,
            control_0 => \PWM_EoC_Debug:PWMUDB:control_0\ ,
            clk_en => Net_2940__SYNC_OUT );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_2940__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA_Video
        PORT MAP (
            dmareq => Net_2940 ,
            termin => zero ,
            termout => Net_2941 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_2940 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_read_complete
        PORT MAP (
            interrupt => Net_2941 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    8 :   24 :   32 : 25.00 %
IO                            :   10 :   38 :   48 : 20.83 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    1 :   23 :   24 :  4.17 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   22 :  170 :  192 : 11.46 %
  Unique P-terms              :   26 :  358 :  384 :  6.77 %
  Total P-terms               :   26 :      :      :        
  Datapath Cells              :    8 :   16 :   24 : 33.33 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    4 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    5 :      :      :        
Opamp                         :    1 :    3 :    4 : 25.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.322ms
Tech Mapping phase: Elapsed time ==> 0s.486ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_5@[IOP=(1)][IoId=(5)] : EoS(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : LED(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Laser(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Pin_CLK(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : Pin_ST(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Pin_TRG(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : Pin_Video(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \ADC:Bypass(0)\ (fixed, SAR-ExtVref)
IO_7@[IOP=(15)][IoId=(7)] : \USBFS:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBFS:Dp(0)\ (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC:ADC_SAR\ (fixed, SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC:vRef_Vdda_1\
OpAmp[3]@[FFB(OpAmp,3)] : \Opamp_video:ABuf\ (OPAMP-GPIO)
USB[0]@[FFB(USB,0)] : \USBFS:USB\
IO_7@[IOP=(3)][IoId=(7)] : Dedicated_Output (OPAMP-GPIO)
Analog Placement Results:
IO_5@[IOP=(1)][IoId=(5)] : EoS(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : LED(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Laser(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Pin_CLK(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : Pin_ST(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Pin_TRG(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : Pin_Video(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \ADC:Bypass(0)\ (fixed, SAR-ExtVref)
IO_7@[IOP=(15)][IoId=(7)] : \USBFS:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBFS:Dp(0)\ (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC:ADC_SAR\ (fixed, SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC:vRef_Vdda_1\
OpAmp[3]@[FFB(OpAmp,3)] : \Opamp_video:ABuf\ (OPAMP-GPIO)
USB[0]@[FFB(USB,0)] : \USBFS:USB\
IO_7@[IOP=(3)][IoId=(7)] : Dedicated_Output (OPAMP-GPIO)

Analog Placement phase: Elapsed time ==> 0s.087ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.013ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
Warning: apr.M0042: Bonded pin(s) "P3[3]" are not used in your current design but have been connected in order to route the design. (App=cydsfit)
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_2958 {
    opamp_3_vplus
    opamp_3_vplus_x_p3_3
    p3_3
    amuxbusr_x_p3_3
    amuxbusr
    amuxbusr_x_p1_1
    p1_1
  }
  Net: Net_2955 {
    p3_7
    opamp_3_vminus_x_p3_7
    opamp_3_vminus
    agr7_x_p3_7
    agr7
    agr7_x_sar_1_vplus
    sar_1_vplus
  }
  Net: \ADC:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC:Net_210\ {
    p0_2
    p0_2_exvref
  }
  Net: \ADC:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref
  }
}
Map of item to net {
  opamp_3_vplus                                    -> Net_2958
  opamp_3_vplus_x_p3_3                             -> Net_2958
  p3_3                                             -> Net_2958
  amuxbusr_x_p3_3                                  -> Net_2958
  amuxbusr                                         -> Net_2958
  amuxbusr_x_p1_1                                  -> Net_2958
  p1_1                                             -> Net_2958
  p3_7                                             -> Net_2955
  opamp_3_vminus_x_p3_7                            -> Net_2955
  opamp_3_vminus                                   -> Net_2955
  agr7_x_p3_7                                      -> Net_2955
  agr7                                             -> Net_2955
  agr7_x_sar_1_vplus                               -> Net_2955
  sar_1_vplus                                      -> Net_2955
  sar_1_vrefhi                                     -> \ADC:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC:Net_126\
  sar_1_vminus                                     -> \ADC:Net_126\
  p0_2                                             -> \ADC:Net_210\
  p0_2_exvref                                      -> \ADC:Net_210\
  common_sar_vref_vdda/2                           -> \ADC:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \ADC:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC:Net_235\
  sar_1_vref                                       -> \ADC:Net_235\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.398ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :   40 :   48 :  16.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.00
                   Pterms :            3.25
               Macrocells :            2.75
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.008ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.114ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :       3.88 :       2.75
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\C12880_TRG:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_243__SYNC_OUT)
        Main Equation            : 1 pterm
        !(
              !\C12880_TRG:PWMUDB:cmp1_eq\ * !\C12880_TRG:PWMUDB:cmp1_less\
        );
        Output = \C12880_TRG:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\C12880_TRG:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_243__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              !\C12880_TRG:PWMUDB:prevCompare1\ * \C12880_TRG:PWMUDB:cmp1_eq\
            + !\C12880_TRG:PWMUDB:prevCompare1\ * 
              \C12880_TRG:PWMUDB:cmp1_less\
        );
        Output = \C12880_TRG:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\C12880_ST:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_160 ,
        cs_addr_2 => \C12880_ST:PWMUDB:tc_i\ ,
        cs_addr_1 => \C12880_ST:PWMUDB:runmode_enable\ ,
        chain_out => \C12880_ST:PWMUDB:sP16:pwmdp:carry\ ,
        clk_en => Net_269 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_269)
    Next in chain : \C12880_ST:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\C12880_TRG:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \C12880_TRG:PWMUDB:control_7\ ,
        control_6 => \C12880_TRG:PWMUDB:control_6\ ,
        control_5 => \C12880_TRG:PWMUDB:control_5\ ,
        control_4 => \C12880_TRG:PWMUDB:control_4\ ,
        control_3 => \C12880_TRG:PWMUDB:control_3\ ,
        control_2 => \C12880_TRG:PWMUDB:control_2\ ,
        control_1 => \C12880_TRG:PWMUDB:control_1\ ,
        control_0 => \C12880_TRG:PWMUDB:control_0\ ,
        clk_en => Net_243__SYNC_OUT );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_243__SYNC_OUT)

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\C12880_TRG:PWMUDB:trig_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_243__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              EN_TRG_COUNT
        );
        Output = \C12880_TRG:PWMUDB:trig_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\C12880_TRG:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_243__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              \C12880_TRG:PWMUDB:control_7\ * \C12880_TRG:PWMUDB:trig_last\ * 
              !EN_TRG_COUNT
            + \C12880_TRG:PWMUDB:control_7\ * 
              \C12880_TRG:PWMUDB:runmode_enable\ * !\C12880_TRG:PWMUDB:tc_i\
        );
        Output = \C12880_TRG:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\C12880_TRG:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \C12880_TRG:PWMUDB:runmode_enable\ * \C12880_TRG:PWMUDB:tc_i\
        );
        Output = \C12880_TRG:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_253, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_243__SYNC_OUT)
        Main Equation            : 2 pterms
        (
              \C12880_TRG:PWMUDB:runmode_enable\ * 
              \C12880_TRG:PWMUDB:cmp1_eq\
            + \C12880_TRG:PWMUDB:runmode_enable\ * 
              \C12880_TRG:PWMUDB:cmp1_less\
        );
        Output = Net_253 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\C12880_TRG:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \C12880_TRG:PWMUDB:tc_i\ ,
        cs_addr_1 => \C12880_TRG:PWMUDB:runmode_enable\ ,
        ce0_comb => \C12880_TRG:PWMUDB:cmp1_eq\ ,
        cl0_comb => \C12880_TRG:PWMUDB:cmp1_less\ ,
        z0_comb => \C12880_TRG:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \C12880_TRG:PWMUDB:status_3\ ,
        chain_in => \C12880_TRG:PWMUDB:sP16:pwmdp:carry\ ,
        clk_en => Net_243__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_243__SYNC_OUT)
    Previous in chain : \C12880_TRG:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\C12880_TRG:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \C12880_TRG:PWMUDB:status_3\ ,
        status_2 => \C12880_TRG:PWMUDB:status_2\ ,
        status_0 => \C12880_TRG:PWMUDB:status_0\ ,
        clk_en => Net_243__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_243__SYNC_OUT)

controlcell: Name =\C12880_ctrl_reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \C12880_ctrl_reg:control_7\ ,
        control_6 => \C12880_ctrl_reg:control_6\ ,
        control_5 => \C12880_ctrl_reg:control_5\ ,
        control_4 => \C12880_ctrl_reg:control_4\ ,
        control_3 => \C12880_ctrl_reg:control_3\ ,
        control_2 => \C12880_ctrl_reg:control_2\ ,
        control_1 => \C12880_ctrl_reg:control_1\ ,
        control_0 => Net_1673 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\C12880_CLK:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_160) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \C12880_CLK:PWMUDB:control_7\
        );
        Output = \C12880_CLK:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\C12880_CLK:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \C12880_CLK:PWMUDB:runmode_enable\ * \C12880_CLK:PWMUDB:tc_i\
        );
        Output = \C12880_CLK:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_269, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_160) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \C12880_CLK:PWMUDB:runmode_enable\ * 
              \C12880_CLK:PWMUDB:cmp1_less\
        );
        Output = Net_269 (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\C12880_CLK:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_160) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \C12880_CLK:PWMUDB:cmp1_less\
        );
        Output = \C12880_CLK:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\C12880_CLK:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_160) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\C12880_CLK:PWMUDB:prevCompare1\ * 
              \C12880_CLK:PWMUDB:cmp1_less\
        );
        Output = \C12880_CLK:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_183, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_243 * Net_253
        );
        Output = Net_183 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\C12880_CLK:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_160 ,
        cs_addr_2 => \C12880_CLK:PWMUDB:tc_i\ ,
        cs_addr_1 => \C12880_CLK:PWMUDB:runmode_enable\ ,
        cl0_comb => \C12880_CLK:PWMUDB:cmp1_less\ ,
        z0_comb => \C12880_CLK:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \C12880_CLK:PWMUDB:status_3\ ,
        chain_in => \C12880_CLK:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \C12880_CLK:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\C12880_CLK:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_160 ,
        status_3 => \C12880_CLK:PWMUDB:status_3\ ,
        status_2 => \C12880_CLK:PWMUDB:status_2\ ,
        status_0 => \C12880_CLK:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\C12880_CLK:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_160 ,
        control_7 => \C12880_CLK:PWMUDB:control_7\ ,
        control_6 => \C12880_CLK:PWMUDB:control_6\ ,
        control_5 => \C12880_CLK:PWMUDB:control_5\ ,
        control_4 => \C12880_CLK:PWMUDB:control_4\ ,
        control_3 => \C12880_CLK:PWMUDB:control_3\ ,
        control_2 => \C12880_CLK:PWMUDB:control_2\ ,
        control_1 => \C12880_CLK:PWMUDB:control_1\ ,
        control_0 => \C12880_CLK:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
datapathcell: Name =\C12880_ST:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_160 ,
        cs_addr_2 => \C12880_ST:PWMUDB:tc_i\ ,
        cs_addr_1 => \C12880_ST:PWMUDB:runmode_enable\ ,
        cl0_comb => \C12880_ST:PWMUDB:cmp1_less\ ,
        z0_comb => \C12880_ST:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \C12880_ST:PWMUDB:status_3\ ,
        chain_in => \C12880_ST:PWMUDB:sP16:pwmdp:carry\ ,
        clk_en => Net_269 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_269)
    Previous in chain : \C12880_ST:PWMUDB:sP16:pwmdp:u0\

statuscell: Name =\Status_Reg_1:sts:sts_reg\
    PORT MAP (
        clock => Net_160 ,
        status_0 => Net_2969 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\C12880_ST:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_160) => Global
            Clock Enable: PosEdge(Net_269)
        Main Equation            : 1 pterm
        (
              \C12880_ST:PWMUDB:cmp1_less\
        );
        Output = \C12880_ST:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\C12880_ST:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_160) => Global
            Clock Enable: PosEdge(Net_269)
        Main Equation            : 1 pterm
        (
              !\C12880_ST:PWMUDB:prevCompare1\ * \C12880_ST:PWMUDB:cmp1_less\
        );
        Output = \C12880_ST:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\C12880_ST:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_160) => Global
            Clock Enable: PosEdge(Net_269)
        Main Equation            : 2 pterms
        (
              \C12880_ST:PWMUDB:control_7\ * !\C12880_ST:PWMUDB:trig_last\ * 
              Net_1673
            + \C12880_ST:PWMUDB:control_7\ * 
              \C12880_ST:PWMUDB:runmode_enable\ * !\C12880_ST:PWMUDB:tc_i\
        );
        Output = \C12880_ST:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\C12880_ST:PWMUDB:trig_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_160) => Global
            Clock Enable: PosEdge(Net_269)
        Main Equation            : 1 pterm
        (
              Net_1673
        );
        Output = \C12880_ST:PWMUDB:trig_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\C12880_ST:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \C12880_ST:PWMUDB:runmode_enable\ * \C12880_ST:PWMUDB:tc_i\
        );
        Output = \C12880_ST:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\C12880_TRG:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \C12880_TRG:PWMUDB:tc_i\ ,
        cs_addr_1 => \C12880_TRG:PWMUDB:runmode_enable\ ,
        chain_out => \C12880_TRG:PWMUDB:sP16:pwmdp:carry\ ,
        clk_en => Net_243__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_243__SYNC_OUT)
    Next in chain : \C12880_TRG:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\C12880_ST:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_160 ,
        status_3 => \C12880_ST:PWMUDB:status_3\ ,
        status_2 => \C12880_ST:PWMUDB:status_2\ ,
        status_0 => \C12880_ST:PWMUDB:status_0\ ,
        clk_en => Net_269 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_269)

controlcell: Name =\C12880_ST:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_160 ,
        control_7 => \C12880_ST:PWMUDB:control_7\ ,
        control_6 => \C12880_ST:PWMUDB:control_6\ ,
        control_5 => \C12880_ST:PWMUDB:control_5\ ,
        control_4 => \C12880_ST:PWMUDB:control_4\ ,
        control_3 => \C12880_ST:PWMUDB:control_3\ ,
        control_2 => \C12880_ST:PWMUDB:control_2\ ,
        control_1 => \C12880_ST:PWMUDB:control_1\ ,
        control_0 => \C12880_ST:PWMUDB:control_0\ ,
        clk_en => Net_269 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_269)

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=EN_TRG_COUNT, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_160) => Global
            Clock Enable: PosEdge(Net_269)
        Main Equation            : 1 pterm
        (
              \C12880_ST:PWMUDB:runmode_enable\ * 
              \C12880_ST:PWMUDB:cmp1_less\
        );
        Output = EN_TRG_COUNT (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\C12880_CLK:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_160 ,
        cs_addr_2 => \C12880_CLK:PWMUDB:tc_i\ ,
        cs_addr_1 => \C12880_CLK:PWMUDB:runmode_enable\ ,
        chain_out => \C12880_CLK:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \C12880_CLK:PWMUDB:sP16:pwmdp:u1\

synccell: Name =Net_243__SYNC
    PORT MAP (
        in => Net_243 ,
        out => Net_243__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
datapathcell: Name =\PWM_EoC_Debug:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \PWM_EoC_Debug:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_EoC_Debug:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_EoC_Debug:PWMUDB:sP16:pwmdp:carry\ ,
        clk_en => Net_2940__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2940__SYNC_OUT)
    Next in chain : \PWM_EoC_Debug:PWMUDB:sP16:pwmdp:u1\

synccell: Name =Net_2940__SYNC
    PORT MAP (
        in => Net_2940 ,
        out => Net_2940__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_EoC_Debug:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2940__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_EoC_Debug:PWMUDB:control_7\
        );
        Output = \PWM_EoC_Debug:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_EoC_Debug:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_EoC_Debug:PWMUDB:runmode_enable\ * 
              \PWM_EoC_Debug:PWMUDB:tc_i\
        );
        Output = \PWM_EoC_Debug:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_EoC_Debug:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2940__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \PWM_EoC_Debug:PWMUDB:cmp1_less\
        );
        Output = \PWM_EoC_Debug:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_EoC_Debug:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2940__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              !\PWM_EoC_Debug:PWMUDB:prevCompare1\ * 
              \PWM_EoC_Debug:PWMUDB:cmp1_less\
        );
        Output = \PWM_EoC_Debug:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_EoC_Debug:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \PWM_EoC_Debug:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_EoC_Debug:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_EoC_Debug:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_EoC_Debug:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_EoC_Debug:PWMUDB:status_3\ ,
        chain_in => \PWM_EoC_Debug:PWMUDB:sP16:pwmdp:carry\ ,
        clk_en => Net_2940__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2940__SYNC_OUT)
    Previous in chain : \PWM_EoC_Debug:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_EoC_Debug:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \PWM_EoC_Debug:PWMUDB:status_3\ ,
        status_2 => \PWM_EoC_Debug:PWMUDB:status_2\ ,
        status_0 => \PWM_EoC_Debug:PWMUDB:status_0\ ,
        clk_en => Net_2940__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2940__SYNC_OUT)

controlcell: Name =\PWM_EoC_Debug:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \PWM_EoC_Debug:PWMUDB:control_7\ ,
        control_6 => \PWM_EoC_Debug:PWMUDB:control_6\ ,
        control_5 => \PWM_EoC_Debug:PWMUDB:control_5\ ,
        control_4 => \PWM_EoC_Debug:PWMUDB:control_4\ ,
        control_3 => \PWM_EoC_Debug:PWMUDB:control_3\ ,
        control_2 => \PWM_EoC_Debug:PWMUDB:control_2\ ,
        control_1 => \PWM_EoC_Debug:PWMUDB:control_1\ ,
        control_0 => \PWM_EoC_Debug:PWMUDB:control_0\ ,
        clk_en => Net_2940__SYNC_OUT );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_2940__SYNC_OUT)

UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_2940 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_read_complete
        PORT MAP (
            interrupt => Net_2941 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =DMA_Video
        PORT MAP (
            dmareq => Net_2940 ,
            termin => zero ,
            termout => Net_2941 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = \ADC:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC:Bypass(0)\__PA ,
        analog_term => \ADC:Net_210\ ,
        pad => \ADC:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_Video(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Video(0)__PA ,
        analog_term => Net_2958 ,
        pad => Pin_Video(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_CLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_CLK(0)__PA ,
        pin_input => Net_269 ,
        pad => Pin_CLK(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_ST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_ST(0)__PA ,
        pin_input => EN_TRG_COUNT ,
        pad => Pin_ST(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_TRG(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_TRG(0)__PA ,
        fb => Net_243 ,
        pad => Pin_TRG(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = EoS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EoS(0)__PA ,
        fb => Net_2969 ,
        pad => EoS(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=7]: 
Pin : Name = Dedicated_Output
    Attributes:
        In Group/Port: False
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dedicated_Output__PA ,
        analog_term => Net_2955 );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = Laser(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Laser(0)__PA ,
        pad => Laser(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBFS:Dp\
        PORT MAP (
            in_clock_en => tmpOE__Pin_Video_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__Pin_Video_net_0 ,
            out_reset => zero ,
            interrupt => \USBFS:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "7413a705-c6aa-4431-9d62-f6d61e2541cc/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBFS:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dp(0)\__PA ,
        analog_term => \USBFS:Net_1000\ ,
        pad => \USBFS:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBFS:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dm(0)\__PA ,
        analog_term => \USBFS:Net_597\ ,
        pad => \USBFS:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_160 ,
            dclk_0 => Net_160_local ,
            dclk_glb_1 => \ADC:Net_376\ ,
            dclk_1 => \ADC:Net_376_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBFS:USB\
        PORT MAP (
            dp => \USBFS:Net_1000\ ,
            dm => \USBFS:Net_597\ ,
            sof_int => Net_2943 ,
            arb_int => \USBFS:Net_1889\ ,
            usb_int => \USBFS:Net_1876\ ,
            ept_int_8 => \USBFS:ep_int_8\ ,
            ept_int_7 => \USBFS:ep_int_7\ ,
            ept_int_6 => \USBFS:ep_int_6\ ,
            ept_int_5 => \USBFS:ep_int_5\ ,
            ept_int_4 => \USBFS:ep_int_4\ ,
            ept_int_3 => \USBFS:ep_int_3\ ,
            ept_int_2 => \USBFS:ep_int_2\ ,
            ept_int_1 => \USBFS:ep_int_1\ ,
            ept_int_0 => \USBFS:ep_int_0\ ,
            ord_int => \USBFS:Net_95\ ,
            dma_req_7 => \USBFS:dma_request_7\ ,
            dma_req_6 => \USBFS:dma_request_6\ ,
            dma_req_5 => \USBFS:dma_request_5\ ,
            dma_req_4 => \USBFS:dma_request_4\ ,
            dma_req_3 => \USBFS:dma_request_3\ ,
            dma_req_2 => \USBFS:dma_request_2\ ,
            dma_req_1 => \USBFS:dma_request_1\ ,
            dma_req_0 => \USBFS:dma_request_0\ ,
            dma_termin => \USBFS:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: 
    Opamp Block @ F(OpAmp,3): 
    abufcell: Name =\Opamp_video:ABuf\
        PORT MAP (
            vplus => Net_2958 ,
            vminus => Net_2955 ,
            vout => Net_2955 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC:ADC_SAR\
        PORT MAP (
            vplus => Net_2955 ,
            vminus => \ADC:Net_126\ ,
            ext_pin => \ADC:Net_210\ ,
            vrefhi_out => \ADC:Net_126\ ,
            vref => \ADC:Net_235\ ,
            clk_udb => \ADC:Net_376_local\ ,
            sof_udb => Net_183 ,
            irq => \ADC:Net_252\ ,
            next => Net_187 ,
            data_out_udb_11 => \ADC:Net_207_11\ ,
            data_out_udb_10 => \ADC:Net_207_10\ ,
            data_out_udb_9 => \ADC:Net_207_9\ ,
            data_out_udb_8 => \ADC:Net_207_8\ ,
            data_out_udb_7 => \ADC:Net_207_7\ ,
            data_out_udb_6 => \ADC:Net_207_6\ ,
            data_out_udb_5 => \ADC:Net_207_5\ ,
            data_out_udb_4 => \ADC:Net_207_4\ ,
            data_out_udb_3 => \ADC:Net_207_3\ ,
            data_out_udb_2 => \ADC:Net_207_2\ ,
            data_out_udb_1 => \ADC:Net_207_1\ ,
            data_out_udb_0 => \ADC:Net_207_0\ ,
            eof_udb => Net_2940 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+-------------------------
   0 |   2 |     * |      NONE |      HI_Z_ANALOG |  \ADC:Bypass(0)\ | Analog(\ADC:Net_210\)
-----+-----+-------+-----------+------------------+------------------+-------------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |           LED(0) | 
     |   1 |     * |      NONE |      HI_Z_ANALOG |     Pin_Video(0) | Analog(Net_2958)
     |   2 |     * |      NONE |         CMOS_OUT |       Pin_CLK(0) | In(Net_269)
     |   3 |     * |      NONE |         CMOS_OUT |        Pin_ST(0) | In(EN_TRG_COUNT)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |       Pin_TRG(0) | FB(Net_243)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |           EoS(0) | FB(Net_2969)
-----+-----+-------+-----------+------------------+------------------+-------------------------
   3 |   7 |       |      NONE |      HI_Z_ANALOG | Dedicated_Output | Analog(Net_2955)
-----+-----+-------+-----------+------------------+------------------+-------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |         Laser(0) | 
-----+-----+-------+-----------+------------------+------------------+-------------------------
  15 |   6 |     * |   FALLING |      HI_Z_ANALOG |    \USBFS:Dp(0)\ | Analog(\USBFS:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |    \USBFS:Dm(0)\ | Analog(\USBFS:Net_597\)
-----------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.046ms
Digital Placement phase: Elapsed time ==> 4s.801ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "C12880MA_059_r.vh2" --pcf-path "C12880MA_059.pco" --des-name "C12880MA_059" --dsf-path "C12880MA_059.dsf" --sdc-path "C12880MA_059.sdc" --lib-path "C12880MA_059_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.220ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.335ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.034ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in C12880MA_059_timing.html.
Static timing analysis phase: Elapsed time ==> 2s.361ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.233ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.295ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 13s.391ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 13s.413ms
API generation phase: Elapsed time ==> 5s.531ms
Dependency generation phase: Elapsed time ==> 0s.012ms
Cleanup phase: Elapsed time ==> 0s.003ms
