;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-121
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	ADD 210, 30
	CMP -7, <-20
	CMP -7, <-20
	SLT -201, 900
	DJN -1, @-20
	DJN -1, @-20
	SUB 0, @2
	ADD 210, 31
	SUB @621, -103
	SLT 270, 0
	SLT 270, 0
	ADD 270, 0
	JMN 12, #10
	JMN 12, #10
	SUB @125, 105
	JMZ -5, @-20
	SPL 0, <2
	CMP @121, 103
	CMP @121, 103
	CMP @121, 103
	ADD -1, <-20
	ADD 15, 2
	DJN -1, @-20
	SLT -201, 900
	SPL 100, 201
	SUB <0, @2
	MOV #52, @201
	SUB -1, 701
	SUB 100, 201
	SUB @13, 0
	SPL 100, 201
	CMP #-0, 200
	CMP 0, -0
	DJN -1, @-20
	DAT #0, <2
	SUB <0, @2
	SUB 100, 201
	CMP 0, -0
	SUB @127, 100
	SUB @127, 100
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <332
	MOV -1, <-20
	CMP -207, <-121
