#source:examples/prob_examples/public_examples/EventBPrologPackages/Deploy/SignalControl-110527.zip_unpacked/SignalControl-110527/s4_mch9_schedule.bcm
6.0109646E7,7.210828466666667E7,-1.0,7.750038133333333E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))) => (in_switch_sig=TRUE)
5.9696185E7,7.223986633333333E7,-1.0,7.8813095E7:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))) => not((EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE))
8.868674366666667E7,6.858483866666667E7,-1.0,7.419220933333333E7:not(not((entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE) & (p:PLATFORM) & (ent_pnt:occ_snsr) & (p/:occ_snsr) & (p/=in_switch))) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act)
5.4294520666666664E7,6.860784E7,-1.0,1.3105549233333333E8:not(not((out_signal_act=FALSE) & (ext_pnt/:occ_snsr) & (out_switch_sig=FALSE) & (out_switch:occ_snsr) & (exit_signal_snsr=forbidden))) => not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act))
-1.0,-1.0,-1.0,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & (in_signal_act=FALSE) & (in_switch/:occ_snsr) & (in_switch_sig=FALSE) & (ent_pnt:occ_snsr) & (entry_signal_snsr=forbidden) & (in_switch_sig=TRUE)
1.2706130135E10,8.909388128333334E9,-1.0,1.0197289056666666E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & ((in_signal_act=FALSE) & (in_switch/:occ_snsr) & (in_switch_sig=FALSE) & (ent_pnt:occ_snsr) & (entry_signal_snsr=forbidden) => not((out_switch_sig=TRUE)))
-1.0,-1.0,-1.0,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & (in_signal_act=FALSE) & (in_switch/:occ_snsr) & (in_switch_sig=FALSE) & (ent_pnt:occ_snsr) & (entry_signal_snsr=forbidden) & (ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE)
1.01335419E8,5.3611799E7,-1.0,1.8768264456666667E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & (in_signal_act=FALSE) & (in_switch/:occ_snsr) & (in_switch_sig=FALSE) & (ent_pnt:occ_snsr) & (entry_signal_snsr=forbidden) & not((ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE))
1.01360981E8,6.508309E7,-1.0,2.6357150566666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & (ent_pnt/:OCC) & (t/:dom(POS)) & not((exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE) & (p:PLATFORM) & (ext_pnt/:occ_snsr) & (p:occ_snsr) & (p/=out_switch))
3.06836272E8,1.3317678166666667E8,-1.0,2.2051606096666665E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & ((in_switch_sig=TRUE) => not((EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE)))
-1.0,-1.0,-1.0,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & (in_switch_sig=TRUE) & (in_signal_act=TRUE)
2.0494479966666666E8,1.3364090033333333E8,-1.0,4.896397975333333E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & ((t:dom(POS)) & (POS(t)=ext_pnt) => not((EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE)))
6.3915390666666664E7,6.2757002666666664E7,-1.0,2.3234244166666666E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & (not((t:dom(POS)) & (POS(t)=ext_pnt)) => (in_signal_act=TRUE))
-1.0,-1.0,-1.0,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & (EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE) & (exit_signal_snsr=forbidden) & (out_switch_sig=FALSE) & (out_signal_act=FALSE) & (p:PLATFORM) & (ext_pnt/:occ_snsr) & (p:occ_snsr) & (p/=out_switch)
-1.0,-1.0,-1.0,-1.0:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & (EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE) & (out_switch_sig=TRUE)
6.3463982666666664E7,2.59323503E8,-1.0,3.327962776666667E8:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & (entry_signal_snsr=ENTRY_SIGNAL) & (exit_signal_snsr=EXIT_SIGNAL) & (occ_snsr=OCC) & (in_switch_sig=FALSE=>in_switch=IN_SWITCH) & (out_switch_sig=FALSE=>out_switch=OUT_SWITCH) & (in_switch_sig=TRUE=>in_switch=in_switch_act) & (out_switch_sig=TRUE=>out_switch=out_switch_act) & ((EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE) => not((entry_signal_snsr=forbidden) & (in_switch_sig=FALSE) & (in_signal_act=FALSE) & (p:PLATFORM) & (ent_pnt:occ_snsr) & (p/:occ_snsr) & (p/=in_switch)))
