---
title: "Design eines Redis Cache"
subtitle: |
    Uni-Projekt: Chip Design & Verilog \
    \includegraphics[width=0.5\textwidth]{src/img/hm_logo.png}
author: 
  - "Philipp Hecht"
  - "Luca Pinnekamp"
  - "Luca Schmid"
date: "27. Februar 2026"
lang: "de-DE"
classoption: titlepage
header-includes:
  - \usepackage{graphicx}
abstract: |
  Implement a Redis-inspired cache that works in conjunction with the CPU. The goal is to create a fast cache for storing key-value pairs.
  Basic CRUD (Create, Read, Update, Delete) implementation
toc-title: "Inhaltsverzeichnis"
---