<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NHS31xx SW API: timer: 16/32-bit Timer driver</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nxp-logo_small.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NHS31xx SW API
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('a00462.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">timer: 16/32-bit Timer driver<div class="ingroups"><a class="el" href="a00427.html">Drivers</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>This driver provides APIs for the configuration and operation of both the 16-bit "CT16B" and 32-bit "CT32B" counters/timers. The CT16B and CT32B HW blocks (16 and 32 bits timer/counter units) provide 16-bit and 32-bit counters/timers function respectively.</p>
<dl class="section user"><dt>Introduction:</dt><dd>This note describes the conceptual model of the timer hardware block. The timer hardware block has three extensions around its counter core: matching, external match control and pulse width modulation. Each of these are discussed next.</dd></dl>
<dl class="section user"><dt>Counter core:</dt><dd>The core of the timer block is its counter. The counter register is called Timer Counter or TCR and is 32 bits (or 16 bits) wide. It is incremented when the prescaler of the timer expires, that is, when the Prescale Counter <a class="el" href="a00462.html#a84724e7860a32fe120a1627483dfa5c5">PC</a> reaches the value in the Prescale Register <a class="el" href="a00462.html#af8d25514079514d38c104402f46470af">PR</a>. The core has a fourth register, the Timer Control Register <a class="el" href="a00462.html#ae9dd9282fab299d0cd6e119564688e53">TCR</a>, with two control bits: enabling counting respectively resetting (both <a class="el" href="a00462.html#abb0bc781f4dc091c913978e313c03d25">TC</a> and <a class="el" href="a00462.html#a84724e7860a32fe120a1627483dfa5c5">PC</a>). <div class="dotgraph">
<img src="dot_inline_dotgraph_6.png" alt="dot_inline_dotgraph_6.png" border="0" usemap="#dot_inline_dotgraph_6.map"/>
<map name="dot_inline_dotgraph_6.map" id="dot_inline_dotgraph_6.map"><area shape="rect" id="node1" href="a00462.html#ae9dd9282fab299d0cd6e119564688e53" title="TCR\nTimer control register" alt="" coords="5,5,188,56"/>
<area shape="rect" id="node2" href="a00462.html#abb0bc781f4dc091c913978e313c03d25" title="TC (up)\nTimer counter (upwards)" alt="" coords="264,5,468,56"/>
<area shape="rect" id="node3" href="a00462.html#af8d25514079514d38c104402f46470af" title="PR\nPrescale Register" alt="" coords="129,105,275,156"/>
<area shape="rect" id="node5" href="a00462.html#a84724e7860a32fe120a1627483dfa5c5" title="PC (up)\nPrescale Counter (upwards)" alt="" coords="456,105,679,156"/>
</map>
</div>
 The Prescale Counter <a class="el" href="a00462.html#a84724e7860a32fe120a1627483dfa5c5">PC</a> counts cycles of the peripheral clock, which is the same as the system clock (towards the ARM).</dd></dl>
<dl class="section user"><dt>Matching:</dt><dd>The first extension adds interrupt capabilities. There are 4 match registers <a class="el" href="a00462.html#a3cf8dd14680194ee82a55d1cf9dd299c">MR0</a>, <a class="el" href="a00462.html#a3cf8dd14680194ee82a55d1cf9dd299c">MR1</a>, <a class="el" href="a00462.html#a3cf8dd14680194ee82a55d1cf9dd299c">MR2</a> and <a class="el" href="a00462.html#a3cf8dd14680194ee82a55d1cf9dd299c">MR3</a> that are continuously compared against the Timer Counter <a class="el" href="a00462.html#abb0bc781f4dc091c913978e313c03d25">TC</a>. When the Timer Counter <a class="el" href="a00462.html#abb0bc781f4dc091c913978e313c03d25">TC</a> matches <a class="el" href="a00462.html#a3cf8dd14680194ee82a55d1cf9dd299c">MRx</a>, several actions can be performed by the hardware:<ul>
<li>generates an interrupt towards the <a class="el" href="a00440.html">Nested Vectored Interrupt Controller (NVIC)</a></li>
<li>resets the counter to 0 (via reset bit in <a class="el" href="a00462.html#ae9dd9282fab299d0cd6e119564688e53">TCR</a>)</li>
<li>disables the counter (via enable bit in <a class="el" href="a00462.html#ae9dd9282fab299d0cd6e119564688e53">TCR</a>)</li>
</ul>
The actions are programmed in the Match Control Register <a class="el" href="a00462.html#a27af4e9f888f0b7b1e8da7e002d98798">MCR</a>. For each Match Register <a class="el" href="a00462.html#a3cf8dd14680194ee82a55d1cf9dd299c">MRx</a>, the Match Control Register <a class="el" href="a00462.html#a27af4e9f888f0b7b1e8da7e002d98798">MCR</a> has three bits MRxI, MRxR and MRxS that enable the actions Interrupt, Reset and Stop respectively. The Interrupt Register IR records which of the match registers caused the interrupt. <div class="dotgraph">
<img src="dot_inline_dotgraph_7.png" alt="dot_inline_dotgraph_7.png" border="0" usemap="#dot_inline_dotgraph_7.map"/>
<map name="dot_inline_dotgraph_7.map" id="dot_inline_dotgraph_7.map"><area shape="rect" id="node1" href="a00462.html#ae9dd9282fab299d0cd6e119564688e53" title="TCR\nTimer control register" alt="" coords="5,77,188,128"/>
<area shape="rect" id="node4" href="a00462.html#abb0bc781f4dc091c913978e313c03d25" title="TC (up)\nTimer counter (upwards)" alt="" coords="288,77,492,128"/>
<area shape="rect" id="node3" href="a00462.html#a6615bc39cfcd7131bdc8662583cc6714" title="IR\nInterrupt register" alt="" coords="25,227,169,277"/>
<area shape="rect" id="node5" href="a00462.html#a27af4e9f888f0b7b1e8da7e002d98798" title="MCR\nMatch Control Register" alt="" coords="293,152,487,203"/>
<area shape="rect" id="node7" href="a00462.html#a3cf8dd14680194ee82a55d1cf9dd299c" title="MR0 &#45; Match Register 0" alt="" coords="676,5,879,53"/>
<area shape="rect" id="node8" href="a00462.html#a3cf8dd14680194ee82a55d1cf9dd299c" title="MR1 &#45; Match Register 1" alt="" coords="676,77,879,125"/>
<area shape="rect" id="node9" href="a00462.html#a3cf8dd14680194ee82a55d1cf9dd299c" title="MR2 &#45; Match Register 2" alt="" coords="676,149,879,197"/>
<area shape="rect" id="node10" href="a00462.html#a3cf8dd14680194ee82a55d1cf9dd299c" title="MR3 &#45; Match Register 3" alt="" coords="676,221,879,269"/>
</map>
</div>
</dd></dl>
<dl class="section user"><dt>External Match Control:</dt><dd>The timer hardware block has output lines: MATx. As usual, those outputs are routed through the <a class="el" href="a00456.html">iocon: IO Configuration driver</a> to optionally connect them to external pins (typically with a function name CT32B_MATx or CT16B_MATx).</dd></dl>
<p>The External Match Control extension allows controlling the MATx outputs based on the match registers. When the Timer Counter <a class="el" href="a00462.html#abb0bc781f4dc091c913978e313c03d25">TC</a> matches <a class="el" href="a00462.html#a3cf8dd14680194ee82a55d1cf9dd299c">MRx</a>, the following actions can be performed by the hardware:</p><ul>
<li>not changing MATx</li>
<li>clearing MATx</li>
<li>setting MATx</li>
<li>toggling MATx</li>
</ul>
<p>These actions are programmed in the External Match Register <a class="el" href="a00462.html#a6034c7458d8e6030f6dacecf0f1a3a89">EMR</a>. For each Match Register <a class="el" href="a00462.html#a3cf8dd14680194ee82a55d1cf9dd299c">MRx</a>, the <a class="el" href="a00462.html#a6034c7458d8e6030f6dacecf0f1a3a89">EMR</a> has a two bit External Match Control field EMCx with values:</p><ul>
<li>00b for not changing MATx</li>
<li>01b for clearing MATx</li>
<li>10b for setting MATx</li>
<li>and 11b for toggling MATx</li>
</ul>
<p>Also note that the <a class="el" href="a00462.html#a6034c7458d8e6030f6dacecf0f1a3a89">EMR</a> has a one bit status field External Match EMx reflecting the state for each of the MATx outputs. </p><div class="dotgraph">
<img src="dot_inline_dotgraph_8.png" alt="dot_inline_dotgraph_8.png" border="0" usemap="#dot_inline_dotgraph_8.map"/>
<map name="dot_inline_dotgraph_8.map" id="dot_inline_dotgraph_8.map"><area shape="rect" id="node6" href="a00462.html#a6034c7458d8e6030f6dacecf0f1a3a89" title="EMR\nExternal Match Register" alt="" coords="343,149,543,200"/>
<area shape="rect" id="node7" href="a00462.html#abb0bc781f4dc091c913978e313c03d25" title="TC (up)\nTimer counter (upwards)" alt="" coords="341,75,545,125"/>
<area shape="rect" id="node9" href="a00462.html#a3cf8dd14680194ee82a55d1cf9dd299c" title="MR0 &#45; Match Register 0" alt="" coords="727,5,929,53"/>
<area shape="rect" id="node10" href="a00462.html#a3cf8dd14680194ee82a55d1cf9dd299c" title="MR1 &#45; Match Register 1" alt="" coords="727,77,929,125"/>
<area shape="rect" id="node11" href="a00462.html#a3cf8dd14680194ee82a55d1cf9dd299c" title="MR2 &#45; Match Register 2" alt="" coords="727,149,929,197"/>
<area shape="rect" id="node12" href="a00462.html#a3cf8dd14680194ee82a55d1cf9dd299c" title="MR3 &#45; Match Register 3" alt="" coords="727,221,929,269"/>
</map>
</div>
<p> The External Match Control extension has a limited implementation: MAT2 and MAT3 are not supported, and thus <a class="el" href="a00462.html#a6034c7458d8e6030f6dacecf0f1a3a89">EMR</a> does not have the EM2/EM3 status fields, nor the EMC2/EMC3 control fields.</p>
<p>Also note that there is only one MRx that can operate on MATx. As a result it is hard to implement PWM functionality: by programming EMCx to toggle we can make a 50% duty cycling signal on MATx. For better control use the Pulse Width Modulation feature of the timer.</p>
<dl class="section user"><dt>Pulse Width Modulation:</dt><dd>Pulse Width Modulation PWM extension can drive the MATx registers instead of having the External Match Control extension drive the MATx pins. This is achieved by setting the PWM Enable bit PWMENx in the PWM Control register <a class="el" href="a00462.html#adbd347f8d6dc44759a73d377c706d6f8">PWMC</a>.</dd></dl>
<p>The PWM extension drives MATx in a different way then the External Match Control extension. Basically, it starts by driving MATx low, until <a class="el" href="a00462.html#abb0bc781f4dc091c913978e313c03d25">TC</a> reached MRx, then it drives MATx high. When the Matching extension issues a reset (via MCR.MRyR) of <a class="el" href="a00462.html#abb0bc781f4dc091c913978e313c03d25">TC</a>, MATx is cleared again and the whole process repeats. So, with the PWM extension the duty cycle is controlled independently (MRx) from the frequency (MRy).</p>
<p>Note that the PWM extension has a limited implementation similar to the External Match Control extension: MAT2 and MAT3 are not supported, and thus <a class="el" href="a00462.html#adbd347f8d6dc44759a73d377c706d6f8">PWMC</a> does not have the PWMEN2/PWMEN3 control fields. Each block features:</p><ol type="1">
<li>One 16/32-bit Timer Counter with a programmable 16/32-bit Prescaler</li>
<li>Four 16/32-bit Match Registers that allow:<ul>
<li>Continuous operation with optional interrupt generation on match</li>
<li>Stop timer on match with optional interrupt generation</li>
<li>Reset timer on match with optional interrupt generation</li>
</ul>
</li>
<li>Up to two external outputs corresponding to the match registers with the following capabilities:<ul>
<li>Set LOW on match</li>
<li>Set HIGH on match</li>
<li>Toggle on match</li>
<li>Do nothing on match</li>
<li>Single-edge controlled PWM outputs</li>
</ul>
</li>
</ol>
<dl class="section user"><dt>Operation description of Timer Block:</dt><dd>A Prescale Counter <a class="el" href="a00462.html#a84724e7860a32fe120a1627483dfa5c5">PC</a> counts cycles of the peripheral clock and increments until it matches the Prescale Register <a class="el" href="a00462.html#af8d25514079514d38c104402f46470af">PR</a> value. On the next clock (i.e. <a class="el" href="a00462.html#af8d25514079514d38c104402f46470af">NSS_TIMER_T.PR</a> "PR" +1), the Timer Counter <a class="el" href="a00462.html#abb0bc781f4dc091c913978e313c03d25">TC</a> is incremented and the <a class="el" href="a00462.html#a84724e7860a32fe120a1627483dfa5c5">PC</a> resets to zero.</dd></dl>
<p>The <a class="el" href="a00462.html#abb0bc781f4dc091c913978e313c03d25">TC</a> is then compared against each of the four Match Registers (<a class="el" href="a00462.html#a3cf8dd14680194ee82a55d1cf9dd299c">MR0, MR1, MR2, MR3</a>). When the value matches, the corresponding bits in Match Control Register <a class="el" href="a00462.html#a27af4e9f888f0b7b1e8da7e002d98798">MCR</a> and External Match Registers <a class="el" href="a00462.html#a6034c7458d8e6030f6dacecf0f1a3a89">EMR</a> registers determine the actions to be executed. Configurable actions on match can be a combination of the following:</p><ul>
<li>Generate interrupt on match</li>
<li>Reset TC on match</li>
<li>Stop TC and PC on match</li>
<li>No action on match</li>
</ul>
<p>Refer to timing chart in the user manual for detail. Match registers can be independently set to generate interrupt on match, operate as configured by <a class="el" href="a00462.html#a6034c7458d8e6030f6dacecf0f1a3a89">EMR</a> or in PWM output mode.</p>
<p>The External Match Registers <a class="el" href="a00462.html#a6034c7458d8e6030f6dacecf0f1a3a89">EMR</a> determines if a match of <a class="el" href="a00462.html#abb0bc781f4dc091c913978e313c03d25">TC</a> and associated <a class="el" href="a00462.html#a3cf8dd14680194ee82a55d1cf9dd299c">MRn</a> shall either:</p><ul>
<li>toggle</li>
<li>go LOW</li>
<li>go HIGH</li>
<li>do nothing with the External Match bits (EM0, EM1). For EM0 the <a class="el" href="a00462.html#abb0bc781f4dc091c913978e313c03d25">TC</a> is compared against <a class="el" href="a00462.html#a3cf8dd14680194ee82a55d1cf9dd299c">NSS_TIMER_T.MR</a> "MR0", and for EM1, the <a class="el" href="a00462.html#abb0bc781f4dc091c913978e313c03d25">TC</a> is compared against MR1. If the corresponding external match output pins are enabled, the EM0 state is reflected on the xxxxx_MAT0 output pin, while the EM1 state is reflected on the xxxxx_MAT1 output pin.</li>
</ul>
<p>However, when the match output pins are configured as PWM output with <a class="el" href="a00462.html#ga2f02b0778ba2c1f291c468ea031b9b44">Chip_TIMER_SetMatchOutputMode</a>, the function of the external match output pins are determined by single-edge controlled PWM mode. Up to two single-edge controlled PWM outputs can be selected on the xxxxx_MAT[0,1] outputs.</p>
<p>In PWM mode, PWM outputs go LOW at the beginning of each PWM cycle (timer is set to zero). PWM outputs goes HIGH when its match value is reached. The match register for PWM channel0 is <a class="el" href="a00462.html#a3cf8dd14680194ee82a55d1cf9dd299c">NSS_TIMER_T.MR</a> "MR0", while that for PWM channel1 is <a class="el" href="a00462.html#a3cf8dd14680194ee82a55d1cf9dd299c">NSS_TIMER_T.MR</a> "MR1". One additional match register is necessary. This match register resets the timer, thus determines the PWM cycle length. When the timer is reset to zero, all currently HIGH PWM match outputs are cleared (LOW).</p>
<dl class="section user"><dt>Example 1 - Increment a 10ms timed SW counter:</dt><dd><ul>
<li><a class="el" href="a00462.html#af8d25514079514d38c104402f46470af">NSS_TIMER_T.PR</a> "PR" : SystemClock / 500 (500Hz, 2ms per tick)</li>
<li><a class="el" href="a00462.html#a3cf8dd14680194ee82a55d1cf9dd299c">NSS_TIMER_T.MR</a> "MR0" : 1 (5x 2ms)</li>
<li>Interrupt and reset on match are enabled; Stop-on-match disabled</li>
</ul>
<div class="fragment"><div class="line">    <a class="code" href="a00433.html#ga7c6b12186fc6feabd98cb46f003bfe6e">Chip_TIMER16_0_Init</a>();</div><div class="line">    <a class="code" href="a00446.html#gaa7a55182d0998e1ea13efd6875167cf0">NVIC_EnableIRQ</a>(<a class="code" href="a00435.html#gga7e1129cd8a196f4284d41db3e82ad5c8a15a21a4b0a806593891f5a7760360a68">CT16B0_IRQn</a>);</div><div class="line">    <a class="code" href="a00462.html#ga4db286fc945ec698a852bb3ea848c642">Chip_TIMER_PrescaleSet</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, ((uint32_t)<a class="code" href="a00434.html#ga4e591775ea9567eae1c231aa8614b602">Chip_Clock_System_GetClockFreq</a>() / 500) - 1 <span class="comment">/* -1 for 0-based PC */</span>);</div><div class="line"></div><div class="line">    <span class="comment">/* MR0 */</span></div><div class="line">    <a class="code" href="a00462.html#ga22ecf91efa03a9aa8e22702bd161acb2">Chip_TIMER_SetMatch</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 0, 5 - 1); <span class="comment">/* 0-based MR. (5x 2ms = 10ms) */</span></div><div class="line">    <a class="code" href="a00462.html#gaf593644a25074688d42055f220fb3674">Chip_TIMER_MatchEnableInt</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 0);</div><div class="line">    <a class="code" href="a00462.html#ga76db0bd9c256fa29506290554f72d74a">Chip_TIMER_StopOnMatchDisable</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 0);</div><div class="line">    <a class="code" href="a00462.html#gaecafea4717a142394c33688c924e5f5d">Chip_TIMER_ResetOnMatchEnable</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 0);</div><div class="line"></div><div class="line">    <span class="comment">/* MR1 */</span></div><div class="line">    <a class="code" href="a00462.html#gabe1a1a93a620e7a6d0a6d749d6fcf448">Chip_TIMER_MatchDisableInt</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 1);</div><div class="line">    <a class="code" href="a00462.html#ga76db0bd9c256fa29506290554f72d74a">Chip_TIMER_StopOnMatchDisable</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 1);</div><div class="line">    <a class="code" href="a00462.html#ga84d84a1ec6cf22a21e0f12cd0b56cb83">Chip_TIMER_ResetOnMatchDisable</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 1);</div><div class="line"></div><div class="line">    <span class="comment">/* MR2 */</span></div><div class="line">    <a class="code" href="a00462.html#gabe1a1a93a620e7a6d0a6d749d6fcf448">Chip_TIMER_MatchDisableInt</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 2);</div><div class="line">    <a class="code" href="a00462.html#ga76db0bd9c256fa29506290554f72d74a">Chip_TIMER_StopOnMatchDisable</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 2);</div><div class="line">    <a class="code" href="a00462.html#ga84d84a1ec6cf22a21e0f12cd0b56cb83">Chip_TIMER_ResetOnMatchDisable</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 2);</div><div class="line"></div><div class="line">    <span class="comment">/* MR3 */</span></div><div class="line">    <a class="code" href="a00462.html#gabe1a1a93a620e7a6d0a6d749d6fcf448">Chip_TIMER_MatchDisableInt</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 3);</div><div class="line">    <a class="code" href="a00462.html#ga76db0bd9c256fa29506290554f72d74a">Chip_TIMER_StopOnMatchDisable</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 3);</div><div class="line">    <a class="code" href="a00462.html#ga84d84a1ec6cf22a21e0f12cd0b56cb83">Chip_TIMER_ResetOnMatchDisable</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 3);</div><div class="line"></div><div class="line">    <span class="comment">/* Reset TC */</span></div><div class="line">    <a class="code" href="a00462.html#ga3e042292785d3cdf09a758f03fae08c3">Chip_TIMER_Reset</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>);</div><div class="line">    <a class="code" href="a00462.html#gacecc63805727e113139ed961fc767724">Chip_TIMER_Enable</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>);</div></div><!-- fragment --> Interrupt Handler: <div class="fragment"><div class="line">    <span class="comment">/* To be called under interrupt from CT16B0_IRQHandler */</span></div><div class="line">    <span class="keyword">extern</span> uint32_t counterTick_10ms;</div><div class="line"></div><div class="line">    <span class="keywordflow">if</span> (<a class="code" href="a00462.html#ga7a6da24599f305f1566d02ca34196788">Chip_TIMER_MatchPending</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 0)) {</div><div class="line">        <a class="code" href="a00462.html#gae7986280776c1dfffd26b1f16e42e440">Chip_TIMER_ClearMatch</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 0);</div><div class="line"></div><div class="line">        counterTick_10ms++;</div><div class="line">        <span class="comment">/* Further handling of the timer interrupt */</span></div><div class="line">        <span class="comment">/* ... */</span></div><div class="line">    }</div></div><!-- fragment --> </dd></dl>
<dl class="section user"><dt>Example 2 - Setup 50Hz, 50% duty-cycle External Match Output on 32-bit xxxxx_MAT0 output pin:</dt><dd>Refer to user manual for actual pin names.<ul>
<li>Prescale increment TC one tick every 2ms (500Hz)</li>
<li><a class="el" href="a00462.html#abb0bc781f4dc091c913978e313c03d25">NSS_TIMER_T.TC</a> "TC" counts from 0 to 4 (10ms), matches <a class="el" href="a00462.html#a3cf8dd14680194ee82a55d1cf9dd299c">NSS_TIMER_T.MR</a> "MR0" and toggle xxxxx_MAT0 pin (Cycle Length is 20ms, or 50Hz output)</li>
<li>when <a class="el" href="a00462.html#abb0bc781f4dc091c913978e313c03d25">NSS_TIMER_T.TC</a> "TC" reaches 4, it resets to zero and repeats</li>
</ul>
<div class="fragment"><div class="line">    <a class="code" href="a00433.html#ga0c09ad927c9cc4b35aeceef2703e642a">Chip_TIMER32_0_Init</a>();</div><div class="line">    <a class="code" href="a00462.html#ga4db286fc945ec698a852bb3ea848c642">Chip_TIMER_PrescaleSet</a>(<a class="code" href="a00433.html#ga87e8d77effa27e4c647d8ea24be33c4d">NSS_TIMER32_0</a>, ((uint32_t)<a class="code" href="a00434.html#ga4e591775ea9567eae1c231aa8614b602">Chip_Clock_System_GetClockFreq</a>() / 500) - 1); <span class="comment">/* TC tick increment at 500Hz */</span></div><div class="line"></div><div class="line">    <span class="comment">/* MR0 - 10ms toggle, No Interrupt, Don&#39;t stop, Don&#39;t reset */</span></div><div class="line">    <a class="code" href="a00462.html#ga22ecf91efa03a9aa8e22702bd161acb2">Chip_TIMER_SetMatch</a>(<a class="code" href="a00433.html#ga87e8d77effa27e4c647d8ea24be33c4d">NSS_TIMER32_0</a>, 0, 5 - 1);</div><div class="line">    <a class="code" href="a00462.html#gabe1a1a93a620e7a6d0a6d749d6fcf448">Chip_TIMER_MatchDisableInt</a>(<a class="code" href="a00433.html#ga87e8d77effa27e4c647d8ea24be33c4d">NSS_TIMER32_0</a>, 0);</div><div class="line">    <a class="code" href="a00462.html#ga76db0bd9c256fa29506290554f72d74a">Chip_TIMER_StopOnMatchDisable</a>(<a class="code" href="a00433.html#ga87e8d77effa27e4c647d8ea24be33c4d">NSS_TIMER32_0</a>, 0);</div><div class="line">    <a class="code" href="a00462.html#ga84d84a1ec6cf22a21e0f12cd0b56cb83">Chip_TIMER_ResetOnMatchDisable</a>(<a class="code" href="a00433.html#ga87e8d77effa27e4c647d8ea24be33c4d">NSS_TIMER32_0</a>, 0);</div><div class="line"></div><div class="line">    <span class="comment">/* MR1 - Not in use. Set to greater than Cycle Length */</span></div><div class="line">    <a class="code" href="a00462.html#ga22ecf91efa03a9aa8e22702bd161acb2">Chip_TIMER_SetMatch</a>(<a class="code" href="a00433.html#ga87e8d77effa27e4c647d8ea24be33c4d">NSS_TIMER32_0</a>, 1, 5);</div><div class="line">    <a class="code" href="a00462.html#gabe1a1a93a620e7a6d0a6d749d6fcf448">Chip_TIMER_MatchDisableInt</a>(<a class="code" href="a00433.html#ga87e8d77effa27e4c647d8ea24be33c4d">NSS_TIMER32_0</a>, 1);</div><div class="line">    <a class="code" href="a00462.html#ga76db0bd9c256fa29506290554f72d74a">Chip_TIMER_StopOnMatchDisable</a>(<a class="code" href="a00433.html#ga87e8d77effa27e4c647d8ea24be33c4d">NSS_TIMER32_0</a>, 1);</div><div class="line">    <a class="code" href="a00462.html#ga84d84a1ec6cf22a21e0f12cd0b56cb83">Chip_TIMER_ResetOnMatchDisable</a>(<a class="code" href="a00433.html#ga87e8d77effa27e4c647d8ea24be33c4d">NSS_TIMER32_0</a>, 1);</div><div class="line"></div><div class="line">    <span class="comment">/* MR2 -&gt; Cycle Length 10ms */</span></div><div class="line">    <a class="code" href="a00462.html#ga22ecf91efa03a9aa8e22702bd161acb2">Chip_TIMER_SetMatch</a>(<a class="code" href="a00433.html#ga87e8d77effa27e4c647d8ea24be33c4d">NSS_TIMER32_0</a>, 2, 5 - 1); <span class="comment">/* 0-based MR: 0 to 4 (5 counts) */</span></div><div class="line">    <a class="code" href="a00462.html#gabe1a1a93a620e7a6d0a6d749d6fcf448">Chip_TIMER_MatchDisableInt</a>(<a class="code" href="a00433.html#ga87e8d77effa27e4c647d8ea24be33c4d">NSS_TIMER32_0</a>, 2);</div><div class="line">    <a class="code" href="a00462.html#ga76db0bd9c256fa29506290554f72d74a">Chip_TIMER_StopOnMatchDisable</a>(<a class="code" href="a00433.html#ga87e8d77effa27e4c647d8ea24be33c4d">NSS_TIMER32_0</a>, 2);</div><div class="line">    <a class="code" href="a00462.html#gaecafea4717a142394c33688c924e5f5d">Chip_TIMER_ResetOnMatchEnable</a>(<a class="code" href="a00433.html#ga87e8d77effa27e4c647d8ea24be33c4d">NSS_TIMER32_0</a>, 2);</div><div class="line"></div><div class="line">    <span class="comment">/* MR3 */</span></div><div class="line">    <a class="code" href="a00462.html#gabe1a1a93a620e7a6d0a6d749d6fcf448">Chip_TIMER_MatchDisableInt</a>(<a class="code" href="a00433.html#ga87e8d77effa27e4c647d8ea24be33c4d">NSS_TIMER32_0</a>, 3);</div><div class="line">    <a class="code" href="a00462.html#ga76db0bd9c256fa29506290554f72d74a">Chip_TIMER_StopOnMatchDisable</a>(<a class="code" href="a00433.html#ga87e8d77effa27e4c647d8ea24be33c4d">NSS_TIMER32_0</a>, 3);</div><div class="line">    <a class="code" href="a00462.html#ga84d84a1ec6cf22a21e0f12cd0b56cb83">Chip_TIMER_ResetOnMatchDisable</a>(<a class="code" href="a00433.html#ga87e8d77effa27e4c647d8ea24be33c4d">NSS_TIMER32_0</a>, 3);</div><div class="line"></div><div class="line">    <span class="comment">/* Enable EMR */</span></div><div class="line">    <a class="code" href="a00462.html#ga31e5e9a09ea05fbaa2c548d47fe93646">Chip_TIMER_ExtMatchControlSet</a>(<a class="code" href="a00433.html#ga87e8d77effa27e4c647d8ea24be33c4d">NSS_TIMER32_0</a>, 0, <a class="code" href="a00462.html#gga37bff84e8ff6aeda06f159e0229426d3aa7b4fdd349721213351a4bba29472215">TIMER_EXTMATCH_TOGGLE</a>, 0);</div><div class="line">    <a class="code" href="a00462.html#ga31e5e9a09ea05fbaa2c548d47fe93646">Chip_TIMER_ExtMatchControlSet</a>(<a class="code" href="a00433.html#ga87e8d77effa27e4c647d8ea24be33c4d">NSS_TIMER32_0</a>, 0, <a class="code" href="a00462.html#gga37bff84e8ff6aeda06f159e0229426d3aee61101edb52ea5ce70b74a41766467f">TIMER_EXTMATCH_DO_NOTHING</a>, 1);</div><div class="line"></div><div class="line">    <span class="comment">/* Reset TC */</span></div><div class="line">    <a class="code" href="a00462.html#ga3e042292785d3cdf09a758f03fae08c3">Chip_TIMER_Reset</a>(<a class="code" href="a00433.html#ga87e8d77effa27e4c647d8ea24be33c4d">NSS_TIMER32_0</a>);</div><div class="line">    <a class="code" href="a00462.html#gacecc63805727e113139ed961fc767724">Chip_TIMER_Enable</a>(<a class="code" href="a00433.html#ga87e8d77effa27e4c647d8ea24be33c4d">NSS_TIMER32_0</a>);</div></div><!-- fragment --> </dd></dl>
<dl class="section user"><dt>Example 3 - Setup 2Hz PWM on both xxxxx_MAT0 and xxxxx_MAT1 output pins.</dt><dd>Refer to user manual for actual pin names. PWMEN0 and PWMEN1 are enabled with <a class="el" href="a00462.html#a3cf8dd14680194ee82a55d1cf9dd299c">NSS_TIMER_T.MR</a> "MR0" at 15/125 (88% duty cycle), <a class="el" href="a00462.html#a3cf8dd14680194ee82a55d1cf9dd299c">NSS_TIMER_T.MR</a> "MR1" at 75/125 (40% duty-cycle) and <a class="el" href="a00462.html#a3cf8dd14680194ee82a55d1cf9dd299c">NSS_TIMER_T.MR</a> "MR2" (with reset on match set) at 124.<ul>
<li>xxxxx_MAT0 &amp; xxxxx_MAT1 are both set LOW at start.</li>
<li><a class="el" href="a00462.html#abb0bc781f4dc091c913978e313c03d25">NSS_TIMER_T.TC</a> "TC" counts until 15 and raise-HIGH xxxxx_MAT0</li>
<li><a class="el" href="a00462.html#abb0bc781f4dc091c913978e313c03d25">NSS_TIMER_T.TC</a> "TC" continue counting until 75 and raise-HIGH xxxxx_MAT1, and</li>
<li>when <a class="el" href="a00462.html#abb0bc781f4dc091c913978e313c03d25">NSS_TIMER_T.TC</a> "TC" reaches 124, both xxxxx_MAT0 and xxxxx_MAT1 are set low, TC reset to zero and repeats</li>
</ul>
<div class="fragment"><div class="line">    <a class="code" href="a00433.html#ga7c6b12186fc6feabd98cb46f003bfe6e">Chip_TIMER16_0_Init</a>();</div><div class="line">    <a class="code" href="a00462.html#ga4db286fc945ec698a852bb3ea848c642">Chip_TIMER_PrescaleSet</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, ((uint32_t)<a class="code" href="a00434.html#ga4e591775ea9567eae1c231aa8614b602">Chip_Clock_System_GetClockFreq</a>() / 250) - 1);</div><div class="line"></div><div class="line">    <span class="comment">/* MR0 -&gt; low to high at 15, no interrupt, no stop, no reset */</span></div><div class="line">    <a class="code" href="a00462.html#ga22ecf91efa03a9aa8e22702bd161acb2">Chip_TIMER_SetMatch</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 0, 15); <span class="comment">/* 0-based MR. 15/125 -&gt; 88% duty-cycle */</span></div><div class="line">    <a class="code" href="a00462.html#gabe1a1a93a620e7a6d0a6d749d6fcf448">Chip_TIMER_MatchDisableInt</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 0);</div><div class="line">    <a class="code" href="a00462.html#ga76db0bd9c256fa29506290554f72d74a">Chip_TIMER_StopOnMatchDisable</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 0);</div><div class="line">    <a class="code" href="a00462.html#ga84d84a1ec6cf22a21e0f12cd0b56cb83">Chip_TIMER_ResetOnMatchDisable</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 0);</div><div class="line"></div><div class="line">    <span class="comment">/* MR1 -&gt; low to high at 75, no interrupt, no stop, no reset */</span></div><div class="line">    <a class="code" href="a00462.html#ga22ecf91efa03a9aa8e22702bd161acb2">Chip_TIMER_SetMatch</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 1, 75); <span class="comment">/* 0-based MR. 75/125 -&gt; 40% duty-cycle */</span></div><div class="line">    <a class="code" href="a00462.html#gabe1a1a93a620e7a6d0a6d749d6fcf448">Chip_TIMER_MatchDisableInt</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 1);</div><div class="line">    <a class="code" href="a00462.html#ga76db0bd9c256fa29506290554f72d74a">Chip_TIMER_StopOnMatchDisable</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 1);</div><div class="line">    <a class="code" href="a00462.html#ga84d84a1ec6cf22a21e0f12cd0b56cb83">Chip_TIMER_ResetOnMatchDisable</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 1);</div><div class="line"></div><div class="line">    <span class="comment">/* MR2 -&gt; PWM cycle time, no interrupt, no stop, reset on match */</span></div><div class="line">    <a class="code" href="a00462.html#ga22ecf91efa03a9aa8e22702bd161acb2">Chip_TIMER_SetMatch</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 2, 125 - 1); <span class="comment">/* 0-based MR: 0 to 124 (125 counts) */</span></div><div class="line">    <a class="code" href="a00462.html#gabe1a1a93a620e7a6d0a6d749d6fcf448">Chip_TIMER_MatchDisableInt</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 2);</div><div class="line">    <a class="code" href="a00462.html#ga76db0bd9c256fa29506290554f72d74a">Chip_TIMER_StopOnMatchDisable</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 2);</div><div class="line">    <a class="code" href="a00462.html#gaecafea4717a142394c33688c924e5f5d">Chip_TIMER_ResetOnMatchEnable</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 2);</div><div class="line"></div><div class="line">    <span class="comment">/* MR3 */</span></div><div class="line">    <a class="code" href="a00462.html#gabe1a1a93a620e7a6d0a6d749d6fcf448">Chip_TIMER_MatchDisableInt</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 3);</div><div class="line">    <a class="code" href="a00462.html#ga76db0bd9c256fa29506290554f72d74a">Chip_TIMER_StopOnMatchDisable</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 3);</div><div class="line">    <a class="code" href="a00462.html#ga84d84a1ec6cf22a21e0f12cd0b56cb83">Chip_TIMER_ResetOnMatchDisable</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 3);</div><div class="line"></div><div class="line">    <span class="comment">/* Enable PWM */</span></div><div class="line">    <a class="code" href="a00462.html#ga2f02b0778ba2c1f291c468ea031b9b44">Chip_TIMER_SetMatchOutputMode</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 0, <a class="code" href="a00462.html#ggae4c738a24eada6de48deb7cf5f52f1dfa95c4f4cd937c84f05b754dc3ed53cdde">TIMER_MATCH_OUTPUT_PWM</a>);</div><div class="line">    <a class="code" href="a00462.html#ga2f02b0778ba2c1f291c468ea031b9b44">Chip_TIMER_SetMatchOutputMode</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>, 1, <a class="code" href="a00462.html#ggae4c738a24eada6de48deb7cf5f52f1dfa95c4f4cd937c84f05b754dc3ed53cdde">TIMER_MATCH_OUTPUT_PWM</a>);</div><div class="line"></div><div class="line">    <span class="comment">/* Reset TC */</span></div><div class="line">    <a class="code" href="a00462.html#ga3e042292785d3cdf09a758f03fae08c3">Chip_TIMER_Reset</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>);</div><div class="line">    <a class="code" href="a00462.html#gacecc63805727e113139ed961fc767724">Chip_TIMER_Enable</a>(<a class="code" href="a00433.html#ga900ba8f4932b475a403a64c95dec7c52">NSS_TIMER16_0</a>);</div></div><!-- fragment --></dd></dl>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:a00678"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#a00678">NSS_TIMER_T</a></td></tr>
<tr class="separator:a00678"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga7c74d9b89f53a497dd1128e2f4b2670b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#ga7c74d9b89f53a497dd1128e2f4b2670b">TIMER_IR_CLR</a>(n)&#160;&#160;&#160;(1u &lt;&lt; (n))</td></tr>
<tr class="separator:ga7c74d9b89f53a497dd1128e2f4b2670b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f2ad401455a401aa8400fd343eadd1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#ga1f2ad401455a401aa8400fd343eadd1a">TIMER_MATCH_INT</a>(n)&#160;&#160;&#160;((1u &lt;&lt; (n)) &amp; 0x0F)</td></tr>
<tr class="separator:ga1f2ad401455a401aa8400fd343eadd1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace9bc6168bdb15fd3c88da899ad3f154"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#gace9bc6168bdb15fd3c88da899ad3f154">TIMER_ENABLE</a>&#160;&#160;&#160;((1u &lt;&lt; 0))</td></tr>
<tr class="separator:gace9bc6168bdb15fd3c88da899ad3f154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga892a0fbd1ea794e5c6dbbc66e9703bd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#ga892a0fbd1ea794e5c6dbbc66e9703bd6">TIMER_RESET</a>&#160;&#160;&#160;((1u &lt;&lt; 1))</td></tr>
<tr class="separator:ga892a0fbd1ea794e5c6dbbc66e9703bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fd49e94768d8d2016f72965f904f5e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#ga7fd49e94768d8d2016f72965f904f5e1">TIMER_INT_ON_MATCH</a>(n)&#160;&#160;&#160;(1u &lt;&lt; ((n) * 3))</td></tr>
<tr class="separator:ga7fd49e94768d8d2016f72965f904f5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d69103df0ceea6cb41286bc8e7536b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#ga0d69103df0ceea6cb41286bc8e7536b3">TIMER_RESET_ON_MATCH</a>(n)&#160;&#160;&#160;(1u &lt;&lt; (((n) * 3) + 1))</td></tr>
<tr class="separator:ga0d69103df0ceea6cb41286bc8e7536b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7362986ae8e43df0e575eba1789722f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#ga7362986ae8e43df0e575eba1789722f4">TIMER_STOP_ON_MATCH</a>(n)&#160;&#160;&#160;(1u &lt;&lt; (((n) * 3) + 2))</td></tr>
<tr class="separator:ga7362986ae8e43df0e575eba1789722f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga37bff84e8ff6aeda06f159e0229426d3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#ga37bff84e8ff6aeda06f159e0229426d3">TIMER_PIN_MATCH_STATE_T</a> { <br />
&#160;&#160;<a class="el" href="a00462.html#gga37bff84e8ff6aeda06f159e0229426d3aee61101edb52ea5ce70b74a41766467f">TIMER_EXTMATCH_DO_NOTHING</a> = 0, 
<br />
&#160;&#160;<a class="el" href="a00462.html#gga37bff84e8ff6aeda06f159e0229426d3a0fc4886f55eb7bcfda4baea4c08c551a">TIMER_EXTMATCH_CLEAR</a> = 1, 
<br />
&#160;&#160;<a class="el" href="a00462.html#gga37bff84e8ff6aeda06f159e0229426d3a059e5dedfdab474ecafba9827116f5ff">TIMER_EXTMATCH_SET</a> = 2, 
<br />
&#160;&#160;<a class="el" href="a00462.html#gga37bff84e8ff6aeda06f159e0229426d3aa7b4fdd349721213351a4bba29472215">TIMER_EXTMATCH_TOGGLE</a> = 3
<br />
 }</td></tr>
<tr class="separator:ga37bff84e8ff6aeda06f159e0229426d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c738a24eada6de48deb7cf5f52f1df"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#gae4c738a24eada6de48deb7cf5f52f1df">NSS_TIMER_MATCH_OUTPUT_MODE_T</a> { <br />
&#160;&#160;<a class="el" href="a00462.html#ggae4c738a24eada6de48deb7cf5f52f1dfa73373fabfc7b01a73eb17d88191b4e4d">TIMER_MATCH_OUTPUT_EMC</a>, 
<br />
&#160;&#160;<a class="el" href="a00462.html#ggae4c738a24eada6de48deb7cf5f52f1dfa95c4f4cd937c84f05b754dc3ed53cdde">TIMER_MATCH_OUTPUT_PWM</a>
<br />
 }</td></tr>
<tr class="separator:gae4c738a24eada6de48deb7cf5f52f1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga64e20cbf46aa5a2bdcfd45fb17c40b29"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#ga64e20cbf46aa5a2bdcfd45fb17c40b29">Chip_TIMER_Init</a> (<a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *pTMR, <a class="el" href="a00434.html#ga649184c0d9309cd01ad49fd7e8c92aff">CLOCK_PERIPHERAL_T</a> clk)</td></tr>
<tr class="separator:ga64e20cbf46aa5a2bdcfd45fb17c40b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbdd7e58ea1fe6eabbe0c8f808364031"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#gafbdd7e58ea1fe6eabbe0c8f808364031">Chip_TIMER_DeInit</a> (<a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *pTMR, <a class="el" href="a00434.html#ga649184c0d9309cd01ad49fd7e8c92aff">CLOCK_PERIPHERAL_T</a> clk)</td></tr>
<tr class="separator:gafbdd7e58ea1fe6eabbe0c8f808364031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a6da24599f305f1566d02ca34196788"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#ga7a6da24599f305f1566d02ca34196788">Chip_TIMER_MatchPending</a> (<a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *pTMR, int8_t matchnum)</td></tr>
<tr class="separator:ga7a6da24599f305f1566d02ca34196788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7986280776c1dfffd26b1f16e42e440"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#gae7986280776c1dfffd26b1f16e42e440">Chip_TIMER_ClearMatch</a> (<a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *pTMR, int8_t matchnum)</td></tr>
<tr class="separator:gae7986280776c1dfffd26b1f16e42e440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacecc63805727e113139ed961fc767724"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#gacecc63805727e113139ed961fc767724">Chip_TIMER_Enable</a> (<a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *pTMR)</td></tr>
<tr class="separator:gacecc63805727e113139ed961fc767724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75625fd8e9a1f63adc832d04abe8456a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#ga75625fd8e9a1f63adc832d04abe8456a">Chip_TIMER_Disable</a> (<a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *pTMR)</td></tr>
<tr class="separator:ga75625fd8e9a1f63adc832d04abe8456a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b28e71ab0ba11395a53eec3cdd07ad"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#gaf9b28e71ab0ba11395a53eec3cdd07ad">Chip_TIMER_ReadCount</a> (<a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *pTMR)</td></tr>
<tr class="separator:gaf9b28e71ab0ba11395a53eec3cdd07ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ec8013c180c825eebc79fa80a677e88"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#ga3ec8013c180c825eebc79fa80a677e88">Chip_TIMER_ReadPrescale</a> (<a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *pTMR)</td></tr>
<tr class="separator:ga3ec8013c180c825eebc79fa80a677e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4db286fc945ec698a852bb3ea848c642"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#ga4db286fc945ec698a852bb3ea848c642">Chip_TIMER_PrescaleSet</a> (<a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *pTMR, uint32_t prescale)</td></tr>
<tr class="separator:ga4db286fc945ec698a852bb3ea848c642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ecf91efa03a9aa8e22702bd161acb2"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#ga22ecf91efa03a9aa8e22702bd161acb2">Chip_TIMER_SetMatch</a> (<a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *pTMR, int8_t matchnum, uint32_t matchval)</td></tr>
<tr class="separator:ga22ecf91efa03a9aa8e22702bd161acb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e042292785d3cdf09a758f03fae08c3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#ga3e042292785d3cdf09a758f03fae08c3">Chip_TIMER_Reset</a> (<a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *pTMR)</td></tr>
<tr class="separator:ga3e042292785d3cdf09a758f03fae08c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf593644a25074688d42055f220fb3674"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#gaf593644a25074688d42055f220fb3674">Chip_TIMER_MatchEnableInt</a> (<a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *pTMR, int8_t matchnum)</td></tr>
<tr class="separator:gaf593644a25074688d42055f220fb3674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1a1a93a620e7a6d0a6d749d6fcf448"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#gabe1a1a93a620e7a6d0a6d749d6fcf448">Chip_TIMER_MatchDisableInt</a> (<a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *pTMR, int8_t matchnum)</td></tr>
<tr class="separator:gabe1a1a93a620e7a6d0a6d749d6fcf448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecafea4717a142394c33688c924e5f5d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#gaecafea4717a142394c33688c924e5f5d">Chip_TIMER_ResetOnMatchEnable</a> (<a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *pTMR, int8_t matchnum)</td></tr>
<tr class="separator:gaecafea4717a142394c33688c924e5f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84d84a1ec6cf22a21e0f12cd0b56cb83"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#ga84d84a1ec6cf22a21e0f12cd0b56cb83">Chip_TIMER_ResetOnMatchDisable</a> (<a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *pTMR, int8_t matchnum)</td></tr>
<tr class="separator:ga84d84a1ec6cf22a21e0f12cd0b56cb83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a84ab532f9fe20352c04e0de462b430"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#ga9a84ab532f9fe20352c04e0de462b430">Chip_TIMER_StopOnMatchEnable</a> (<a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *pTMR, int8_t matchnum)</td></tr>
<tr class="separator:ga9a84ab532f9fe20352c04e0de462b430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76db0bd9c256fa29506290554f72d74a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#ga76db0bd9c256fa29506290554f72d74a">Chip_TIMER_StopOnMatchDisable</a> (<a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *pTMR, int8_t matchnum)</td></tr>
<tr class="separator:ga76db0bd9c256fa29506290554f72d74a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31e5e9a09ea05fbaa2c548d47fe93646"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#ga31e5e9a09ea05fbaa2c548d47fe93646">Chip_TIMER_ExtMatchControlSet</a> (<a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *pTMR, int8_t initial_state, <a class="el" href="a00462.html#ga37bff84e8ff6aeda06f159e0229426d3">TIMER_PIN_MATCH_STATE_T</a> matchState, int8_t matchnum)</td></tr>
<tr class="separator:ga31e5e9a09ea05fbaa2c548d47fe93646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f02b0778ba2c1f291c468ea031b9b44"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#ga2f02b0778ba2c1f291c468ea031b9b44">Chip_TIMER_SetMatchOutputMode</a> (<a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *pTMR, int matchnum, <a class="el" href="a00462.html#gae4c738a24eada6de48deb7cf5f52f1df">NSS_TIMER_MATCH_OUTPUT_MODE_T</a> mode)</td></tr>
<tr class="separator:ga2f02b0778ba2c1f291c468ea031b9b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga069b271c8902f03a4662246c35ee0497"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a00462.html#gae4c738a24eada6de48deb7cf5f52f1df">NSS_TIMER_MATCH_OUTPUT_MODE_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00462.html#ga069b271c8902f03a4662246c35ee0497">Chip_TIMER_GetMatchOutputMode</a> (<a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *pTMR, int matchnum)</td></tr>
<tr class="separator:ga069b271c8902f03a4662246c35ee0497"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="a00678" id="a00678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00678">&#9670;&nbsp;</a></span>NSS_TIMER_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct NSS_TIMER_T</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>16/32-bit Timer register block structure </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a6615bc39cfcd7131bdc8662583cc6714"></a><a class="el" href="a00437.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t</td>
<td class="fieldname">
IR</td>
<td class="fielddoc">
<p>Interrupt Register. The IR can be written to clear interrupts. The IR can be read to identify which of eight possible interrupt sources are pending. </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ae9dd9282fab299d0cd6e119564688e53"></a><a class="el" href="a00437.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t</td>
<td class="fieldname">
TCR</td>
<td class="fielddoc">
<p>Timer Control Register. The TCR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the TCR. </p>
</td></tr>
<tr><td class="fieldtype">
<a id="abb0bc781f4dc091c913978e313c03d25"></a><a class="el" href="a00437.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t</td>
<td class="fieldname">
TC</td>
<td class="fielddoc">
<p>Timer Counter. This register is incremented every PR+1 cycles of PCLK. The TC is controlled through the TCR. </p>
</td></tr>
<tr><td class="fieldtype">
<a id="af8d25514079514d38c104402f46470af"></a><a class="el" href="a00437.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t</td>
<td class="fieldname">
PR</td>
<td class="fielddoc">
<p>Prescale Register. When the Prescale Counter (below) is equal to this value, the next clock increments the TC and clears the PC. </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a84724e7860a32fe120a1627483dfa5c5"></a><a class="el" href="a00437.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t</td>
<td class="fieldname">
PC</td>
<td class="fielddoc">
<p>Prescale Counter. The PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and controllable through the bus interface. </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a27af4e9f888f0b7b1e8da7e002d98798"></a><a class="el" href="a00437.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t</td>
<td class="fieldname">
MCR</td>
<td class="fielddoc">
<p>Match Control Register. The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs. </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a3cf8dd14680194ee82a55d1cf9dd299c"></a><a class="el" href="a00437.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t</td>
<td class="fieldname">
MR[4]</td>
<td class="fielddoc">
<p>Match Register. MR can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR matches the TC. </p>
</td></tr>
<tr><td class="fieldtype">
<a id="abcea022b884a52d0aa9657e2cdd15ce1"></a><a class="el" href="a00437.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t</td>
<td class="fieldname">
RESERVED0[5]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a6034c7458d8e6030f6dacecf0f1a3a89"></a><a class="el" href="a00437.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t</td>
<td class="fieldname">
EMR</td>
<td class="fielddoc">
<p>External Match Register. The EMR controls the external match pins MATn.0-3 (MAT0.0-3 and MAT1.0-3 respectively). </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a70831587c3265763ad417e7c76acd15d"></a><a class="el" href="a00437.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t</td>
<td class="fieldname">
RESERVED1[13]</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="adbd347f8d6dc44759a73d377c706d6f8"></a><a class="el" href="a00437.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t</td>
<td class="fieldname">
PWMC</td>
<td class="fielddoc">
<p>The PWMC enables PWM mode of the external match pins </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga7c74d9b89f53a497dd1128e2f4b2670b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c74d9b89f53a497dd1128e2f4b2670b">&#9670;&nbsp;</a></span>TIMER_IR_CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_IR_CLR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(1u &lt;&lt; (n))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro to clear interrupt pending </p>

</div>
</div>
<a id="ga1f2ad401455a401aa8400fd343eadd1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f2ad401455a401aa8400fd343eadd1a">&#9670;&nbsp;</a></span>TIMER_MATCH_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_MATCH_INT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((1u &lt;&lt; (n)) &amp; 0x0F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro for getting a timer match interrupt bit </p>

</div>
</div>
<a id="gace9bc6168bdb15fd3c88da899ad3f154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace9bc6168bdb15fd3c88da899ad3f154">&#9670;&nbsp;</a></span>TIMER_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_ENABLE&#160;&#160;&#160;((1u &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer/counter enable bit </p>

</div>
</div>
<a id="ga892a0fbd1ea794e5c6dbbc66e9703bd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga892a0fbd1ea794e5c6dbbc66e9703bd6">&#9670;&nbsp;</a></span>TIMER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_RESET&#160;&#160;&#160;((1u &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer/counter reset bit </p>

</div>
</div>
<a id="ga7fd49e94768d8d2016f72965f904f5e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fd49e94768d8d2016f72965f904f5e1">&#9670;&nbsp;</a></span>TIMER_INT_ON_MATCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_INT_ON_MATCH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(1u &lt;&lt; ((n) * 3))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit location for interrupt on MRx match, n = 0 to 3 </p>

</div>
</div>
<a id="ga0d69103df0ceea6cb41286bc8e7536b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d69103df0ceea6cb41286bc8e7536b3">&#9670;&nbsp;</a></span>TIMER_RESET_ON_MATCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_RESET_ON_MATCH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(1u &lt;&lt; (((n) * 3) + 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit location for reset on MRx match, n = 0 to 3 </p>

</div>
</div>
<a id="ga7362986ae8e43df0e575eba1789722f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7362986ae8e43df0e575eba1789722f4">&#9670;&nbsp;</a></span>TIMER_STOP_ON_MATCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_STOP_ON_MATCH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(1u &lt;&lt; (((n) * 3) + 2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit location for stop on MRx match, n = 0 to 3 </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga37bff84e8ff6aeda06f159e0229426d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37bff84e8ff6aeda06f159e0229426d3">&#9670;&nbsp;</a></span>TIMER_PIN_MATCH_STATE_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="a00462.html#ga37bff84e8ff6aeda06f159e0229426d3">TIMER_PIN_MATCH_STATE_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Standard timer initial match pin state and change state </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga37bff84e8ff6aeda06f159e0229426d3aee61101edb52ea5ce70b74a41766467f"></a>TIMER_EXTMATCH_DO_NOTHING&#160;</td><td class="fielddoc"><p>Timer match state does nothing on match pin </p>
</td></tr>
<tr><td class="fieldname"><a id="gga37bff84e8ff6aeda06f159e0229426d3a0fc4886f55eb7bcfda4baea4c08c551a"></a>TIMER_EXTMATCH_CLEAR&#160;</td><td class="fielddoc"><p>Timer match state sets match pin low </p>
</td></tr>
<tr><td class="fieldname"><a id="gga37bff84e8ff6aeda06f159e0229426d3a059e5dedfdab474ecafba9827116f5ff"></a>TIMER_EXTMATCH_SET&#160;</td><td class="fielddoc"><p>Timer match state sets match pin high </p>
</td></tr>
<tr><td class="fieldname"><a id="gga37bff84e8ff6aeda06f159e0229426d3aa7b4fdd349721213351a4bba29472215"></a>TIMER_EXTMATCH_TOGGLE&#160;</td><td class="fielddoc"><p>Timer match state toggles match pin </p>
</td></tr>
</table>

</div>
</div>
<a id="gae4c738a24eada6de48deb7cf5f52f1df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4c738a24eada6de48deb7cf5f52f1df">&#9670;&nbsp;</a></span>NSS_TIMER_MATCH_OUTPUT_MODE_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="a00462.html#gae4c738a24eada6de48deb7cf5f52f1df">NSS_TIMER_MATCH_OUTPUT_MODE_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Operating mode of external output pins </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae4c738a24eada6de48deb7cf5f52f1dfa73373fabfc7b01a73eb17d88191b4e4d"></a>TIMER_MATCH_OUTPUT_EMC&#160;</td><td class="fielddoc"><p>External Match Control mode </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae4c738a24eada6de48deb7cf5f52f1dfa95c4f4cd937c84f05b754dc3ed53cdde"></a>TIMER_MATCH_OUTPUT_PWM&#160;</td><td class="fielddoc"><p>PWM mode </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga64e20cbf46aa5a2bdcfd45fb17c40b29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64e20cbf46aa5a2bdcfd45fb17c40b29">&#9670;&nbsp;</a></span>Chip_TIMER_Init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_TIMER_Init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *&#160;</td>
          <td class="paramname"><em>pTMR</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="a00434.html#ga649184c0d9309cd01ad49fd7e8c92aff">CLOCK_PERIPHERAL_T</a>&#160;</td>
          <td class="paramname"><em>clk</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Initialize a timer </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pTMR</td><td>: The base address of the TIMER peripheral on the chip </td></tr>
    <tr><td class="paramname">clk</td><td>: Associated peripheral clock </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafbdd7e58ea1fe6eabbe0c8f808364031"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbdd7e58ea1fe6eabbe0c8f808364031">&#9670;&nbsp;</a></span>Chip_TIMER_DeInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_TIMER_DeInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *&#160;</td>
          <td class="paramname"><em>pTMR</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="a00434.html#ga649184c0d9309cd01ad49fd7e8c92aff">CLOCK_PERIPHERAL_T</a>&#160;</td>
          <td class="paramname"><em>clk</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shutdown a timer </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pTMR</td><td>: The base address of the TIMER peripheral on the chip </td></tr>
    <tr><td class="paramname">clk</td><td>: Associated peripheral clock </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7a6da24599f305f1566d02ca34196788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a6da24599f305f1566d02ca34196788">&#9670;&nbsp;</a></span>Chip_TIMER_MatchPending()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool Chip_TIMER_MatchPending </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *&#160;</td>
          <td class="paramname"><em>pTMR</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8_t&#160;</td>
          <td class="paramname"><em>matchnum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Determines if the match interrupt for the passed timer and match counter is pending. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pTMR</td><td>: The base address of the TIMER peripheral on the chip </td></tr>
    <tr><td class="paramname">matchnum</td><td>: Match interrupt number to check </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><code>true</code> if the interrupt is pending, <code>false</code> otherwise </dd></dl>

</div>
</div>
<a id="gae7986280776c1dfffd26b1f16e42e440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7986280776c1dfffd26b1f16e42e440">&#9670;&nbsp;</a></span>Chip_TIMER_ClearMatch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void Chip_TIMER_ClearMatch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *&#160;</td>
          <td class="paramname"><em>pTMR</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8_t&#160;</td>
          <td class="paramname"><em>matchnum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Clears a (pending) match interrupt </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pTMR</td><td>: The base address of the TIMER peripheral on the chip </td></tr>
    <tr><td class="paramname">matchnum</td><td>: Match interrupt number to clear </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Clears a pending timer match interrupt. </dd></dl>

</div>
</div>
<a id="gacecc63805727e113139ed961fc767724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacecc63805727e113139ed961fc767724">&#9670;&nbsp;</a></span>Chip_TIMER_Enable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void Chip_TIMER_Enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *&#160;</td>
          <td class="paramname"><em>pTMR</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Enables the timer (starts count) </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pTMR</td><td>: The base address of the TIMER peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Enables the timer to start counting. </dd></dl>

</div>
</div>
<a id="ga75625fd8e9a1f63adc832d04abe8456a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75625fd8e9a1f63adc832d04abe8456a">&#9670;&nbsp;</a></span>Chip_TIMER_Disable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void Chip_TIMER_Disable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *&#160;</td>
          <td class="paramname"><em>pTMR</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Disables the timer (stops count) </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pTMR</td><td>: The base address of the TIMER peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Disables the timer to stop counting. </dd></dl>

</div>
</div>
<a id="gaf9b28e71ab0ba11395a53eec3cdd07ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9b28e71ab0ba11395a53eec3cdd07ad">&#9670;&nbsp;</a></span>Chip_TIMER_ReadCount()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t Chip_TIMER_ReadCount </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *&#160;</td>
          <td class="paramname"><em>pTMR</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Returns the current timer count </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pTMR</td><td>: The base address of the TIMER peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Current timer terminal count value </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Returns the current timer terminal count. </dd></dl>

</div>
</div>
<a id="ga3ec8013c180c825eebc79fa80a677e88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ec8013c180c825eebc79fa80a677e88">&#9670;&nbsp;</a></span>Chip_TIMER_ReadPrescale()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t Chip_TIMER_ReadPrescale </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *&#160;</td>
          <td class="paramname"><em>pTMR</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Returns the current prescale count </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pTMR</td><td>: The base address of the TIMER peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Current timer prescale count value </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Returns the current prescale count. </dd></dl>

</div>
</div>
<a id="ga4db286fc945ec698a852bb3ea848c642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4db286fc945ec698a852bb3ea848c642">&#9670;&nbsp;</a></span>Chip_TIMER_PrescaleSet()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void Chip_TIMER_PrescaleSet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *&#160;</td>
          <td class="paramname"><em>pTMR</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>prescale</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Sets the prescaler value </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pTMR</td><td>: The base address of the TIMER peripheral on the chip </td></tr>
    <tr><td class="paramname">prescale</td><td>: Prescale value to set the prescale register to </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Sets the prescale count value. </dd></dl>

</div>
</div>
<a id="ga22ecf91efa03a9aa8e22702bd161acb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22ecf91efa03a9aa8e22702bd161acb2">&#9670;&nbsp;</a></span>Chip_TIMER_SetMatch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void Chip_TIMER_SetMatch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *&#160;</td>
          <td class="paramname"><em>pTMR</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8_t&#160;</td>
          <td class="paramname"><em>matchnum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>matchval</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Sets a timer match value </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pTMR</td><td>: The base address of the TIMER peripheral on the chip </td></tr>
    <tr><td class="paramname">matchnum</td><td>: Match timer to set match count for </td></tr>
    <tr><td class="paramname">matchval</td><td>: Match value for the selected match count </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Sets one of the timer match values. </dd></dl>

</div>
</div>
<a id="ga3e042292785d3cdf09a758f03fae08c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e042292785d3cdf09a758f03fae08c3">&#9670;&nbsp;</a></span>Chip_TIMER_Reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_TIMER_Reset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *&#160;</td>
          <td class="paramname"><em>pTMR</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Resets the timer terminal and prescale counts to 0 </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pTMR</td><td>: The base address of the TIMER peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf593644a25074688d42055f220fb3674"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf593644a25074688d42055f220fb3674">&#9670;&nbsp;</a></span>Chip_TIMER_MatchEnableInt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void Chip_TIMER_MatchEnableInt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *&#160;</td>
          <td class="paramname"><em>pTMR</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8_t&#160;</td>
          <td class="paramname"><em>matchnum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Enables a match interrupt that fires when the terminal count matches the match counter value. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pTMR</td><td>: The base address of the TIMER peripheral on the chip </td></tr>
    <tr><td class="paramname">matchnum</td><td>: Match timer, 0 to 3 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gabe1a1a93a620e7a6d0a6d749d6fcf448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe1a1a93a620e7a6d0a6d749d6fcf448">&#9670;&nbsp;</a></span>Chip_TIMER_MatchDisableInt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void Chip_TIMER_MatchDisableInt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *&#160;</td>
          <td class="paramname"><em>pTMR</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8_t&#160;</td>
          <td class="paramname"><em>matchnum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Disables a match interrupt for a match counter. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pTMR</td><td>: The base address of the TIMER peripheral on the chip </td></tr>
    <tr><td class="paramname">matchnum</td><td>: Match timer, 0 to 3 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaecafea4717a142394c33688c924e5f5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecafea4717a142394c33688c924e5f5d">&#9670;&nbsp;</a></span>Chip_TIMER_ResetOnMatchEnable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void Chip_TIMER_ResetOnMatchEnable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *&#160;</td>
          <td class="paramname"><em>pTMR</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8_t&#160;</td>
          <td class="paramname"><em>matchnum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>For the specific match counter, enables reset of the terminal count register when a match occurs </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pTMR</td><td>: The base address of the TIMER peripheral on the chip </td></tr>
    <tr><td class="paramname">matchnum</td><td>: Match timer, 0 to 3 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga84d84a1ec6cf22a21e0f12cd0b56cb83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84d84a1ec6cf22a21e0f12cd0b56cb83">&#9670;&nbsp;</a></span>Chip_TIMER_ResetOnMatchDisable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void Chip_TIMER_ResetOnMatchDisable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *&#160;</td>
          <td class="paramname"><em>pTMR</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8_t&#160;</td>
          <td class="paramname"><em>matchnum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>For the specific match counter, disables reset of the terminal count register when a match occurs </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pTMR</td><td>: The base address of the TIMER peripheral on the chip </td></tr>
    <tr><td class="paramname">matchnum</td><td>: Match timer, 0 to 3 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9a84ab532f9fe20352c04e0de462b430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a84ab532f9fe20352c04e0de462b430">&#9670;&nbsp;</a></span>Chip_TIMER_StopOnMatchEnable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void Chip_TIMER_StopOnMatchEnable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *&#160;</td>
          <td class="paramname"><em>pTMR</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8_t&#160;</td>
          <td class="paramname"><em>matchnum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Enable a match timer to stop the terminal count when a match count equals the terminal count. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pTMR</td><td>: The base address of the TIMER peripheral on the chip </td></tr>
    <tr><td class="paramname">matchnum</td><td>: Match timer, 0 to 3 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga76db0bd9c256fa29506290554f72d74a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76db0bd9c256fa29506290554f72d74a">&#9670;&nbsp;</a></span>Chip_TIMER_StopOnMatchDisable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void Chip_TIMER_StopOnMatchDisable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *&#160;</td>
          <td class="paramname"><em>pTMR</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8_t&#160;</td>
          <td class="paramname"><em>matchnum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Disable stop on match for a match timer. Disables a match timer to stop the terminal count when a match count equals the terminal count. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pTMR</td><td>: The base address of the TIMER peripheral on the chip </td></tr>
    <tr><td class="paramname">matchnum</td><td>: Match timer, 0 to 3 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga31e5e9a09ea05fbaa2c548d47fe93646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31e5e9a09ea05fbaa2c548d47fe93646">&#9670;&nbsp;</a></span>Chip_TIMER_ExtMatchControlSet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_TIMER_ExtMatchControlSet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *&#160;</td>
          <td class="paramname"><em>pTMR</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8_t&#160;</td>
          <td class="paramname"><em>initial_state</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="a00462.html#ga37bff84e8ff6aeda06f159e0229426d3">TIMER_PIN_MATCH_STATE_T</a>&#160;</td>
          <td class="paramname"><em>matchState</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int8_t&#160;</td>
          <td class="paramname"><em>matchnum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets external match control (MATn.matchnum) pin control. For the pin selected with matchnum, sets the function of the pin that occurs on a terminal count match for the match count. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pTMR</td><td>: The base address of the TIMER peripheral on the chip </td></tr>
    <tr><td class="paramname">initial_state</td><td>: Initial state of the pin, high(1) or low(0) </td></tr>
    <tr><td class="paramname">matchState</td><td>: Selects the match state for the pin </td></tr>
    <tr><td class="paramname">matchnum</td><td>: MATn.matchnum signal to use. 0: Ext match 0, 1: Ext match 1 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>For the pin selected with matchnum, sets the function of the pin that occurs a terminal count match for the match count. PWM functionality must be disabled for the corresponding external pin, see <a class="el" href="a00462.html#ga2f02b0778ba2c1f291c468ea031b9b44">Chip_TIMER_SetMatchOutputMode</a>. </dd></dl>

</div>
</div>
<a id="ga2f02b0778ba2c1f291c468ea031b9b44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f02b0778ba2c1f291c468ea031b9b44">&#9670;&nbsp;</a></span>Chip_TIMER_SetMatchOutputMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_TIMER_SetMatchOutputMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *&#160;</td>
          <td class="paramname"><em>pTMR</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>matchnum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="a00462.html#gae4c738a24eada6de48deb7cf5f52f1df">NSS_TIMER_MATCH_OUTPUT_MODE_T</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets PWM mode of external match pin. Each of the two external match outputs (xxxx_MAT[0,1] or xxxx_MAT[0,1]) can be independently set to perform either as PWM output or as match output whose function is controlled by the External Match Register <a class="el" href="a00462.html#a6034c7458d8e6030f6dacecf0f1a3a89">EMR</a>. If PWM function is disabled, the function of the pin will be controlled by the timer external match control. See detailed description and example above for details. In the user manual, this function sets the PWM control register <a class="el" href="a00462.html#adbd347f8d6dc44759a73d377c706d6f8">PWMC</a>. To drive the output pins, <a class="el" href="a00456.html">iocon: IO Configuration driver</a> has to be configured to CT16/CT32 function. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pTMR</td><td>: The base address of the TIMER peripheral on the chip. </td></tr>
    <tr><td class="paramname">matchnum</td><td>: 0: xxxx_MAT0, 1: xxxx_MAT1 </td></tr>
    <tr><td class="paramname">mode</td><td>: The output mode to be set, see <a class="el" href="a00462.html#gae4c738a24eada6de48deb7cf5f52f1df">NSS_TIMER_MATCH_OUTPUT_MODE_T</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga069b271c8902f03a4662246c35ee0497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga069b271c8902f03a4662246c35ee0497">&#9670;&nbsp;</a></span>Chip_TIMER_GetMatchOutputMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a00462.html#gae4c738a24eada6de48deb7cf5f52f1df">NSS_TIMER_MATCH_OUTPUT_MODE_T</a> Chip_TIMER_GetMatchOutputMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00462.html#a00678">NSS_TIMER_T</a> *&#160;</td>
          <td class="paramname"><em>pTMR</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>matchnum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get external match output mode. This returns status of PWM control registers. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pTMR</td><td>: The base address of the TIMER peripheral on the chip </td></tr>
    <tr><td class="paramname">matchnum</td><td>: 0: xxxxx_MAT0, 1: xxxxx_MAT1 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Current external match output mode </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Oct 20 2020 08:24:34 for NHS31xx SW API by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
