Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <CTRL_9P6_50MHZ_VHDL> (Architecture <Behavioral>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Architecture behavioral of Entity ctrl_9p6_50mhz_vhdl is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   n_COUNT, ERROR_QUIT.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:737 - Found 20-bit latch for signal <COUNT>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <BIT_VALUE>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_OK>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
WARNING:Xst:737 - Found 20-bit latch for signal <n_COUNT>.
WARNING:Xst:736 - Found 20-bit latch for signal <$n0070> created at line 225.
    Found 20-bit adder for signal <$n0069> created at line 244.
    Found 20-bit comparator greatequal for signal <$n0089> created at line 356.
    Found 20-bit comparator greatequal for signal <$n0091> created at line 392.
    Found 20-bit comparator greatequal for signal <$n0093> created at line 428.
    Found 20-bit comparator greatequal for signal <$n0095> created at line 464.
    Found 20-bit comparator greatequal for signal <$n0097> created at line 500.
    Found 20-bit comparator greatequal for signal <$n0099> created at line 536.
    Found 20-bit comparator greatequal for signal <$n0101> created at line 572.
    Found 20-bit comparator greatequal for signal <$n0103> created at line 608.
    Found 20-bit comparator greatequal for signal <$n0105> created at line 644.
    Found 20-bit comparator greatequal for signal <$n0144> created at line 189.
    Found 20-bit comparator greatequal for signal <$n0145> created at line 261.
    Found 20-bit comparator greatequal for signal <$n0146> created at line 680.
    Found 20-bit comparator greatequal for signal <$n0147> created at line 752.
    Found 20-bit comparator greatequal for signal <$n0148> created at line 824.
    Found 20-bit register for signal <COUNT>.
    Found 20-bit register for signal <COUNT_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Found 20 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  14 Comparator(s).
	inferred  20 Multiplexer(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 20-bit adder                      : 1
# Registers                        : 5
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Latches                          : 15
 1-bit latch                       : 12
 20-bit latch                      : 3
# Comparators                      : 14
 20-bit comparator greatequal      : 14
# Multiplexers                     : 1
 20-bit 2-to-1 multiplexer         : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <_n0070_16> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_19> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_18> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_0> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_1> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_2> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_3> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_4> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_5> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_6> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_7> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_8> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_9> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_10> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_11> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_12> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_13> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_14> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_15> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_16> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_17> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_17> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_19> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_18> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_0> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_1> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_2> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_3> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_4> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_5> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_6> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_7> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_8> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_9> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_10> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_11> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_12> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_13> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_14> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_15> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.

ERROR:Xst:528 - Multi-source in Unit <ctrl_9p6_50mhz_vhdl> on signal <DISPL2_SV<1>>
Sources are: 
   Output signal of FDE instance <COUNT_17>
   Output signal of FDE instance <COUNT_19>
   Output signal of FDE instance <COUNT_18>
   Output signal of FDE instance <COUNT_0>
   Output signal of FDE instance <COUNT_1>
   Output signal of FDE instance <COUNT_2>
   Output signal of FDE instance <COUNT_3>
   Output signal of FDE instance <COUNT_4>
   Output signal of FDE instance <COUNT_5>
   Output signal of FDE instance <COUNT_6>
   Output signal of FDE instance <COUNT_7>
   Output signal of FDE instance <COUNT_8>
   Output signal of FDE instance <COUNT_9>
   Output signal of FDE instance <COUNT_10>
   Output signal of FDE instance <COUNT_11>
   Output signal of FDE instance <COUNT_12>
   Output signal of FDE instance <COUNT_13>
   Output signal of FDE instance <COUNT_14>
   Output signal of FDE instance <COUNT_15>
   Output signal of FDE instance <COUNT_16>
ERROR:Xst:415 - Synthesis failed
CPU : 2.36 / 3.16 s | Elapsed : 3.00 / 3.00 s
 
--> 

Total memory usage is 57320 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_9P6_50MHZ.gfl
deleting __projnav/CTRL_9P6_50MHZ_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <CTRL_9P6_50MHZ_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <Behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   n_COUNT, ERROR_QUIT.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:737 - Found 20-bit latch for signal <COUNT>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <BIT_VALUE>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_OK>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
WARNING:Xst:737 - Found 20-bit latch for signal <n_COUNT>.
WARNING:Xst:736 - Found 20-bit latch for signal <$n0070> created at line 225.
    Found 20-bit adder for signal <$n0069> created at line 244.
    Found 20-bit comparator greatequal for signal <$n0089> created at line 356.
    Found 20-bit comparator greatequal for signal <$n0091> created at line 392.
    Found 20-bit comparator greatequal for signal <$n0093> created at line 428.
    Found 20-bit comparator greatequal for signal <$n0095> created at line 464.
    Found 20-bit comparator greatequal for signal <$n0097> created at line 500.
    Found 20-bit comparator greatequal for signal <$n0099> created at line 536.
    Found 20-bit comparator greatequal for signal <$n0101> created at line 572.
    Found 20-bit comparator greatequal for signal <$n0103> created at line 608.
    Found 20-bit comparator greatequal for signal <$n0105> created at line 644.
    Found 20-bit comparator greatequal for signal <$n0144> created at line 189.
    Found 20-bit comparator greatequal for signal <$n0145> created at line 261.
    Found 20-bit comparator greatequal for signal <$n0146> created at line 680.
    Found 20-bit comparator greatequal for signal <$n0147> created at line 752.
    Found 20-bit comparator greatequal for signal <$n0148> created at line 824.
    Found 20-bit register for signal <COUNT>.
    Found 20-bit register for signal <COUNT_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Found 20 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  14 Comparator(s).
	inferred  20 Multiplexer(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 20-bit adder                      : 1
# Registers                        : 5
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Latches                          : 15
 1-bit latch                       : 12
 20-bit latch                      : 3
# Comparators                      : 14
 20-bit comparator greatequal      : 14
# Multiplexers                     : 1
 20-bit 2-to-1 multiplexer         : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <_n0070_16> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_19> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_18> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_0> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_1> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_2> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_3> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_4> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_5> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_6> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_7> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_8> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_9> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_10> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_11> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_12> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_13> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_14> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_15> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_16> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_17> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_17> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_19> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_18> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_0> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_1> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_2> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_3> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_4> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_5> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_6> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_7> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_8> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_9> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_10> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_11> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_12> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_13> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_14> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_15> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.

ERROR:Xst:528 - Multi-source in Unit <ctrl_9p6_50mhz_vhdl> on signal <DISPL2_SV<1>>
Sources are: 
   Output signal of FDE instance <COUNT_17>
   Output signal of FDE instance <COUNT_19>
   Output signal of FDE instance <COUNT_18>
   Output signal of FDE instance <COUNT_0>
   Output signal of FDE instance <COUNT_1>
   Output signal of FDE instance <COUNT_2>
   Output signal of FDE instance <COUNT_3>
   Output signal of FDE instance <COUNT_4>
   Output signal of FDE instance <COUNT_5>
   Output signal of FDE instance <COUNT_6>
   Output signal of FDE instance <COUNT_7>
   Output signal of FDE instance <COUNT_8>
   Output signal of FDE instance <COUNT_9>
   Output signal of FDE instance <COUNT_10>
   Output signal of FDE instance <COUNT_11>
   Output signal of FDE instance <COUNT_12>
   Output signal of FDE instance <COUNT_13>
   Output signal of FDE instance <COUNT_14>
   Output signal of FDE instance <COUNT_15>
   Output signal of FDE instance <COUNT_16>
ERROR:Xst:415 - Synthesis failed
CPU : 2.33 / 3.14 s | Elapsed : 2.00 / 3.00 s
 
--> 

Total memory usage is 57320 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   n_COUNT, ERROR_QUIT.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
    Using one-hot encoding for signal <SV>.
WARNING:Xst:737 - Found 20-bit latch for signal <COUNT>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <BIT_VALUE>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_OK>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
WARNING:Xst:737 - Found 20-bit latch for signal <n_COUNT>.
WARNING:Xst:736 - Found 20-bit latch for signal <$n0070> created at line 225.
    Found 20-bit adder for signal <$n0069> created at line 244.
    Found 20-bit comparator greatequal for signal <$n0090> created at line 356.
    Found 20-bit comparator greatequal for signal <$n0091> created at line 824.
    Found 20-bit comparator greatequal for signal <$n0092> created at line 392.
    Found 20-bit comparator greatequal for signal <$n0093> created at line 428.
    Found 20-bit comparator greatequal for signal <$n0094> created at line 464.
    Found 20-bit comparator greatequal for signal <$n0095> created at line 500.
    Found 20-bit comparator greatequal for signal <$n0096> created at line 536.
    Found 20-bit comparator greatequal for signal <$n0097> created at line 572.
    Found 20-bit comparator greatequal for signal <$n0098> created at line 608.
    Found 20-bit comparator greatequal for signal <$n0099> created at line 644.
    Found 20-bit comparator greatequal for signal <$n0100> created at line 189.
    Found 20-bit comparator greatequal for signal <$n0101> created at line 261.
    Found 20-bit comparator greatequal for signal <$n0102> created at line 680.
    Found 20-bit comparator greatequal for signal <$n0103> created at line 752.
    Found 20-bit register for signal <COUNT>.
    Found 20-bit register for signal <COUNT_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 20-bit register for signal <SV>.
    Found 20-bit register for signal <SV_M>.
    Found 20 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  14 Comparator(s).
	inferred  20 Multiplexer(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 20-bit adder                      : 1
# Registers                        : 5
 20-bit register                   : 4
 1-bit register                    : 1
# Latches                          : 15
 1-bit latch                       : 12
 20-bit latch                      : 3
# Comparators                      : 14
 20-bit comparator greatequal      : 14
# Multiplexers                     : 1
 20-bit 2-to-1 multiplexer         : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <_n0070_16> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_19> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_18> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_0> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_1> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_2> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_3> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_4> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_5> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_6> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_7> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_8> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_9> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_10> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_11> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_12> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_13> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_14> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_15> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_16> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_17> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_17> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_19> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_18> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_0> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_1> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_2> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_3> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_4> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_5> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_6> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_7> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_8> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_9> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_10> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_11> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_12> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_13> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_14> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0070_15> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.

ERROR:Xst:528 - Multi-source in Unit <ctrl_9p6_50mhz_vhdl> on signal <COUNT<17>>
Sources are: 
   Output signal of FDE instance <COUNT_17>
   Output signal of FDE instance <COUNT_19>
   Output signal of FDE instance <COUNT_18>
   Output signal of FDE instance <COUNT_0>
   Output signal of FDE instance <COUNT_1>
   Output signal of FDE instance <COUNT_2>
   Output signal of FDE instance <COUNT_3>
   Output signal of FDE instance <COUNT_4>
   Output signal of FDE instance <COUNT_5>
   Output signal of FDE instance <COUNT_6>
   Output signal of FDE instance <COUNT_7>
   Output signal of FDE instance <COUNT_8>
   Output signal of FDE instance <COUNT_9>
   Output signal of FDE instance <COUNT_10>
   Output signal of FDE instance <COUNT_11>
   Output signal of FDE instance <COUNT_12>
   Output signal of FDE instance <COUNT_13>
   Output signal of FDE instance <COUNT_14>
   Output signal of FDE instance <COUNT_15>
   Output signal of FDE instance <COUNT_16>
ERROR:Xst:415 - Synthesis failed
CPU : 2.25 / 3.06 s | Elapsed : 2.00 / 3.00 s
 
--> 

Total memory usage is 58408 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:647 - Input <RESET> is never used.
WARNING:Xst:1306 - Output <BIT_VALUE> is never assigned.
WARNING:Xst:1306 - Output <EN_BIT_0> is never assigned.
WARNING:Xst:1306 - Output <EN_BIT_1> is never assigned.
WARNING:Xst:1306 - Output <EN_BIT_2> is never assigned.
WARNING:Xst:1306 - Output <EN_BIT_3> is never assigned.
WARNING:Xst:1306 - Output <EN_BIT_4> is never assigned.
WARNING:Xst:1306 - Output <EN_BIT_5> is never assigned.
WARNING:Xst:1306 - Output <EN_BIT_6> is never assigned.
WARNING:Xst:1306 - Output <EN_BIT_7> is never assigned.
WARNING:Xst:1306 - Output <EN_BIT_8> is never assigned.
WARNING:Xst:647 - Input <ERROR_QUIT> is never used.
WARNING:Xst:1306 - Output <CTRL_ERROR> is never assigned.
WARNING:Xst:647 - Input <IN_NEXT_STATE> is never used.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <BYTE_OK> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:646 - Signal <InAB_S> is assigned but never used.
WARNING:Xst:1780 - Signal <n_SV> is never used or assigned.
WARNING:Xst:646 - Signal <not_CLK> is assigned but never used.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <n_COUNT> is never used or assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <SV> is never used or assigned.
WARNING:Xst:1780 - Signal <COUNT> is never used or assigned.
WARNING:Xst:1780 - Signal <SV_M> is never used or assigned.
WARNING:Xst:1780 - Signal <COUNT_M> is never used or assigned.
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 



=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:1306 - Output <BIT_VALUE> is never assigned.
WARNING:Xst:1306 - Output <EN_BIT_0> is never assigned.
WARNING:Xst:1306 - Output <EN_BIT_1> is never assigned.
WARNING:Xst:1306 - Output <EN_BIT_2> is never assigned.
WARNING:Xst:1306 - Output <EN_BIT_3> is never assigned.
WARNING:Xst:1306 - Output <EN_BIT_4> is never assigned.
WARNING:Xst:1306 - Output <EN_BIT_5> is never assigned.
WARNING:Xst:1306 - Output <EN_BIT_6> is never assigned.
WARNING:Xst:1306 - Output <EN_BIT_7> is never assigned.
WARNING:Xst:1306 - Output <EN_BIT_8> is never assigned.
WARNING:Xst:647 - Input <ERROR_QUIT> is never used.
WARNING:Xst:1306 - Output <CTRL_ERROR> is never assigned.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <BYTE_OK> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:646 - Signal <InAB_S> is assigned but never used.
WARNING:Xst:653 - Signal <n_SV> is used but never assigned. Tied to value 00000.
WARNING:Xst:646 - Signal <not_CLK> is assigned but never used.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:653 - Signal <n_COUNT> is used but never assigned. Tied to value 00000000000000000000.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <SV> is never used or assigned.
WARNING:Xst:1780 - Signal <COUNT> is never used or assigned.
WARNING:Xst:646 - Signal <SV_M> is assigned but never used.
WARNING:Xst:646 - Signal <COUNT_M> is assigned but never used.
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 



=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:1306 - Output <BIT_VALUE> is never assigned.
WARNING:Xst:1306 - Output <EN_BIT_0> is never assigned.
WARNING:Xst:1306 - Output <EN_BIT_1> is never assigned.
WARNING:Xst:1306 - Output <EN_BIT_2> is never assigned.
WARNING:Xst:1306 - Output <EN_BIT_3> is never assigned.
WARNING:Xst:1306 - Output <EN_BIT_4> is never assigned.
WARNING:Xst:1306 - Output <EN_BIT_5> is never assigned.
WARNING:Xst:1306 - Output <EN_BIT_6> is never assigned.
WARNING:Xst:1306 - Output <EN_BIT_7> is never assigned.
WARNING:Xst:1306 - Output <EN_BIT_8> is never assigned.
WARNING:Xst:647 - Input <ERROR_QUIT> is never used.
WARNING:Xst:1306 - Output <CTRL_ERROR> is never assigned.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <BYTE_OK> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:646 - Signal <InAB_S> is assigned but never used.
WARNING:Xst:653 - Signal <n_SV> is used but never assigned. Tied to value 00000.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:653 - Signal <n_COUNT> is used but never assigned. Tied to value 00000000000000000000.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
WARNING:Xst:646 - Signal <SV> is assigned but never used.
WARNING:Xst:646 - Signal <COUNT> is assigned but never used.
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 



=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_0> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_1> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_2> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_3> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_4> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_5> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_6> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_7> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_8> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BIT_VALUE> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_OK> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <CTRL_ERROR> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:647 - Input <ERROR_QUIT> is never used.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:653 - Signal <n_COUNT> is used but never assigned. Tied to value 00000000000000000000.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
WARNING:Xst:646 - Signal <COUNT> is assigned but never used.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <InAB_S>.
    Found 2-bit register for signal <SV>.
    Found 2-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of bonded IOBs:                 12  out of    173     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   n_COUNT.
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_0> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_1> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_2> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_3> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_4> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_5> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_6> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_7> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_8> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BIT_VALUE> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_OK> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <CTRL_ERROR> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <n_COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:647 - Input <ERROR_QUIT> is never used.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
    Using one-hot encoding for signal <SV>.
    Found 2-bit register for signal <COUNT>.
    Found 1-bit register for signal <InAB_S>.
    Found 2-bit register for signal <SV>.
    Found 2-bit register for signal <SV_M>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of bonded IOBs:                 12  out of    173     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   n_COUNT.
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_0> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_1> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_2> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_3> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_4> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_5> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_6> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_7> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_8> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BIT_VALUE> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_OK> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <CTRL_ERROR> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <n_COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:647 - Input <ERROR_QUIT> is never used.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
    Using one-hot encoding for signal <SV>.
    Found 2-bit register for signal <COUNT>.
    Found 1-bit register for signal <InAB_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of bonded IOBs:                 12  out of    173     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   n_COUNT.
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_0> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_1> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_2> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_3> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_4> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_5> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_6> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_7> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_8> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BIT_VALUE> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_OK> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <CTRL_ERROR> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <n_COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:647 - Input <ERROR_QUIT> is never used.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
    Using one-hot encoding for signal <SV>.
    Found 2-bit register for signal <COUNT>.
    Found 1-bit register for signal <InAB_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of bonded IOBs:                 12  out of    173     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   n_COUNT.
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_0> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_1> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_2> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_3> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_4> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_5> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_6> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_7> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_8> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BIT_VALUE> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_OK> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <n_COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:647 - Input <ERROR_QUIT> is never used.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
    Using one-hot encoding for signal <SV>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
    Found 2-bit register for signal <COUNT>.
    Found 1-bit register for signal <InAB_S>.
    Found 7-bit register for signal <SV>.
    Found 7-bit register for signal <SV_M>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 3
 1-bit register                    : 1
 7-bit register                    : 2
# Latches                          : 1
 1-bit latch                       : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV_M>.
WARNING:Xst:1710 - FF/Latch  <CTRL_ERROR> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_M_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_6> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_5> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_6> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_5> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_3> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <InAB_S> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_2> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_2> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_3> is unconnected in block <ctrl_9p6_50mhz_vhdl>.

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of bonded IOBs:                 12  out of    173     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   n_COUNT.
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_0> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_1> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_2> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_3> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_4> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_5> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_6> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_7> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_8> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BIT_VALUE> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_OK> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <n_COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:647 - Input <ERROR_QUIT> is never used.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
    Using one-hot encoding for signal <SV>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
    Found 2-bit register for signal <COUNT>.
    Found 1-bit register for signal <InAB_S>.
    Found 7-bit register for signal <SV>.
    Found 7-bit register for signal <SV_M>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 3
 1-bit register                    : 1
 7-bit register                    : 2
# Latches                          : 1
 1-bit latch                       : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <5> is unconnected in block <SV_M>.
WARNING:Xst:1710 - FF/Latch  <CTRL_ERROR> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_M_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_6> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_5> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_6> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_5> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_3> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <InAB_S> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_2> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_2> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_3> is unconnected in block <ctrl_9p6_50mhz_vhdl>.

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of bonded IOBs:                 12  out of    173     6%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   n_COUNT, ERROR_QUIT.
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_0> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_1> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_2> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_3> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_4> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_5> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_6> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_7> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_8> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BIT_VALUE> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_OK> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <n_COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
    Using one-hot encoding for signal <SV>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
    Found 2-bit register for signal <COUNT>.
    Found 1-bit register for signal <InAB_S>.
    Found 7-bit register for signal <SV>.
    Found 7-bit register for signal <SV_M>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 3
 1-bit register                    : 1
 7-bit register                    : 2
# Latches                          : 1
 1-bit latch                       : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV>.
WARNING:Xst:1293 - FF/Latch  <SV_M_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_6> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_6> is unconnected in block <ctrl_9p6_50mhz_vhdl>.

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                       7  out of   1920     0%  
 Number of Slice Flip Flops:            12  out of   3840     0%  
 Number of 4 input LUTs:                11  out of   3840     0%  
 Number of bonded IOBs:                 16  out of    173     9%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
_n0029(_n0029:O)                   | NONE(*)(CTRL_ERROR)    | 1     |
CLK_IO                             | BUFGP                  | 1     |
CLK                                | BUFGP                  | 10    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.258ns (Maximum Frequency: 190.186MHz)
   Minimum input arrival time before clock: 3.630ns
   Maximum output required time after clock: 5.031ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   n_COUNT, ERROR_QUIT.
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_1> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_2> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_3> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_4> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_5> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_6> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_7> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_8> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_OK> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <n_COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_0> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BIT_VALUE> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
    Using one-hot encoding for signal <SV>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
    Found 2-bit register for signal <COUNT>.
    Found 1-bit register for signal <InAB_S>.
    Found 7-bit register for signal <SV>.
    Found 7-bit register for signal <SV_M>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 3
 1-bit register                    : 1
 7-bit register                    : 2
# Latches                          : 1
 1-bit latch                       : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV_M>.
WARNING:Xst:1293 - FF/Latch  <SV_M_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_6> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_2> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_3> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_6> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_2> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_3> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <InAB_S> is unconnected in block <ctrl_9p6_50mhz_vhdl>.

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                       2  out of   1920     0%  
 Number of Slice Flip Flops:             3  out of   3840     0%  
 Number of 4 input LUTs:                 3  out of   3840     0%  
 Number of bonded IOBs:                 15  out of    173     8%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 2     |
_n0026(_n00261:O)                  | NONE(*)(CTRL_ERROR)    | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.492ns (Maximum Frequency: 286.369MHz)
   Minimum input arrival time before clock: 2.799ns
   Maximum output required time after clock: 5.031ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   n_COUNT, ERROR_QUIT.
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_2> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_3> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_4> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_5> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_6> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_7> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_8> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_OK> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <n_COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_0> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_1> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BIT_VALUE> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
    Using one-hot encoding for signal <SV>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
    Found 2-bit register for signal <COUNT>.
    Found 1-bit register for signal <InAB_S>.
    Found 8-bit register for signal <SV>.
    Found 8-bit register for signal <SV_M>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 3
 1-bit register                    : 1
 8-bit register                    : 2
# Latches                          : 1
 1-bit latch                       : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <7> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <7> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV>.
WARNING:Xst:1293 - FF/Latch  <SV_M_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_7> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_6> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_2> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_3> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_7> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_6> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_2> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_3> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <InAB_S> is unconnected in block <ctrl_9p6_50mhz_vhdl>.

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                       2  out of   1920     0%  
 Number of Slice Flip Flops:             3  out of   3840     0%  
 Number of 4 input LUTs:                 3  out of   3840     0%  
 Number of bonded IOBs:                 15  out of    173     8%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
_n0029(_n00291:O)                  | NONE(*)(CTRL_ERROR)    | 1     |
CLK                                | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.492ns (Maximum Frequency: 286.369MHz)
   Minimum input arrival time before clock: 2.799ns
   Maximum output required time after clock: 5.031ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   n_COUNT, ERROR_QUIT.
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_3> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_4> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_5> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_6> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_7> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_8> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_OK> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <n_COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_0> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_1> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_2> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BIT_VALUE> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
    Using one-hot encoding for signal <SV>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
    Found 2-bit register for signal <COUNT>.
    Found 1-bit register for signal <InAB_S>.
    Found 9-bit register for signal <SV>.
    Found 9-bit register for signal <SV_M>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 3
 1-bit register                    : 1
 9-bit register                    : 2
# Latches                          : 1
 1-bit latch                       : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <8> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <7> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <8> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <7> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV>.
WARNING:Xst:1293 - FF/Latch  <SV_M_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_6> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_6> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_8> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_7> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_2> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_3> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_8> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_7> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_2> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_3> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <InAB_S> is unconnected in block <ctrl_9p6_50mhz_vhdl>.

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                       2  out of   1920     0%  
 Number of Slice Flip Flops:             3  out of   3840     0%  
 Number of 4 input LUTs:                 3  out of   3840     0%  
 Number of bonded IOBs:                 15  out of    173     8%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 2     |
_n0032(_n00321:O)                  | NONE(*)(CTRL_ERROR)    | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.492ns (Maximum Frequency: 286.369MHz)
   Minimum input arrival time before clock: 2.799ns
   Maximum output required time after clock: 5.031ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   n_COUNT, ERROR_QUIT.
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_4> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_5> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_6> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_7> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_8> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_OK> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <n_COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_0> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_1> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_2> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_3> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BIT_VALUE> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
    Using one-hot encoding for signal <SV>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
    Found 2-bit register for signal <COUNT>.
    Found 1-bit register for signal <InAB_S>.
    Found 10-bit register for signal <SV>.
    Found 10-bit register for signal <SV_M>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 3
 1-bit register                    : 1
 10-bit register                   : 2
# Latches                          : 1
 1-bit latch                       : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <9> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <8> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <7> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <9> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <8> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <7> is unconnected in block <SV>.
WARNING:Xst:1293 - FF/Latch  <SV_M_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_7> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_7> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_9> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_8> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_2> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_3> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_6> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_9> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_8> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_2> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_3> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_6> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <InAB_S> is unconnected in block <ctrl_9p6_50mhz_vhdl>.

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                       2  out of   1920     0%  
 Number of Slice Flip Flops:             3  out of   3840     0%  
 Number of 4 input LUTs:                 3  out of   3840     0%  
 Number of bonded IOBs:                 15  out of    173     8%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
_n0035(_n00351:O)                  | NONE(*)(CTRL_ERROR)    | 1     |
CLK                                | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.492ns (Maximum Frequency: 286.369MHz)
   Minimum input arrival time before clock: 2.799ns
   Maximum output required time after clock: 5.031ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   n_COUNT, ERROR_QUIT.
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_5> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_6> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_7> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_8> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_OK> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <n_COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_0> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_1> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_2> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_3> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_4> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BIT_VALUE> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
    Using one-hot encoding for signal <SV>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
    Found 2-bit register for signal <COUNT>.
    Found 1-bit register for signal <InAB_S>.
    Found 11-bit register for signal <SV>.
    Found 11-bit register for signal <SV_M>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 3
 1-bit register                    : 1
 11-bit register                   : 2
# Latches                          : 1
 1-bit latch                       : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <10> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <9> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <7> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <8> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <10> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <9> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <7> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <8> is unconnected in block <SV>.
WARNING:Xst:1293 - FF/Latch  <SV_M_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_8> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_8> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_10> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_9> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_2> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_3> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_6> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_7> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_10> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_9> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_2> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_3> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_6> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_7> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <InAB_S> is unconnected in block <ctrl_9p6_50mhz_vhdl>.

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                       2  out of   1920     0%  
 Number of Slice Flip Flops:             3  out of   3840     0%  
 Number of 4 input LUTs:                 3  out of   3840     0%  
 Number of bonded IOBs:                 15  out of    173     8%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
_n0038(_n00381:O)                  | NONE(*)(CTRL_ERROR)    | 1     |
CLK                                | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.492ns (Maximum Frequency: 286.369MHz)
   Minimum input arrival time before clock: 2.799ns
   Maximum output required time after clock: 5.031ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   n_COUNT, ERROR_QUIT.
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_6> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_7> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_8> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_OK> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <n_COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_0> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_1> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_2> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_3> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_4> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_5> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BIT_VALUE> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
    Using one-hot encoding for signal <SV>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
    Found 2-bit register for signal <COUNT>.
    Found 1-bit register for signal <InAB_S>.
    Found 12-bit register for signal <SV>.
    Found 12-bit register for signal <SV_M>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 3
 1-bit register                    : 1
 12-bit register                   : 2
# Latches                          : 1
 1-bit latch                       : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <11> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <10> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <7> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <8> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <9> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <11> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <10> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <7> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <8> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <9> is unconnected in block <SV>.
WARNING:Xst:1293 - FF/Latch  <SV_M_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_9> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_9> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_11> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_10> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_2> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_3> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_6> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_7> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_8> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_11> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_10> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_2> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_3> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_6> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_7> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_8> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <InAB_S> is unconnected in block <ctrl_9p6_50mhz_vhdl>.

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                       2  out of   1920     0%  
 Number of Slice Flip Flops:             3  out of   3840     0%  
 Number of 4 input LUTs:                 3  out of   3840     0%  
 Number of bonded IOBs:                 15  out of    173     8%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 2     |
_n0041(_n00411:O)                  | NONE(*)(CTRL_ERROR)    | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.492ns (Maximum Frequency: 286.369MHz)
   Minimum input arrival time before clock: 2.799ns
   Maximum output required time after clock: 5.031ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   n_COUNT, ERROR_QUIT.
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_7> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_8> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_OK> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <n_COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_0> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_1> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_2> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_3> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_4> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_5> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_6> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BIT_VALUE> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
    Using one-hot encoding for signal <SV>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
    Found 2-bit register for signal <COUNT>.
    Found 1-bit register for signal <InAB_S>.
    Found 13-bit register for signal <SV>.
    Found 13-bit register for signal <SV_M>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 3
 1-bit register                    : 1
 13-bit register                   : 2
# Latches                          : 1
 1-bit latch                       : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <12> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <11> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <7> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <8> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <9> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <10> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <12> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <11> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <7> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <8> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <9> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <10> is unconnected in block <SV_M>.
WARNING:Xst:1293 - FF/Latch  <SV_M_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_10> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_10> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_12> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_11> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_2> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_3> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_6> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_7> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_8> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_9> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_12> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_11> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_2> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_3> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_6> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_7> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_8> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_9> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <InAB_S> is unconnected in block <ctrl_9p6_50mhz_vhdl>.

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                       2  out of   1920     0%  
 Number of Slice Flip Flops:             3  out of   3840     0%  
 Number of 4 input LUTs:                 3  out of   3840     0%  
 Number of bonded IOBs:                 15  out of    173     8%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 2     |
_n0044(_n00441:O)                  | NONE(*)(CTRL_ERROR)    | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.492ns (Maximum Frequency: 286.369MHz)
   Minimum input arrival time before clock: 2.799ns
   Maximum output required time after clock: 5.031ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   n_COUNT, ERROR_QUIT.
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_8> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_OK> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <n_COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_0> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_1> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_2> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_3> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_4> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_5> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_6> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_7> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BIT_VALUE> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
    Using one-hot encoding for signal <SV>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
    Found 2-bit register for signal <COUNT>.
    Found 1-bit register for signal <InAB_S>.
    Found 14-bit register for signal <SV>.
    Found 14-bit register for signal <SV_M>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 3
 1-bit register                    : 1
 14-bit register                   : 2
# Latches                          : 1
 1-bit latch                       : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <13> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <12> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <7> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <8> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <9> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <10> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <11> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <13> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <12> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <7> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <8> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <9> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <10> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <11> is unconnected in block <SV_M>.
WARNING:Xst:1293 - FF/Latch  <SV_M_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_11> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_11> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_13> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_12> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_2> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_3> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_6> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_7> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_8> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_9> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_10> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_13> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_12> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_2> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_3> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_6> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_7> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_8> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_9> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_10> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <InAB_S> is unconnected in block <ctrl_9p6_50mhz_vhdl>.

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                       2  out of   1920     0%  
 Number of Slice Flip Flops:             3  out of   3840     0%  
 Number of 4 input LUTs:                 3  out of   3840     0%  
 Number of bonded IOBs:                 15  out of    173     8%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 2     |
_n0047(_n00471:O)                  | NONE(*)(CTRL_ERROR)    | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.492ns (Maximum Frequency: 286.369MHz)
   Minimum input arrival time before clock: 2.799ns
   Maximum output required time after clock: 5.031ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   n_COUNT, ERROR_QUIT.
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_OK> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <n_COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_0> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_1> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_2> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_3> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_4> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_5> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_6> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_7> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_8> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BIT_VALUE> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
    Using one-hot encoding for signal <SV>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
    Found 2-bit register for signal <COUNT>.
    Found 1-bit register for signal <InAB_S>.
    Found 15-bit register for signal <SV>.
    Found 15-bit register for signal <SV_M>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 3
 1-bit register                    : 1
 15-bit register                   : 2
# Latches                          : 1
 1-bit latch                       : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <14> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <13> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <7> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <8> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <9> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <10> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <11> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <12> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <14> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <13> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <7> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <8> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <9> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <10> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <11> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <12> is unconnected in block <SV>.
WARNING:Xst:1293 - FF/Latch  <SV_M_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_12> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_12> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_14> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_13> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_2> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_3> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_6> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_7> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_8> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_9> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_10> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_11> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_14> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_13> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_2> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_3> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_6> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_7> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_8> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_9> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_10> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_11> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <InAB_S> is unconnected in block <ctrl_9p6_50mhz_vhdl>.

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                       2  out of   1920     0%  
 Number of Slice Flip Flops:             3  out of   3840     0%  
 Number of 4 input LUTs:                 3  out of   3840     0%  
 Number of bonded IOBs:                 15  out of    173     8%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
_n0050(_n00501:O)                  | NONE(*)(CTRL_ERROR)    | 1     |
CLK                                | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.492ns (Maximum Frequency: 286.369MHz)
   Minimum input arrival time before clock: 2.799ns
   Maximum output required time after clock: 5.031ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   n_COUNT, ERROR_QUIT.
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_OK> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <n_COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_0> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_1> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_2> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_3> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_4> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_5> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_6> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_7> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <EN_BIT_8> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BIT_VALUE> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
    Using one-hot encoding for signal <SV>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
    Found 2-bit register for signal <COUNT>.
    Found 1-bit register for signal <InAB_S>.
    Found 16-bit register for signal <SV>.
    Found 16-bit register for signal <SV_M>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 3
 1-bit register                    : 1
 16-bit register                   : 2
# Latches                          : 1
 1-bit latch                       : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <15> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <14> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <7> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <8> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <9> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <10> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <11> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <12> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <13> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <15> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <14> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <7> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <8> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <9> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <10> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <11> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <12> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <13> is unconnected in block <SV>.
WARNING:Xst:1293 - FF/Latch  <SV_M_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_13> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_13> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_15> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_14> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_2> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_3> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_6> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_7> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_8> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_9> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_10> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_11> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_12> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_15> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_14> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_2> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_3> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_6> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_7> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_8> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_9> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_10> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_11> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_12> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <InAB_S> is unconnected in block <ctrl_9p6_50mhz_vhdl>.

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                       2  out of   1920     0%  
 Number of Slice Flip Flops:             3  out of   3840     0%  
 Number of 4 input LUTs:                 3  out of   3840     0%  
 Number of bonded IOBs:                 15  out of    173     8%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
_n0051(_n00511:O)                  | NONE(*)(CTRL_ERROR)    | 1     |
CLK                                | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.492ns (Maximum Frequency: 286.369MHz)
   Minimum input arrival time before clock: 2.799ns
   Maximum output required time after clock: 5.031ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   n_COUNT, ERROR_QUIT.
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <n_COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
    Using one-hot encoding for signal <SV>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_OK>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
    Found 2-bit register for signal <COUNT>.
    Found 2-bit register for signal <COUNT_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 18-bit register for signal <SV>.
    Found 18-bit register for signal <SV_M>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 3
 1-bit register                    : 1
 18-bit register                   : 2
# Latches                          : 3
 1-bit latch                       : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <17> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <17> is unconnected in block <SV_M>.
WARNING:Xst:1710 - FF/Latch  <BYTE_OK> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <EN_BIT_0> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_M_16> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_M_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_16> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_17> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_17> is unconnected in block <ctrl_9p6_50mhz_vhdl>.

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      19  out of   1920     0%  
 Number of Slice Flip Flops:            32  out of   3840     0%  
 Number of 4 input LUTs:                18  out of   3840     0%  
 Number of bonded IOBs:                 16  out of    173     9%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
_n0062(_n006259:O)                 | NONE(*)(CTRL_ERROR)    | 1     |
CLK                                | BUFGP                  | 30    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.312ns (Maximum Frequency: 158.428MHz)
   Minimum input arrival time before clock: 3.630ns
   Maximum output required time after clock: 5.031ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   n_COUNT, ERROR_QUIT.
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <n_COUNT> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
    Using one-hot encoding for signal <SV>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_OK>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
    Found 2-bit register for signal <COUNT>.
    Found 2-bit register for signal <COUNT_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 18-bit register for signal <SV>.
    Found 18-bit register for signal <SV_M>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 3
 1-bit register                    : 1
 18-bit register                   : 2
# Latches                          : 3
 1-bit latch                       : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <17> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <7> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <8> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <9> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <10> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <11> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <12> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <13> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <14> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <15> is unconnected in block <SV>.
WARNING:Xst:1291 - FF/Latch <17> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <1> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <2> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <3> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <6> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <7> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <8> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <9> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <10> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <11> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <12> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <13> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <14> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <15> is unconnected in block <SV_M>.
WARNING:Xst:1710 - FF/Latch  <BYTE_OK> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <EN_BIT_0> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_M_16> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_M_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_16> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <SV_4> is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_15> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_15> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_17> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_2> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_3> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_6> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_7> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_8> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_9> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_10> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_11> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_12> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_13> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_14> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_17> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_0> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_1> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_2> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_3> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_6> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_7> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_8> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_9> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_10> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_11> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_12> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_13> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_14> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <InAB_S> is unconnected in block <ctrl_9p6_50mhz_vhdl>.

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                       2  out of   1920     0%  
 Number of Slice Flip Flops:             3  out of   3840     0%  
 Number of 4 input LUTs:                 3  out of   3840     0%  
 Number of bonded IOBs:                 15  out of    173     8%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 2     |
_n0057(_n00571:O)                  | NONE(*)(CTRL_ERROR)    | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.492ns (Maximum Frequency: 286.369MHz)
   Minimum input arrival time before clock: 2.799ns
   Maximum output required time after clock: 5.031ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   n_COUNT, ERROR_QUIT.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
    Using one-hot encoding for signal <SV>.
WARNING:Xst:737 - Found 20-bit latch for signal <COUNT>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <BIT_VALUE>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_OK>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
WARNING:Xst:737 - Found 20-bit latch for signal <n_COUNT>.
WARNING:Xst:736 - Found 20-bit latch for signal <$n0056> created at line 225.
    Found 20-bit adder for signal <$n0055> created at line 244.
    Found 20-bit comparator greatequal for signal <$n0076> created at line 356.
    Found 20-bit comparator greatequal for signal <$n0077> created at line 392.
    Found 20-bit comparator greatequal for signal <$n0078> created at line 428.
    Found 20-bit comparator greatequal for signal <$n0079> created at line 464.
    Found 20-bit comparator greatequal for signal <$n0080> created at line 500.
    Found 20-bit comparator greatequal for signal <$n0081> created at line 536.
    Found 20-bit comparator greatequal for signal <$n0082> created at line 572.
    Found 20-bit comparator greatequal for signal <$n0083> created at line 608.
    Found 20-bit comparator greatequal for signal <$n0084> created at line 644.
    Found 20-bit comparator greatequal for signal <$n0085> created at line 189.
    Found 20-bit comparator greatequal for signal <$n0086> created at line 261.
    Found 20-bit comparator greatequal for signal <$n0087> created at line 680.
    Found 20-bit comparator greatequal for signal <$n0088> created at line 752.
    Found 20-bit register for signal <COUNT>.
    Found 20-bit register for signal <COUNT_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 20-bit register for signal <SV>.
    Found 20-bit register for signal <SV_M>.
    Found 20 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  13 Comparator(s).
	inferred  20 Multiplexer(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 20-bit adder                      : 1
# Registers                        : 5
 20-bit register                   : 4
 1-bit register                    : 1
# Latches                          : 15
 1-bit latch                       : 12
 20-bit latch                      : 3
# Comparators                      : 13
 20-bit comparator greatequal      : 13
# Multiplexers                     : 1
 20-bit 2-to-1 multiplexer         : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <19> is unconnected in block <SV_M>.
WARNING:Xst:1291 - FF/Latch <19> is unconnected in block <SV>.
WARNING:Xst:1710 - FF/Latch  <_n0056_16> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_19> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_18> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_0> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_1> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_2> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_3> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_4> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_5> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_6> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_7> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_8> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_9> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_10> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_11> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_12> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_13> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_14> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_15> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_16> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <COUNT_ren_17> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0056_17> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0056_19> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0056_18> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0056_0> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0056_1> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0056_2> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0056_3> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0056_4> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0056_5> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0056_6> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0056_7> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0056_8> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0056_9> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0056_10> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0056_11> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0056_12> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0056_13> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0056_14> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1710 - FF/Latch  <_n0056_15> (without init value) is constant in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_19> is unconnected in block <ctrl_9p6_50mhz_vhdl>.
WARNING:Xst:1291 - FF/Latch <SV_M_19> is unconnected in block <ctrl_9p6_50mhz_vhdl>.

ERROR:Xst:528 - Multi-source in Unit <ctrl_9p6_50mhz_vhdl> on signal <COUNT<17>>
Sources are: 
   Output signal of FDE instance <COUNT_17>
   Output signal of FDE instance <COUNT_19>
   Output signal of FDE instance <COUNT_18>
   Output signal of FDE instance <COUNT_0>
   Output signal of FDE instance <COUNT_1>
   Output signal of FDE instance <COUNT_2>
   Output signal of FDE instance <COUNT_3>
   Output signal of FDE instance <COUNT_4>
   Output signal of FDE instance <COUNT_5>
   Output signal of FDE instance <COUNT_6>
   Output signal of FDE instance <COUNT_7>
   Output signal of FDE instance <COUNT_8>
   Output signal of FDE instance <COUNT_9>
   Output signal of FDE instance <COUNT_10>
   Output signal of FDE instance <COUNT_11>
   Output signal of FDE instance <COUNT_12>
   Output signal of FDE instance <COUNT_13>
   Output signal of FDE instance <COUNT_14>
   Output signal of FDE instance <COUNT_15>
   Output signal of FDE instance <COUNT_16>
ERROR:Xst:415 - Synthesis failed
CPU : 2.31 / 3.11 s | Elapsed : 3.00 / 3.00 s
 
--> 

Total memory usage is 58344 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   COUNT, ERROR_QUIT.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
    Using one-hot encoding for signal <SV>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <BIT_VALUE>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_OK>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
WARNING:Xst:737 - Found 20-bit latch for signal <n_COUNT>.
    Found 20-bit adder for signal <$n0068> created at line 244.
    Found 20-bit comparator greatequal for signal <$n0084> created at line 356.
    Found 20-bit comparator greatequal for signal <$n0085> created at line 824.
    Found 20-bit comparator greatequal for signal <$n0086> created at line 392.
    Found 20-bit comparator greatequal for signal <$n0087> created at line 428.
    Found 20-bit comparator greatequal for signal <$n0088> created at line 464.
    Found 20-bit comparator greatequal for signal <$n0089> created at line 500.
    Found 20-bit comparator greatequal for signal <$n0090> created at line 536.
    Found 20-bit comparator greatequal for signal <$n0091> created at line 572.
    Found 20-bit comparator greatequal for signal <$n0092> created at line 608.
    Found 20-bit comparator greatequal for signal <$n0093> created at line 644.
    Found 20-bit comparator greatequal for signal <$n0094> created at line 189.
    Found 20-bit comparator greatequal for signal <$n0095> created at line 261.
    Found 20-bit comparator greatequal for signal <$n0096> created at line 680.
    Found 20-bit comparator greatequal for signal <$n0097> created at line 752.
    Found 20-bit register for signal <COUNT>.
    Found 20-bit register for signal <COUNT_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 20-bit register for signal <SV>.
    Found 20-bit register for signal <SV_M>.
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 20-bit adder                      : 1
# Registers                        : 5
 20-bit register                   : 4
 1-bit register                    : 1
# Latches                          : 13
 1-bit latch                       : 12
 20-bit latch                      : 1
# Comparators                      : 14
 20-bit comparator greatequal      : 14

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 10.
FlipFlop SV_19 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     198  out of   1920    10%  
 Number of Slice Flip Flops:           114  out of   3840     2%  
 Number of 4 input LUTs:               221  out of   3840     5%  
 Number of bonded IOBs:                 16  out of    173     9%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 81    |
CLK_IO                             | BUFGP                  | 1     |
_n0101(_n01011:O)                  | NONE(*)(n_COUNT_3)     | 32    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.715ns (Maximum Frequency: 174.963MHz)
   Minimum input arrival time before clock: 6.017ns
   Maximum output required time after clock: 5.031ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   COUNT, ERROR_QUIT.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_n_SV> is never used or assigned.
WARNING:Xst:1780 - Signal <LONG_STATE_SV> is never used or assigned.
    Using one-hot encoding for signal <SV>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <BIT_VALUE>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_OK>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
WARNING:Xst:737 - Found 20-bit latch for signal <n_COUNT>.
    Found 20-bit adder for signal <$n0068> created at line 244.
    Found 20-bit comparator greatequal for signal <$n0084> created at line 356.
    Found 20-bit comparator greatequal for signal <$n0085> created at line 824.
    Found 20-bit comparator greatequal for signal <$n0086> created at line 392.
    Found 20-bit comparator greatequal for signal <$n0087> created at line 428.
    Found 20-bit comparator greatequal for signal <$n0088> created at line 464.
    Found 20-bit comparator greatequal for signal <$n0089> created at line 500.
    Found 20-bit comparator greatequal for signal <$n0090> created at line 536.
    Found 20-bit comparator greatequal for signal <$n0091> created at line 572.
    Found 20-bit comparator greatequal for signal <$n0092> created at line 608.
    Found 20-bit comparator greatequal for signal <$n0093> created at line 644.
    Found 20-bit comparator greatequal for signal <$n0094> created at line 189.
    Found 20-bit comparator greatequal for signal <$n0095> created at line 261.
    Found 20-bit comparator greatequal for signal <$n0096> created at line 680.
    Found 20-bit comparator greatequal for signal <$n0097> created at line 752.
    Found 20-bit register for signal <COUNT>.
    Found 20-bit register for signal <COUNT_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 20-bit register for signal <SV>.
    Found 20-bit register for signal <SV_M>.
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 20-bit adder                      : 1
# Registers                        : 5
 20-bit register                   : 4
 1-bit register                    : 1
# Latches                          : 13
 1-bit latch                       : 12
 20-bit latch                      : 1
# Comparators                      : 14
 20-bit comparator greatequal      : 14

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 10.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     194  out of   1920    10%  
 Number of Slice Flip Flops:           113  out of   3840     2%  
 Number of 4 input LUTs:               220  out of   3840     5%  
 Number of bonded IOBs:                 16  out of    173     9%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 80    |
CLK_IO                             | BUFGP                  | 1     |
_n0101(_n01011:O)                  | NONE(*)(n_COUNT_3)     | 32    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.817ns (Maximum Frequency: 101.864MHz)
   Minimum input arrival time before clock: 5.298ns
   Maximum output required time after clock: 5.031ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   COUNT, ERROR_QUIT.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:646 - Signal <LONG_STATE_n_SV> is assigned but never used.
WARNING:Xst:646 - Signal <LONG_STATE_SV> is assigned but never used.
    Using one-hot encoding for signal <SV>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <BIT_VALUE>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_OK>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
WARNING:Xst:737 - Found 20-bit latch for signal <n_COUNT>.
    Found 20-bit adder for signal <$n0068> created at line 244.
    Found 20-bit comparator greatequal for signal <$n0084> created at line 356.
    Found 20-bit comparator greatequal for signal <$n0085> created at line 824.
    Found 20-bit comparator greatequal for signal <$n0086> created at line 392.
    Found 20-bit comparator greatequal for signal <$n0087> created at line 428.
    Found 20-bit comparator greatequal for signal <$n0088> created at line 464.
    Found 20-bit comparator greatequal for signal <$n0089> created at line 500.
    Found 20-bit comparator greatequal for signal <$n0090> created at line 536.
    Found 20-bit comparator greatequal for signal <$n0091> created at line 572.
    Found 20-bit comparator greatequal for signal <$n0092> created at line 608.
    Found 20-bit comparator greatequal for signal <$n0093> created at line 644.
    Found 20-bit comparator greatequal for signal <$n0094> created at line 189.
    Found 20-bit comparator greatequal for signal <$n0095> created at line 261.
    Found 20-bit comparator greatequal for signal <$n0096> created at line 680.
    Found 20-bit comparator greatequal for signal <$n0097> created at line 752.
    Found 20-bit register for signal <COUNT>.
    Found 20-bit register for signal <COUNT_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 20-bit register for signal <SV>.
    Found 20-bit register for signal <SV_M>.
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 20-bit adder                      : 1
# Registers                        : 5
 20-bit register                   : 4
 1-bit register                    : 1
# Latches                          : 13
 1-bit latch                       : 12
 20-bit latch                      : 1
# Comparators                      : 14
 20-bit comparator greatequal      : 14

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 10.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     194  out of   1920    10%  
 Number of Slice Flip Flops:           113  out of   3840     2%  
 Number of 4 input LUTs:               220  out of   3840     5%  
 Number of bonded IOBs:                 16  out of    173     9%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 80    |
CLK_IO                             | BUFGP                  | 1     |
_n0101(_n01011:O)                  | NONE(*)(n_COUNT_0)     | 32    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.817ns (Maximum Frequency: 101.864MHz)
   Minimum input arrival time before clock: 5.298ns
   Maximum output required time after clock: 5.031ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   COUNT, ERROR_QUIT.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL2_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:646 - Signal <LONG_STATE_n_SV> is assigned but never used.
WARNING:Xst:646 - Signal <LONG_STATE_SV<7:4>> is assigned but never used.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <BIT_VALUE>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_OK>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
WARNING:Xst:737 - Found 20-bit latch for signal <n_COUNT>.
    Found 20-bit adder for signal <$n0068> created at line 244.
    Found 20-bit comparator greatequal for signal <$n0084> created at line 356.
    Found 20-bit comparator greatequal for signal <$n0086> created at line 392.
    Found 20-bit comparator greatequal for signal <$n0088> created at line 428.
    Found 20-bit comparator greatequal for signal <$n0090> created at line 464.
    Found 20-bit comparator greatequal for signal <$n0092> created at line 500.
    Found 20-bit comparator greatequal for signal <$n0094> created at line 536.
    Found 20-bit comparator greatequal for signal <$n0096> created at line 572.
    Found 20-bit comparator greatequal for signal <$n0098> created at line 608.
    Found 20-bit comparator greatequal for signal <$n0100> created at line 644.
    Found 20-bit comparator greatequal for signal <$n0133> created at line 189.
    Found 20-bit comparator greatequal for signal <$n0134> created at line 261.
    Found 20-bit comparator greatequal for signal <$n0135> created at line 680.
    Found 20-bit comparator greatequal for signal <$n0136> created at line 752.
    Found 20-bit comparator greatequal for signal <$n0137> created at line 824.
    Found 20-bit register for signal <COUNT>.
    Found 20-bit register for signal <COUNT_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 20-bit adder                      : 1
# Registers                        : 5
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Latches                          : 13
 1-bit latch                       : 12
 20-bit latch                      : 1
# Comparators                      : 14
 20-bit comparator greatequal      : 14

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 10.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     191  out of   1920     9%  
 Number of Slice Flip Flops:            87  out of   3840     2%  
 Number of 4 input LUTs:               245  out of   3840     6%  
 Number of bonded IOBs:                 20  out of    173    11%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 54    |
_n0177(_n017737:O)                 | NONE(*)(BYTE_OK)       | 32    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.606ns (Maximum Frequency: 79.327MHz)
   Minimum input arrival time before clock: 4.814ns
   Maximum output required time after clock: 5.932ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   COUNT, ERROR_QUIT.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:1306 - Output <DISPL1_n_SV> is never assigned.
WARNING:Xst:646 - Signal <LONG_STATE_n_SV> is assigned but never used.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <BIT_VALUE>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_OK>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
WARNING:Xst:737 - Found 20-bit latch for signal <n_COUNT>.
    Found 20-bit adder for signal <$n0068> created at line 244.
    Found 20-bit comparator greatequal for signal <$n0084> created at line 356.
    Found 20-bit comparator greatequal for signal <$n0086> created at line 392.
    Found 20-bit comparator greatequal for signal <$n0088> created at line 428.
    Found 20-bit comparator greatequal for signal <$n0090> created at line 464.
    Found 20-bit comparator greatequal for signal <$n0092> created at line 500.
    Found 20-bit comparator greatequal for signal <$n0094> created at line 536.
    Found 20-bit comparator greatequal for signal <$n0096> created at line 572.
    Found 20-bit comparator greatequal for signal <$n0098> created at line 608.
    Found 20-bit comparator greatequal for signal <$n0100> created at line 644.
    Found 20-bit comparator greatequal for signal <$n0133> created at line 189.
    Found 20-bit comparator greatequal for signal <$n0134> created at line 261.
    Found 20-bit comparator greatequal for signal <$n0135> created at line 680.
    Found 20-bit comparator greatequal for signal <$n0136> created at line 752.
    Found 20-bit comparator greatequal for signal <$n0137> created at line 824.
    Found 20-bit register for signal <COUNT>.
    Found 20-bit register for signal <COUNT_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 20-bit adder                      : 1
# Registers                        : 5
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Latches                          : 13
 1-bit latch                       : 12
 20-bit latch                      : 1
# Comparators                      : 14
 20-bit comparator greatequal      : 14

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 10.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     191  out of   1920     9%  
 Number of Slice Flip Flops:            87  out of   3840     2%  
 Number of 4 input LUTs:               245  out of   3840     6%  
 Number of bonded IOBs:                 24  out of    173    13%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 54    |
_n0177(_n017737:O)                 | NONE(*)(BIT_VALUE)     | 32    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.606ns (Maximum Frequency: 79.327MHz)
   Minimum input arrival time before clock: 4.814ns
   Maximum output required time after clock: 6.003ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   COUNT, ERROR_QUIT.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <DISPL2_n_SV> is never assigned.
WARNING:Xst:646 - Signal <LONG_STATE_n_SV<7:4>> is assigned but never used.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <BIT_VALUE>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_OK>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
WARNING:Xst:737 - Found 20-bit latch for signal <n_COUNT>.
    Found 20-bit adder for signal <$n0068> created at line 244.
    Found 20-bit comparator greatequal for signal <$n0084> created at line 356.
    Found 20-bit comparator greatequal for signal <$n0086> created at line 392.
    Found 20-bit comparator greatequal for signal <$n0088> created at line 428.
    Found 20-bit comparator greatequal for signal <$n0090> created at line 464.
    Found 20-bit comparator greatequal for signal <$n0092> created at line 500.
    Found 20-bit comparator greatequal for signal <$n0094> created at line 536.
    Found 20-bit comparator greatequal for signal <$n0096> created at line 572.
    Found 20-bit comparator greatequal for signal <$n0098> created at line 608.
    Found 20-bit comparator greatequal for signal <$n0100> created at line 644.
    Found 20-bit comparator greatequal for signal <$n0133> created at line 189.
    Found 20-bit comparator greatequal for signal <$n0134> created at line 261.
    Found 20-bit comparator greatequal for signal <$n0135> created at line 680.
    Found 20-bit comparator greatequal for signal <$n0136> created at line 752.
    Found 20-bit comparator greatequal for signal <$n0137> created at line 824.
    Found 20-bit register for signal <COUNT>.
    Found 20-bit register for signal <COUNT_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 20-bit adder                      : 1
# Registers                        : 5
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Latches                          : 13
 1-bit latch                       : 12
 20-bit latch                      : 1
# Comparators                      : 14
 20-bit comparator greatequal      : 14

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 10.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     191  out of   1920     9%  
 Number of Slice Flip Flops:            87  out of   3840     2%  
 Number of 4 input LUTs:               245  out of   3840     6%  
 Number of bonded IOBs:                 28  out of    173    16%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 54    |
_n0177(_n017737:O)                 | NONE(*)(n_COUNT_5)     | 32    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.606ns (Maximum Frequency: 79.327MHz)
   Minimum input arrival time before clock: 4.814ns
   Maximum output required time after clock: 10.607ns
   Maximum combinational path delay: 8.879ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   COUNT, ERROR_QUIT.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <BIT_VALUE>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_OK>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
WARNING:Xst:737 - Found 20-bit latch for signal <n_COUNT>.
    Found 20-bit adder for signal <$n0068> created at line 244.
    Found 20-bit comparator greatequal for signal <$n0084> created at line 356.
    Found 20-bit comparator greatequal for signal <$n0086> created at line 392.
    Found 20-bit comparator greatequal for signal <$n0088> created at line 428.
    Found 20-bit comparator greatequal for signal <$n0090> created at line 464.
    Found 20-bit comparator greatequal for signal <$n0092> created at line 500.
    Found 20-bit comparator greatequal for signal <$n0094> created at line 536.
    Found 20-bit comparator greatequal for signal <$n0096> created at line 572.
    Found 20-bit comparator greatequal for signal <$n0098> created at line 608.
    Found 20-bit comparator greatequal for signal <$n0100> created at line 644.
    Found 20-bit comparator greatequal for signal <$n0133> created at line 189.
    Found 20-bit comparator greatequal for signal <$n0134> created at line 261.
    Found 20-bit comparator greatequal for signal <$n0135> created at line 680.
    Found 20-bit comparator greatequal for signal <$n0136> created at line 752.
    Found 20-bit comparator greatequal for signal <$n0137> created at line 824.
    Found 20-bit register for signal <COUNT>.
    Found 20-bit register for signal <COUNT_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 20-bit adder                      : 1
# Registers                        : 5
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Latches                          : 13
 1-bit latch                       : 12
 20-bit latch                      : 1
# Comparators                      : 14
 20-bit comparator greatequal      : 14

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 10.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     191  out of   1920     9%  
 Number of Slice Flip Flops:            87  out of   3840     2%  
 Number of 4 input LUTs:               245  out of   3840     6%  
 Number of bonded IOBs:                 32  out of    173    18%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 54    |
_n0177(_n017737:O)                 | NONE(*)(n_COUNT_2)     | 32    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.606ns (Maximum Frequency: 79.327MHz)
   Minimum input arrival time before clock: 4.814ns
   Maximum output required time after clock: 10.607ns
   Maximum combinational path delay: 8.879ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_9P6_50MHZ.gfl
deleting __projnav/CTRL_9P6_50MHZ_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <CTRL_9P6_50MHZ_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <Behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   COUNT, ERROR_QUIT.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <BIT_VALUE>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_OK>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
WARNING:Xst:737 - Found 20-bit latch for signal <n_COUNT>.
    Found 20-bit adder for signal <$n0068> created at line 244.
    Found 20-bit comparator greatequal for signal <$n0084> created at line 356.
    Found 20-bit comparator greatequal for signal <$n0086> created at line 392.
    Found 20-bit comparator greatequal for signal <$n0088> created at line 428.
    Found 20-bit comparator greatequal for signal <$n0090> created at line 464.
    Found 20-bit comparator greatequal for signal <$n0092> created at line 500.
    Found 20-bit comparator greatequal for signal <$n0094> created at line 536.
    Found 20-bit comparator greatequal for signal <$n0096> created at line 572.
    Found 20-bit comparator greatequal for signal <$n0098> created at line 608.
    Found 20-bit comparator greatequal for signal <$n0100> created at line 644.
    Found 20-bit comparator greatequal for signal <$n0133> created at line 189.
    Found 20-bit comparator greatequal for signal <$n0134> created at line 261.
    Found 20-bit comparator greatequal for signal <$n0135> created at line 680.
    Found 20-bit comparator greatequal for signal <$n0136> created at line 752.
    Found 20-bit comparator greatequal for signal <$n0137> created at line 824.
    Found 20-bit register for signal <COUNT>.
    Found 20-bit register for signal <COUNT_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 20-bit adder                      : 1
# Registers                        : 5
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Latches                          : 13
 1-bit latch                       : 12
 20-bit latch                      : 1
# Comparators                      : 14
 20-bit comparator greatequal      : 14

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 10.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     191  out of   1920     9%  
 Number of Slice Flip Flops:            87  out of   3840     2%  
 Number of 4 input LUTs:               245  out of   3840     6%  
 Number of bonded IOBs:                 32  out of    173    18%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 54    |
_n0177(_n017737:O)                 | NONE(*)(n_COUNT_9)     | 32    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.606ns (Maximum Frequency: 79.327MHz)
   Minimum input arrival time before clock: 4.814ns
   Maximum output required time after clock: 10.607ns
   Maximum combinational path delay: 8.879ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:1401 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd Line 148. Object EN_BIT_0 of mode OUT can not be read.
--> 

Total memory usage is 48104 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   COUNT, ERROR_QUIT.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <BIT_VALUE>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_OK>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
WARNING:Xst:737 - Found 20-bit latch for signal <n_COUNT>.
    Found 20-bit adder for signal <$n0068> created at line 244.
    Found 20-bit comparator greatequal for signal <$n0084> created at line 356.
    Found 20-bit comparator greatequal for signal <$n0086> created at line 392.
    Found 20-bit comparator greatequal for signal <$n0088> created at line 428.
    Found 20-bit comparator greatequal for signal <$n0090> created at line 464.
    Found 20-bit comparator greatequal for signal <$n0092> created at line 500.
    Found 20-bit comparator greatequal for signal <$n0094> created at line 536.
    Found 20-bit comparator greatequal for signal <$n0096> created at line 572.
    Found 20-bit comparator greatequal for signal <$n0098> created at line 608.
    Found 20-bit comparator greatequal for signal <$n0100> created at line 644.
    Found 20-bit comparator greatequal for signal <$n0133> created at line 189.
    Found 20-bit comparator greatequal for signal <$n0134> created at line 261.
    Found 20-bit comparator greatequal for signal <$n0135> created at line 680.
    Found 20-bit comparator greatequal for signal <$n0136> created at line 752.
    Found 20-bit comparator greatequal for signal <$n0137> created at line 824.
    Found 20-bit register for signal <COUNT>.
    Found 20-bit register for signal <COUNT_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 20-bit adder                      : 1
# Registers                        : 5
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Latches                          : 13
 1-bit latch                       : 12
 20-bit latch                      : 1
# Comparators                      : 14
 20-bit comparator greatequal      : 14

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 10.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     191  out of   1920     9%  
 Number of Slice Flip Flops:            87  out of   3840     2%  
 Number of 4 input LUTs:               245  out of   3840     6%  
 Number of bonded IOBs:                 32  out of    173    18%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 54    |
_n0177(_n017737:O)                 | NONE(*)(n_COUNT_2)     | 32    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.606ns (Maximum Frequency: 79.327MHz)
   Minimum input arrival time before clock: 4.814ns
   Maximum output required time after clock: 10.607ns
   Maximum combinational path delay: 8.879ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   ERROR_QUIT.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <BIT_VALUE>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_OK>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
WARNING:Xst:737 - Found 20-bit latch for signal <n_COUNT>.
    Found 20-bit adder for signal <$n0068> created at line 244.
    Found 20-bit comparator greatequal for signal <$n0084> created at line 356.
    Found 20-bit comparator greatequal for signal <$n0086> created at line 392.
    Found 20-bit comparator greatequal for signal <$n0088> created at line 428.
    Found 20-bit comparator greatequal for signal <$n0090> created at line 464.
    Found 20-bit comparator greatequal for signal <$n0092> created at line 500.
    Found 20-bit comparator greatequal for signal <$n0094> created at line 536.
    Found 20-bit comparator greatequal for signal <$n0096> created at line 572.
    Found 20-bit comparator greatequal for signal <$n0098> created at line 608.
    Found 20-bit comparator greatequal for signal <$n0100> created at line 644.
    Found 20-bit comparator greatequal for signal <$n0133> created at line 189.
    Found 20-bit comparator greatequal for signal <$n0134> created at line 261.
    Found 20-bit comparator greatequal for signal <$n0135> created at line 680.
    Found 20-bit comparator greatequal for signal <$n0136> created at line 752.
    Found 20-bit comparator greatequal for signal <$n0137> created at line 824.
    Found 20-bit register for signal <COUNT>.
    Found 20-bit register for signal <COUNT_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 20-bit adder                      : 1
# Registers                        : 5
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Latches                          : 13
 1-bit latch                       : 12
 20-bit latch                      : 1
# Comparators                      : 14
 20-bit comparator greatequal      : 14

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 10.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     191  out of   1920     9%  
 Number of Slice Flip Flops:            87  out of   3840     2%  
 Number of 4 input LUTs:               245  out of   3840     6%  
 Number of bonded IOBs:                 32  out of    173    18%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 54    |
_n0177(_n017737:O)                 | NONE(*)(BIT_VALUE)     | 32    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.606ns (Maximum Frequency: 79.327MHz)
   Minimum input arrival time before clock: 4.814ns
   Maximum output required time after clock: 10.607ns
   Maximum combinational path delay: 8.879ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   ERROR_QUIT.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <BIT_VALUE>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_OK>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
WARNING:Xst:737 - Found 20-bit latch for signal <n_COUNT>.
    Found 20-bit adder for signal <$n0068> created at line 244.
    Found 20-bit comparator greatequal for signal <$n0084> created at line 356.
    Found 20-bit comparator greatequal for signal <$n0086> created at line 392.
    Found 20-bit comparator greatequal for signal <$n0088> created at line 428.
    Found 20-bit comparator greatequal for signal <$n0090> created at line 464.
    Found 20-bit comparator greatequal for signal <$n0092> created at line 500.
    Found 20-bit comparator greatequal for signal <$n0094> created at line 536.
    Found 20-bit comparator greatequal for signal <$n0096> created at line 572.
    Found 20-bit comparator greatequal for signal <$n0098> created at line 608.
    Found 20-bit comparator greatequal for signal <$n0100> created at line 644.
    Found 20-bit comparator greatequal for signal <$n0133> created at line 189.
    Found 20-bit comparator greatequal for signal <$n0134> created at line 261.
    Found 20-bit comparator greatequal for signal <$n0135> created at line 680.
    Found 20-bit comparator greatequal for signal <$n0136> created at line 752.
    Found 20-bit comparator greatequal for signal <$n0137> created at line 824.
    Found 20-bit register for signal <COUNT>.
    Found 20-bit register for signal <COUNT_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 20-bit adder                      : 1
# Registers                        : 5
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Latches                          : 13
 1-bit latch                       : 12
 20-bit latch                      : 1
# Comparators                      : 14
 20-bit comparator greatequal      : 14

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 10.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     191  out of   1920     9%  
 Number of Slice Flip Flops:            87  out of   3840     2%  
 Number of 4 input LUTs:               245  out of   3840     6%  
 Number of bonded IOBs:                 32  out of    173    18%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 54    |
_n0177(_n017737:O)                 | NONE(*)(BIT_VALUE)     | 32    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.606ns (Maximum Frequency: 79.327MHz)
   Minimum input arrival time before clock: 4.814ns
   Maximum output required time after clock: 10.607ns
   Maximum combinational path delay: 8.879ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_9P6_50MHZ.gfl
deleting __projnav/CTRL_9P6_50MHZ_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:1401 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd Line 148. Object BIT_VALUE of mode OUT can not be read.
--> 

Total memory usage is 48104 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:3298 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148. Expression is not a static name.
--> 

Total memory usage is 48104 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:3267 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd Line 148. Constant 'CNTS30' is not a signal name.
--> 

Total memory usage is 48104 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <CTRL_9P6_50MHZ_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <Behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   ERROR_QUIT.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <BIT_VALUE>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_OK>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
WARNING:Xst:737 - Found 20-bit latch for signal <n_COUNT>.
    Found 20-bit adder for signal <$n0068> created at line 244.
    Found 20-bit comparator greatequal for signal <$n0084> created at line 356.
    Found 20-bit comparator greatequal for signal <$n0086> created at line 392.
    Found 20-bit comparator greatequal for signal <$n0088> created at line 428.
    Found 20-bit comparator greatequal for signal <$n0090> created at line 464.
    Found 20-bit comparator greatequal for signal <$n0092> created at line 500.
    Found 20-bit comparator greatequal for signal <$n0094> created at line 536.
    Found 20-bit comparator greatequal for signal <$n0096> created at line 572.
    Found 20-bit comparator greatequal for signal <$n0098> created at line 608.
    Found 20-bit comparator greatequal for signal <$n0100> created at line 644.
    Found 20-bit comparator greatequal for signal <$n0133> created at line 189.
    Found 20-bit comparator greatequal for signal <$n0134> created at line 261.
    Found 20-bit comparator greatequal for signal <$n0135> created at line 680.
    Found 20-bit comparator greatequal for signal <$n0136> created at line 752.
    Found 20-bit comparator greatequal for signal <$n0137> created at line 824.
    Found 20-bit register for signal <COUNT>.
    Found 20-bit register for signal <COUNT_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 20-bit adder                      : 1
# Registers                        : 5
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Latches                          : 13
 1-bit latch                       : 12
 20-bit latch                      : 1
# Comparators                      : 14
 20-bit comparator greatequal      : 14

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 10.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     191  out of   1920     9%  
 Number of Slice Flip Flops:            87  out of   3840     2%  
 Number of 4 input LUTs:               245  out of   3840     6%  
 Number of bonded IOBs:                 32  out of    173    18%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 54    |
_n0177(_n017737:O)                 | NONE(*)(BIT_VALUE)     | 32    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.606ns (Maximum Frequency: 79.327MHz)
   Minimum input arrival time before clock: 4.814ns
   Maximum output required time after clock: 10.607ns
   Maximum combinational path delay: 8.879ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd line 148: The following signals are missing in the process sensitivity list:
   ERROR_QUIT.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is c:/study/uebung/studium/profibus/ctrl_9p6_50mhz/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <BIT_VALUE>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_OK>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
WARNING:Xst:737 - Found 20-bit latch for signal <n_COUNT>.
    Found 20-bit adder for signal <$n0068> created at line 244.
    Found 20-bit comparator greatequal for signal <$n0084> created at line 356.
    Found 20-bit comparator greatequal for signal <$n0086> created at line 392.
    Found 20-bit comparator greatequal for signal <$n0088> created at line 428.
    Found 20-bit comparator greatequal for signal <$n0090> created at line 464.
    Found 20-bit comparator greatequal for signal <$n0092> created at line 500.
    Found 20-bit comparator greatequal for signal <$n0094> created at line 536.
    Found 20-bit comparator greatequal for signal <$n0096> created at line 572.
    Found 20-bit comparator greatequal for signal <$n0098> created at line 608.
    Found 20-bit comparator greatequal for signal <$n0100> created at line 644.
    Found 20-bit comparator greatequal for signal <$n0133> created at line 189.
    Found 20-bit comparator greatequal for signal <$n0134> created at line 261.
    Found 20-bit comparator greatequal for signal <$n0135> created at line 680.
    Found 20-bit comparator greatequal for signal <$n0136> created at line 752.
    Found 20-bit comparator greatequal for signal <$n0137> created at line 824.
    Found 20-bit register for signal <COUNT>.
    Found 20-bit register for signal <COUNT_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 20-bit adder                      : 1
# Registers                        : 5
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Latches                          : 13
 1-bit latch                       : 12
 20-bit latch                      : 1
# Comparators                      : 14
 20-bit comparator greatequal      : 14

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 10.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     191  out of   1920     9%  
 Number of Slice Flip Flops:            87  out of   3840     2%  
 Number of 4 input LUTs:               245  out of   3840     6%  
 Number of bonded IOBs:                 32  out of    173    18%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 54    |
_n0177(_n017737:O)                 | NONE(*)(BIT_VALUE)     | 32    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.606ns (Maximum Frequency: 79.327MHz)
   Minimum input arrival time before clock: 4.814ns
   Maximum output required time after clock: 10.607ns
   Maximum combinational path delay: 8.879ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd line 181: The following signals are missing in the process sensitivity list:
   CNTS30, CNTT01, ERROR_QUIT, CNTT02, CNTT03, CNTT04, CNTT05, CNTT06, CNTT07, CNTT08, CNTT09, CNTT10, CNTT11, CNTT12, CNTT13.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <BIT_VALUE>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_OK>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
WARNING:Xst:737 - Found 20-bit latch for signal <n_COUNT>.
    Found 20-bit adder for signal <$n0068> created at line 277.
    Found 20-bit comparator greatequal for signal <$n0085> created at line 389.
    Found 20-bit comparator greatequal for signal <$n0087> created at line 425.
    Found 20-bit comparator greatequal for signal <$n0089> created at line 461.
    Found 20-bit comparator greatequal for signal <$n0091> created at line 497.
    Found 20-bit comparator greatequal for signal <$n0093> created at line 533.
    Found 20-bit comparator greatequal for signal <$n0095> created at line 569.
    Found 20-bit comparator greatequal for signal <$n0097> created at line 605.
    Found 20-bit comparator greatequal for signal <$n0099> created at line 641.
    Found 20-bit comparator greatequal for signal <$n0101> created at line 677.
    Found 20-bit comparator greatequal for signal <$n0134> created at line 222.
    Found 20-bit comparator greatequal for signal <$n0135> created at line 294.
    Found 20-bit comparator greatequal for signal <$n0136> created at line 713.
    Found 20-bit comparator greatequal for signal <$n0137> created at line 785.
    Found 20-bit comparator greatequal for signal <$n0138> created at line 857.
    Found 20-bit register for signal <COUNT>.
    Found 20-bit register for signal <COUNT_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 20-bit adder                      : 1
# Registers                        : 5
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Latches                          : 13
 1-bit latch                       : 12
 20-bit latch                      : 1
# Comparators                      : 14
 20-bit comparator greatequal      : 14

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 12.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     230  out of   1920    11%  
 Number of Slice Flip Flops:            87  out of   3840     2%  
 Number of 4 input LUTs:               316  out of   3840     8%  
 Number of bonded IOBs:                 33  out of    173    19%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 54    |
_n0178(_n017837:O)                 | NONE(*)(EN_BIT_8)      | 32    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.325ns (Maximum Frequency: 75.047MHz)
   Minimum input arrival time before clock: 8.481ns
   Maximum output required time after clock: 10.967ns
   Maximum combinational path delay: 12.465ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd line 182: The following signals are missing in the process sensitivity list:
   CNTS30, CNTT01, ERROR_QUIT, CNTT02, CNTT03, CNTT04, CNTT05, CNTT06, CNTT07, CNTT08, CNTT09, CNTT10, CNTT11, CNTT12, CNTT13.
WARNING:Xst:819 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd line 884: The following signals are missing in the process sensitivity list:
   COUNT.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <EN_BIT_8>.
WARNING:Xst:737 - Found 1-bit latch for signal <BIT_VALUE>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_OK>.
WARNING:Xst:737 - Found 1-bit latch for signal <CTRL_ERROR>.
WARNING:Xst:737 - Found 20-bit latch for signal <n_COUNT>.
    Found 20-bit adder for signal <$n0068> created at line 278.
    Found 20-bit comparator greatequal for signal <$n0086> created at line 390.
    Found 20-bit comparator greatequal for signal <$n0088> created at line 426.
    Found 20-bit comparator greatequal for signal <$n0090> created at line 462.
    Found 20-bit comparator greatequal for signal <$n0092> created at line 498.
    Found 20-bit comparator greatequal for signal <$n0094> created at line 534.
    Found 20-bit comparator greatequal for signal <$n0096> created at line 570.
    Found 20-bit comparator greatequal for signal <$n0098> created at line 606.
    Found 20-bit comparator greatequal for signal <$n0100> created at line 642.
    Found 20-bit comparator greatequal for signal <$n0102> created at line 678.
    Found 20-bit comparator greatequal for signal <$n0135> created at line 223.
    Found 20-bit comparator greatequal for signal <$n0136> created at line 295.
    Found 20-bit comparator greatequal for signal <$n0137> created at line 714.
    Found 20-bit comparator greatequal for signal <$n0138> created at line 786.
    Found 20-bit comparator greatequal for signal <$n0139> created at line 858.
    Found 20-bit register for signal <COUNT>.
    Found 20-bit register for signal <COUNT_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  14 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 20-bit adder                      : 1
# Registers                        : 5
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Latches                          : 13
 1-bit latch                       : 12
 20-bit latch                      : 1
# Comparators                      : 14
 20-bit comparator greatequal      : 14
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 12.
FlipFlop SV_4 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     230  out of   1920    11%  
 Number of Slice Flip Flops:            86  out of   3840     2%  
 Number of 4 input LUTs:               324  out of   3840     8%  
 Number of bonded IOBs:                 34  out of    173    19%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 53    |
_n0196(_n019637:O)                 | NONE(*)(EN_BIT_8)      | 32    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.322ns (Maximum Frequency: 75.064MHz)
   Minimum input arrival time before clock: 8.687ns
   Maximum output required time after clock: 11.684ns
   Maximum combinational path delay: 13.200ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
    Found 20-bit adder for signal <$n0045> created at line 279.
    Found 20-bit comparator greatequal for signal <$n0047> created at line 404.
    Found 20-bit comparator greatequal for signal <$n0049> created at line 440.
    Found 20-bit comparator greatequal for signal <$n0051> created at line 476.
    Found 20-bit comparator greatequal for signal <$n0053> created at line 512.
    Found 20-bit comparator greatequal for signal <$n0055> created at line 548.
    Found 20-bit comparator greatequal for signal <$n0057> created at line 584.
    Found 20-bit comparator greatequal for signal <$n0059> created at line 620.
    Found 20-bit comparator greatequal for signal <$n0061> created at line 656.
    Found 20-bit comparator greatequal for signal <$n0063> created at line 692.
    Found 20-bit comparator greatequal for signal <$n0095> created at line 222.
    Found 20-bit comparator greatequal for signal <$n0098> created at line 296.
    Found 20-bit comparator greatequal for signal <$n0102> created at line 728.
    Found 20-bit comparator greatequal for signal <$n0104> created at line 800.
    Found 20-bit comparator greatequal for signal <$n0107> created at line 872.
    Found 20-bit register for signal <COUNT>.
    Found 20-bit register for signal <COUNT_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  14 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 20-bit adder                      : 1
# Registers                        : 5
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator greatequal      : 14
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 12.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     224  out of   1920    11%  
 Number of Slice Flip Flops:            55  out of   3840     1%  
 Number of 4 input LUTs:               327  out of   3840     8%  
 Number of bonded IOBs:                 34  out of    173    19%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 54    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.395ns (Maximum Frequency: 74.655MHz)
   Minimum input arrival time before clock: 8.190ns
   Maximum output required time after clock: 11.721ns
   Maximum combinational path delay: 13.213ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_9P6_50MHZ.gfl
deleting __projnav/CTRL_9P6_50MHZ_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <CTRL_9P6_50MHZ_VHDL> (Architecture <Behavioral>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Architecture behavioral of Entity ctrl_9p6_50mhz_vhdl is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
    Found 20-bit adder for signal <$n0045> created at line 279.
    Found 20-bit comparator equal for signal <$n0047> created at line 404.
    Found 20-bit comparator equal for signal <$n0049> created at line 440.
    Found 20-bit comparator equal for signal <$n0051> created at line 476.
    Found 20-bit comparator equal for signal <$n0053> created at line 512.
    Found 20-bit comparator equal for signal <$n0055> created at line 548.
    Found 20-bit comparator equal for signal <$n0057> created at line 584.
    Found 20-bit comparator equal for signal <$n0059> created at line 620.
    Found 20-bit comparator equal for signal <$n0061> created at line 656.
    Found 20-bit comparator equal for signal <$n0063> created at line 692.
    Found 20-bit comparator equal for signal <$n0095> created at line 222.
    Found 20-bit comparator equal for signal <$n0098> created at line 296.
    Found 20-bit comparator equal for signal <$n0102> created at line 728.
    Found 20-bit comparator equal for signal <$n0104> created at line 800.
    Found 20-bit comparator equal for signal <$n0107> created at line 872.
    Found 20-bit register for signal <COUNT>.
    Found 20-bit register for signal <COUNT_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  14 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 20-bit adder                      : 1
# Registers                        : 5
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 14
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 7.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     120  out of   1920     6%  
 Number of Slice Flip Flops:            51  out of   3840     1%  
 Number of 4 input LUTs:               225  out of   3840     5%  
 Number of bonded IOBs:                 34  out of    173    19%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 50    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.748ns (Maximum Frequency: 78.444MHz)
   Minimum input arrival time before clock: 7.585ns
   Maximum output required time after clock: 11.397ns
   Maximum combinational path delay: 12.608ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_9P6_50MHZ.gfl
deleting __projnav/CTRL_9P6_50MHZ_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 236. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 318. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 438. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 478. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 518. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 558. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 598. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 638. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 678. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 718. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 758. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 798. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 918. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 998. = can not have such operands in this context.
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1058. Undefined symbol 'COUNT'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1058. COUNT: Undefined symbol (last report in this block)
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1104. Index size for dimension 1 of long_CNTT01 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1105. Index size for dimension 1 of long_CNTT02 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1106. Index size for dimension 1 of long_CNTT03 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1107. Index size for dimension 1 of long_CNTT04 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1108. Index size for dimension 1 of long_CNTT05 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1109. Index size for dimension 1 of long_CNTT06 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1110. Index size for dimension 1 of long_CNTT07 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1111. Index size for dimension 1 of long_CNTT08 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1112. Index size for dimension 1 of long_CNTT09 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1113. Index size for dimension 1 of long_CNTT10 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1114. Index size for dimension 1 of long_CNTT11 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1115. Index size for dimension 1 of long_CNTT12 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1116. Index size for dimension 1 of long_CNTT13 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1120. Index size for dimension 1 of short_CNTT01 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1121. Index size for dimension 1 of short_CNTT02 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1122. Index size for dimension 1 of short_CNTT03 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1123. Index size for dimension 1 of short_CNTT04 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1124. Index size for dimension 1 of short_CNTT05 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1125. Index size for dimension 1 of short_CNTT06 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1126. Index size for dimension 1 of short_CNTT07 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1127. Index size for dimension 1 of short_CNTT08 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1128. Index size for dimension 1 of short_CNTT09 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1129. Index size for dimension 1 of short_CNTT10 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1130. Index size for dimension 1 of short_CNTT11 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1131. Index size for dimension 1 of short_CNTT12 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1132. Index size for dimension 1 of short_CNTT13 is not 17.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 318. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 438. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 478. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 518. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 558. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 598. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 638. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 678. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 718. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 758. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 798. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 918. = can not have such operands in this context.
ERROR:HDLParsers:808 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 998. = can not have such operands in this context.
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1058. Undefined symbol 'COUNT'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1058. COUNT: Undefined symbol (last report in this block)
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1104. Index size for dimension 1 of long_CNTT01 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1105. Index size for dimension 1 of long_CNTT02 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1106. Index size for dimension 1 of long_CNTT03 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1107. Index size for dimension 1 of long_CNTT04 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1108. Index size for dimension 1 of long_CNTT05 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1109. Index size for dimension 1 of long_CNTT06 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1110. Index size for dimension 1 of long_CNTT07 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1111. Index size for dimension 1 of long_CNTT08 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1112. Index size for dimension 1 of long_CNTT09 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1113. Index size for dimension 1 of long_CNTT10 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1114. Index size for dimension 1 of long_CNTT11 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1115. Index size for dimension 1 of long_CNTT12 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1116. Index size for dimension 1 of long_CNTT13 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1120. Index size for dimension 1 of short_CNTT01 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1121. Index size for dimension 1 of short_CNTT02 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1122. Index size for dimension 1 of short_CNTT03 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1123. Index size for dimension 1 of short_CNTT04 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1124. Index size for dimension 1 of short_CNTT05 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1125. Index size for dimension 1 of short_CNTT06 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1126. Index size for dimension 1 of short_CNTT07 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1127. Index size for dimension 1 of short_CNTT08 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1128. Index size for dimension 1 of short_CNTT09 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1129. Index size for dimension 1 of short_CNTT10 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1130. Index size for dimension 1 of short_CNTT11 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1131. Index size for dimension 1 of short_CNTT12 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1132. Index size for dimension 1 of short_CNTT13 is not 17.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1058. Undefined symbol 'COUNT'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1058. COUNT: Undefined symbol (last report in this block)
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1104. Index size for dimension 1 of long_CNTT01 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1105. Index size for dimension 1 of long_CNTT02 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1106. Index size for dimension 1 of long_CNTT03 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1107. Index size for dimension 1 of long_CNTT04 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1108. Index size for dimension 1 of long_CNTT05 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1109. Index size for dimension 1 of long_CNTT06 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1110. Index size for dimension 1 of long_CNTT07 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1111. Index size for dimension 1 of long_CNTT08 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1112. Index size for dimension 1 of long_CNTT09 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1113. Index size for dimension 1 of long_CNTT10 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1114. Index size for dimension 1 of long_CNTT11 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1115. Index size for dimension 1 of long_CNTT12 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1116. Index size for dimension 1 of long_CNTT13 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1120. Index size for dimension 1 of short_CNTT01 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1121. Index size for dimension 1 of short_CNTT02 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1122. Index size for dimension 1 of short_CNTT03 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1123. Index size for dimension 1 of short_CNTT04 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1124. Index size for dimension 1 of short_CNTT05 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1125. Index size for dimension 1 of short_CNTT06 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1126. Index size for dimension 1 of short_CNTT07 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1127. Index size for dimension 1 of short_CNTT08 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1128. Index size for dimension 1 of short_CNTT09 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1129. Index size for dimension 1 of short_CNTT10 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1130. Index size for dimension 1 of short_CNTT11 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1131. Index size for dimension 1 of short_CNTT12 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1132. Index size for dimension 1 of short_CNTT13 is not 17.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1104. Index size for dimension 1 of long_CNTT01 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1105. Index size for dimension 1 of long_CNTT02 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1106. Index size for dimension 1 of long_CNTT03 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1107. Index size for dimension 1 of long_CNTT04 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1108. Index size for dimension 1 of long_CNTT05 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1109. Index size for dimension 1 of long_CNTT06 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1110. Index size for dimension 1 of long_CNTT07 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1111. Index size for dimension 1 of long_CNTT08 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1112. Index size for dimension 1 of long_CNTT09 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1113. Index size for dimension 1 of long_CNTT10 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1114. Index size for dimension 1 of long_CNTT11 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1115. Index size for dimension 1 of long_CNTT12 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1116. Index size for dimension 1 of long_CNTT13 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1120. Index size for dimension 1 of short_CNTT01 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1121. Index size for dimension 1 of short_CNTT02 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1122. Index size for dimension 1 of short_CNTT03 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1123. Index size for dimension 1 of short_CNTT04 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1124. Index size for dimension 1 of short_CNTT05 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1125. Index size for dimension 1 of short_CNTT06 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1126. Index size for dimension 1 of short_CNTT07 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1127. Index size for dimension 1 of short_CNTT08 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1128. Index size for dimension 1 of short_CNTT09 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1129. Index size for dimension 1 of short_CNTT10 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1130. Index size for dimension 1 of short_CNTT11 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1131. Index size for dimension 1 of short_CNTT12 is not 17.
ERROR:HDLParsers:837 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1132. Index size for dimension 1 of short_CNTT13 is not 17.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <CTRL_9P6_50MHZ_VHDL> (Architecture <Behavioral>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 18. parse error, unexpected COLON
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Architecture behavioral of Entity ctrl_9p6_50mhz_vhdl is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd line 1059: The following signals are missing in the process sensitivity list:
   DISPL_COUNT_SWITCH.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
    Found 20-bit adder for signal <$n0056> created at line 195.
    Found 16-bit adder for signal <$n0057> created at line 195.
    Found 16-bit comparator equal for signal <$n0059> created at line 439.
    Found 16-bit comparator equal for signal <$n0061> created at line 479.
    Found 16-bit comparator equal for signal <$n0063> created at line 519.
    Found 16-bit comparator equal for signal <$n0065> created at line 559.
    Found 16-bit comparator equal for signal <$n0067> created at line 599.
    Found 16-bit comparator equal for signal <$n0069> created at line 639.
    Found 16-bit comparator equal for signal <$n0071> created at line 679.
    Found 16-bit comparator equal for signal <$n0073> created at line 719.
    Found 16-bit comparator equal for signal <$n0075> created at line 759.
    Found 20-bit comparator equal for signal <$n0115> created at line 237.
    Found 16-bit comparator equal for signal <$n0118> created at line 319.
    Found 16-bit comparator equal for signal <$n0122> created at line 799.
    Found 16-bit comparator equal for signal <$n0124> created at line 919.
    Found 16-bit comparator equal for signal <$n0127> created at line 999.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 8.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_4 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     145  out of   1920     7%  
 Number of Slice Flip Flops:            88  out of   3840     2%  
 Number of 4 input LUTs:               262  out of   3840     6%  
 Number of bonded IOBs:                 37  out of    173    21%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 87    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.565ns (Maximum Frequency: 79.586MHz)
   Minimum input arrival time before clock: 7.625ns
   Maximum output required time after clock: 11.306ns
   Maximum combinational path delay: 12.648ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
    Found 20-bit adder for signal <$n0056> created at line 195.
    Found 16-bit adder for signal <$n0057> created at line 195.
    Found 16-bit comparator equal for signal <$n0059> created at line 439.
    Found 16-bit comparator equal for signal <$n0061> created at line 479.
    Found 16-bit comparator equal for signal <$n0063> created at line 519.
    Found 16-bit comparator equal for signal <$n0065> created at line 559.
    Found 16-bit comparator equal for signal <$n0067> created at line 599.
    Found 16-bit comparator equal for signal <$n0069> created at line 639.
    Found 16-bit comparator equal for signal <$n0071> created at line 679.
    Found 16-bit comparator equal for signal <$n0073> created at line 719.
    Found 16-bit comparator equal for signal <$n0075> created at line 759.
    Found 20-bit comparator equal for signal <$n0115> created at line 237.
    Found 16-bit comparator equal for signal <$n0118> created at line 319.
    Found 16-bit comparator equal for signal <$n0122> created at line 799.
    Found 16-bit comparator equal for signal <$n0124> created at line 919.
    Found 16-bit comparator equal for signal <$n0127> created at line 999.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 8.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_4 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     145  out of   1920     7%  
 Number of Slice Flip Flops:            88  out of   3840     2%  
 Number of 4 input LUTs:               262  out of   3840     6%  
 Number of bonded IOBs:                 37  out of    173    21%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 87    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.565ns (Maximum Frequency: 79.586MHz)
   Minimum input arrival time before clock: 7.625ns
   Maximum output required time after clock: 11.306ns
   Maximum combinational path delay: 12.648ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_9P6_50MHZ.gfl
deleting __projnav/CTRL_9P6_50MHZ_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <CTRL_9P6_50MHZ_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <Behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
    Found 20-bit adder for signal <$n0056> created at line 195.
    Found 16-bit adder for signal <$n0057> created at line 195.
    Found 16-bit comparator equal for signal <$n0059> created at line 439.
    Found 16-bit comparator equal for signal <$n0061> created at line 479.
    Found 16-bit comparator equal for signal <$n0063> created at line 519.
    Found 16-bit comparator equal for signal <$n0065> created at line 559.
    Found 16-bit comparator equal for signal <$n0067> created at line 599.
    Found 16-bit comparator equal for signal <$n0069> created at line 639.
    Found 16-bit comparator equal for signal <$n0071> created at line 679.
    Found 16-bit comparator equal for signal <$n0073> created at line 719.
    Found 16-bit comparator equal for signal <$n0075> created at line 759.
    Found 20-bit comparator equal for signal <$n0115> created at line 237.
    Found 16-bit comparator equal for signal <$n0118> created at line 319.
    Found 16-bit comparator equal for signal <$n0122> created at line 799.
    Found 16-bit comparator equal for signal <$n0124> created at line 919.
    Found 16-bit comparator equal for signal <$n0127> created at line 999.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 8.
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_4 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     145  out of   1920     7%  
 Number of Slice Flip Flops:            88  out of   3840     2%  
 Number of 4 input LUTs:               260  out of   3840     6%  
 Number of bonded IOBs:                 37  out of    173    21%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 87    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.654ns (Maximum Frequency: 79.026MHz)
   Minimum input arrival time before clock: 7.720ns
   Maximum output required time after clock: 11.160ns
   Maximum combinational path delay: 12.497ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_9P6_50MHZ.gfl
deleting __projnav/CTRL_9P6_50MHZ_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <CTRL_9P6_50MHZ_VHDL> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <Behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
    Found 20-bit adder for signal <$n0056> created at line 195.
    Found 16-bit adder for signal <$n0057> created at line 195.
    Found 16-bit comparator equal for signal <$n0059> created at line 439.
    Found 16-bit comparator equal for signal <$n0061> created at line 479.
    Found 16-bit comparator equal for signal <$n0063> created at line 519.
    Found 16-bit comparator equal for signal <$n0065> created at line 559.
    Found 16-bit comparator equal for signal <$n0067> created at line 599.
    Found 16-bit comparator equal for signal <$n0069> created at line 639.
    Found 16-bit comparator equal for signal <$n0071> created at line 679.
    Found 16-bit comparator equal for signal <$n0073> created at line 719.
    Found 16-bit comparator equal for signal <$n0075> created at line 759.
    Found 20-bit comparator equal for signal <$n0115> created at line 237.
    Found 16-bit comparator equal for signal <$n0118> created at line 319.
    Found 16-bit comparator equal for signal <$n0122> created at line 799.
    Found 16-bit comparator equal for signal <$n0124> created at line 919.
    Found 16-bit comparator equal for signal <$n0127> created at line 999.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 8.
FlipFlop SV_1 has been replicated 2 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     147  out of   1920     7%  
 Number of Slice Flip Flops:            87  out of   3840     2%  
 Number of 4 input LUTs:               265  out of   3840     6%  
 Number of bonded IOBs:                 37  out of    173    21%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 86    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.716ns (Maximum Frequency: 72.908MHz)
   Minimum input arrival time before clock: 8.195ns
   Maximum output required time after clock: 11.881ns
   Maximum combinational path delay: 13.218ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_9P6_50MHZ.gfl
deleting __projnav/CTRL_9P6_50MHZ_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <CTRL_9P6_50MHZ_VHDL> (Architecture <Behavioral>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Architecture behavioral of Entity ctrl_9p6_50mhz_vhdl is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <BYTE_OUT> is never assigned.
WARNING:Xst:1306 - Output <PARITY_OK> is never assigned.
WARNING:Xst:653 - Signal <n_SV_BR<0>> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <SV_BR<0>> is assigned but never used.
    Found 20-bit adder for signal <$n0056> created at line 210.
    Found 16-bit adder for signal <$n0057> created at line 210.
    Found 16-bit comparator equal for signal <$n0059> created at line 454.
    Found 16-bit comparator equal for signal <$n0061> created at line 494.
    Found 16-bit comparator equal for signal <$n0063> created at line 534.
    Found 16-bit comparator equal for signal <$n0065> created at line 574.
    Found 16-bit comparator equal for signal <$n0067> created at line 614.
    Found 16-bit comparator equal for signal <$n0069> created at line 654.
    Found 16-bit comparator equal for signal <$n0071> created at line 694.
    Found 16-bit comparator equal for signal <$n0073> created at line 734.
    Found 16-bit comparator equal for signal <$n0075> created at line 774.
    Found 20-bit comparator equal for signal <$n0115> created at line 252.
    Found 16-bit comparator equal for signal <$n0118> created at line 334.
    Found 16-bit comparator equal for signal <$n0122> created at line 814.
    Found 16-bit comparator equal for signal <$n0124> created at line 934.
    Found 16-bit comparator equal for signal <$n0127> created at line 1014.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 8.
FlipFlop SV_4 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 2 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     148  out of   1920     7%  
 Number of Slice Flip Flops:            88  out of   3840     2%  
 Number of 4 input LUTs:               267  out of   3840     6%  
 Number of bonded IOBs:                 37  out of    173    21%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 87    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.810ns (Maximum Frequency: 72.411MHz)
   Minimum input arrival time before clock: 8.152ns
   Maximum output required time after clock: 11.928ns
   Maximum combinational path delay: 13.175ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:3313 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 183. Undefined symbol 'ST_BR_00'.  Should it be: ST_BR_0?
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 183. ST_BR_00: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 205. Undefined symbol 'ST_BR_00'.  Should it be: ST_BR_0?
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 205. ST_BR_00: Undefined symbol (last report in this block)
ERROR:HDLParsers:409 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1086. Signal 'BYTE_VEC' BYTE_VEC is at left hand side of variable assignment statement.
ERROR:HDLParsers:409 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1089. Signal 'BYTE_VEC' BYTE_VEC is at left hand side of variable assignment statement.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1098. Object EN_BIT_0 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1099. Object EN_BIT_1 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1100. Object EN_BIT_2 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1101. Object EN_BIT_3 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1102. Object EN_BIT_4 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1103. Object EN_BIT_5 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1104. Object EN_BIT_6 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1105. Object EN_BIT_7 of mode OUT can not be read.
ERROR:HDLParsers:3367 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1106. 8 is not included in the index range, 7 downto 0, of array BYTE_VEC.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:409 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1086. Signal 'BYTE_VEC' BYTE_VEC is at left hand side of variable assignment statement.
ERROR:HDLParsers:409 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1089. Signal 'BYTE_VEC' BYTE_VEC is at left hand side of variable assignment statement.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1098. Object EN_BIT_0 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1099. Object EN_BIT_1 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1100. Object EN_BIT_2 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1101. Object EN_BIT_3 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1102. Object EN_BIT_4 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1103. Object EN_BIT_5 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1104. Object EN_BIT_6 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1105. Object EN_BIT_7 of mode OUT can not be read.
ERROR:HDLParsers:3367 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1106. 8 is not included in the index range, 7 downto 0, of array BYTE_VEC.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1098. Object EN_BIT_0 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1099. Object EN_BIT_1 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1100. Object EN_BIT_2 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1101. Object EN_BIT_3 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1102. Object EN_BIT_4 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1103. Object EN_BIT_5 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1104. Object EN_BIT_6 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1105. Object EN_BIT_7 of mode OUT can not be read.
ERROR:HDLParsers:3367 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1106. 8 is not included in the index range, 7 downto 0, of array BYTE_VEC.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1096. Object EN_BIT_0 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1096. Object EN_BIT_1 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1096. Object EN_BIT_2 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1096. Object EN_BIT_3 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1096. Object EN_BIT_4 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1096. Object EN_BIT_5 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1096. Object EN_BIT_6 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1096. Object EN_BIT_7 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1096. Object EN_BIT_8 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1098. Object EN_BIT_0 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1099. Object EN_BIT_1 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1100. Object EN_BIT_2 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1101. Object EN_BIT_3 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1102. Object EN_BIT_4 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1103. Object EN_BIT_5 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1104. Object EN_BIT_6 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1105. Object EN_BIT_7 of mode OUT can not be read.
ERROR:HDLParsers:3367 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1106. 8 is not included in the index range, 7 downto 0, of array BYTE_VEC.
WARNING:HDLParsers:1406 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1096. No sensitivity list and no wait in the process
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1096. Object EN_BIT_0 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1096. Object EN_BIT_1 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1096. Object EN_BIT_2 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1096. Object EN_BIT_3 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1096. Object EN_BIT_4 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1096. Object EN_BIT_5 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1096. Object EN_BIT_6 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1096. Object EN_BIT_7 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1096. Object EN_BIT_8 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1098. Object EN_BIT_0 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1099. Object EN_BIT_1 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1100. Object EN_BIT_2 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1101. Object EN_BIT_3 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1102. Object EN_BIT_4 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1103. Object EN_BIT_5 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1104. Object EN_BIT_6 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1105. Object EN_BIT_7 of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1106. Object EN_BIT_8 of mode OUT can not be read.
WARNING:HDLParsers:1406 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1096. No sensitivity list and no wait in the process
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Architecture behavioral of Entity ctrl_9p6_50mhz_vhdl is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <n_SV_BR> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <SV_BR_M> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <BYTE_OUT> is never assigned.
WARNING:Xst:1306 - Output <PARITY_OK> is never assigned.
WARNING:Xst:1780 - Signal <BYTE_VEC<8:1>> is never used or assigned.
WARNING:Xst:646 - Signal <BYTE_VEC<0>> is assigned but never used.
    Found 20-bit adder for signal <$n0056> created at line 218.
    Found 16-bit adder for signal <$n0057> created at line 218.
    Found 16-bit comparator equal for signal <$n0059> created at line 462.
    Found 16-bit comparator equal for signal <$n0061> created at line 502.
    Found 16-bit comparator equal for signal <$n0063> created at line 542.
    Found 16-bit comparator equal for signal <$n0065> created at line 582.
    Found 16-bit comparator equal for signal <$n0067> created at line 622.
    Found 16-bit comparator equal for signal <$n0069> created at line 662.
    Found 16-bit comparator equal for signal <$n0071> created at line 702.
    Found 16-bit comparator equal for signal <$n0073> created at line 742.
    Found 16-bit comparator equal for signal <$n0075> created at line 782.
    Found 20-bit comparator equal for signal <$n0115> created at line 260.
    Found 16-bit comparator equal for signal <$n0118> created at line 342.
    Found 16-bit comparator equal for signal <$n0122> created at line 822.
    Found 16-bit comparator equal for signal <$n0124> created at line 942.
    Found 16-bit comparator equal for signal <$n0127> created at line 1022.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 8.
FlipFlop SV_4 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 2 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     148  out of   1920     7%  
 Number of Slice Flip Flops:            88  out of   3840     2%  
 Number of 4 input LUTs:               267  out of   3840     6%  
 Number of bonded IOBs:                 37  out of    173    21%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 87    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.810ns (Maximum Frequency: 72.411MHz)
   Minimum input arrival time before clock: 8.152ns
   Maximum output required time after clock: 11.928ns
   Maximum combinational path delay: 13.175ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1089. Object BIT_VALUE of mode OUT can not be read.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1087. Object EN_BIT_0 of mode OUT can not be read.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1088. Object EN_BIT_0 of mode OUT can not be read.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:1202 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 114. Redeclaration of symbol EN_BIT_0.
ERROR:HDLParsers:1202 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 115. Redeclaration of symbol EN_BIT_1.
ERROR:HDLParsers:1202 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 116. Redeclaration of symbol EN_BIT_2.
ERROR:HDLParsers:1202 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 117. Redeclaration of symbol EN_BIT_3.
ERROR:HDLParsers:1202 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 118. Redeclaration of symbol EN_BIT_4.
ERROR:HDLParsers:1202 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 119. Redeclaration of symbol EN_BIT_5.
ERROR:HDLParsers:1202 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 120. Redeclaration of symbol EN_BIT_6.
ERROR:HDLParsers:1202 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 121. Redeclaration of symbol EN_BIT_7.
ERROR:HDLParsers:1202 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 122. Redeclaration of symbol EN_BIT_8.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1098. Object EN_BIT_0 of mode OUT can not be read.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Architecture behavioral of Entity ctrl_9p6_50mhz_vhdl is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd line 1083: The following signals are missing in the process sensitivity list:
   EN_BIT_0, BIT_VALUE.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <BYTE_OUT> is never assigned.
WARNING:Xst:1306 - Output <PARITY_OK> is never assigned.
WARNING:Xst:646 - Signal <EN_BIT_1> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_2> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_3> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_4> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_5> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_6> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_7> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_8> is assigned but never used.
WARNING:Xst:1780 - Signal <BYTE_VEC<8:1>> is never used or assigned.
WARNING:Xst:646 - Signal <BYTE_VEC<0>> is assigned but never used.
    Using one-hot encoding for signal <SV_BR>.
WARNING:Xst:737 - Found 2-bit latch for signal <n_SV_BR>.
    Found 20-bit adder for signal <$n0058> created at line 219.
    Found 16-bit adder for signal <$n0059> created at line 219.
    Found 16-bit comparator equal for signal <$n0061> created at line 463.
    Found 16-bit comparator equal for signal <$n0077> created at line 503.
    Found 16-bit comparator equal for signal <$n0079> created at line 543.
    Found 16-bit comparator equal for signal <$n0081> created at line 583.
    Found 16-bit comparator equal for signal <$n0083> created at line 623.
    Found 16-bit comparator equal for signal <$n0085> created at line 663.
    Found 16-bit comparator equal for signal <$n0087> created at line 703.
    Found 16-bit comparator equal for signal <$n0089> created at line 743.
    Found 16-bit comparator equal for signal <$n0091> created at line 783.
    Found 20-bit comparator equal for signal <$n0102> created at line 261.
    Found 16-bit comparator equal for signal <$n0105> created at line 343.
    Found 16-bit comparator equal for signal <$n0117> created at line 823.
    Found 16-bit comparator equal for signal <$n0119> created at line 943.
    Found 16-bit comparator equal for signal <$n0122> created at line 1023.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 2-bit register for signal <SV_BR>.
    Found 2-bit register for signal <SV_BR_M>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 8.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     141  out of   1920     7%  
 Number of Slice Flip Flops:            87  out of   3840     2%  
 Number of 4 input LUTs:               247  out of   3840     6%  
 Number of bonded IOBs:                 27  out of    173    15%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 86    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.611ns (Maximum Frequency: 79.296MHz)
   Minimum input arrival time before clock: 7.608ns
   Maximum output required time after clock: 11.160ns
   Maximum combinational path delay: 12.553ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Architecture behavioral of Entity ctrl_9p6_50mhz_vhdl is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd line 1083: The following signals are missing in the process sensitivity list:
   EN_BIT_0, BIT_VALUE.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <BYTE_OUT> is never assigned.
WARNING:Xst:1306 - Output <PARITY_OK> is never assigned.
WARNING:Xst:646 - Signal <EN_BIT_1> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_2> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_3> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_4> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_5> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_6> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_7> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_8> is assigned but never used.
WARNING:Xst:1780 - Signal <BYTE_VEC<8:1>> is never used or assigned.
WARNING:Xst:646 - Signal <BYTE_VEC<0>> is assigned but never used.
    Using one-hot encoding for signal <SV_BR>.
    Found 20-bit adder for signal <$n0059> created at line 219.
    Found 16-bit adder for signal <$n0060> created at line 219.
    Found 16-bit comparator equal for signal <$n0062> created at line 463.
    Found 16-bit comparator equal for signal <$n0078> created at line 503.
    Found 16-bit comparator equal for signal <$n0080> created at line 543.
    Found 16-bit comparator equal for signal <$n0082> created at line 583.
    Found 16-bit comparator equal for signal <$n0084> created at line 623.
    Found 16-bit comparator equal for signal <$n0086> created at line 663.
    Found 16-bit comparator equal for signal <$n0088> created at line 703.
    Found 16-bit comparator equal for signal <$n0090> created at line 743.
    Found 16-bit comparator equal for signal <$n0092> created at line 783.
    Found 20-bit comparator equal for signal <$n0103> created at line 261.
    Found 16-bit comparator equal for signal <$n0106> created at line 343.
    Found 16-bit comparator equal for signal <$n0118> created at line 823.
    Found 16-bit comparator equal for signal <$n0120> created at line 943.
    Found 16-bit comparator equal for signal <$n0123> created at line 1023.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 2-bit register for signal <SV_BR>.
    Found 2-bit register for signal <SV_BR_M>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 8.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     141  out of   1920     7%  
 Number of Slice Flip Flops:            87  out of   3840     2%  
 Number of 4 input LUTs:               247  out of   3840     6%  
 Number of bonded IOBs:                 27  out of    173    15%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 86    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.611ns (Maximum Frequency: 79.296MHz)
   Minimum input arrival time before clock: 7.608ns
   Maximum output required time after clock: 11.160ns
   Maximum combinational path delay: 12.553ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <BYTE_OUT> is never assigned.
WARNING:Xst:1306 - Output <PARITY_OK> is never assigned.
WARNING:Xst:646 - Signal <EN_BIT_1> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_2> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_3> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_4> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_5> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_6> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_7> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_8> is assigned but never used.
WARNING:Xst:1780 - Signal <BYTE_VEC<8:1>> is never used or assigned.
WARNING:Xst:646 - Signal <BYTE_VEC<0>> is assigned but never used.
    Using one-hot encoding for signal <SV_BR>.
    Found 20-bit adder for signal <$n0059> created at line 219.
    Found 16-bit adder for signal <$n0060> created at line 219.
    Found 16-bit comparator equal for signal <$n0062> created at line 463.
    Found 16-bit comparator equal for signal <$n0078> created at line 503.
    Found 16-bit comparator equal for signal <$n0080> created at line 543.
    Found 16-bit comparator equal for signal <$n0082> created at line 583.
    Found 16-bit comparator equal for signal <$n0084> created at line 623.
    Found 16-bit comparator equal for signal <$n0086> created at line 663.
    Found 16-bit comparator equal for signal <$n0088> created at line 703.
    Found 16-bit comparator equal for signal <$n0090> created at line 743.
    Found 16-bit comparator equal for signal <$n0092> created at line 783.
    Found 20-bit comparator equal for signal <$n0103> created at line 261.
    Found 16-bit comparator equal for signal <$n0106> created at line 343.
    Found 16-bit comparator equal for signal <$n0118> created at line 823.
    Found 16-bit comparator equal for signal <$n0120> created at line 943.
    Found 16-bit comparator equal for signal <$n0123> created at line 1023.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 2-bit register for signal <SV_BR>.
    Found 2-bit register for signal <SV_BR_M>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 8.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     141  out of   1920     7%  
 Number of Slice Flip Flops:            87  out of   3840     2%  
 Number of 4 input LUTs:               247  out of   3840     6%  
 Number of bonded IOBs:                 27  out of    173    15%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 86    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.611ns (Maximum Frequency: 79.296MHz)
   Minimum input arrival time before clock: 7.608ns
   Maximum output required time after clock: 11.160ns
   Maximum combinational path delay: 12.553ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:834 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1121. Signal n_SV_BR has a multi source.
--> 

Total memory usage is 48104 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:834 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1121. Signal n_SV_BR has a multi source.
--> 

Total memory usage is 48104 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <BYTE_OUT> is never assigned.
WARNING:Xst:1306 - Output <PARITY_OK> is never assigned.
WARNING:Xst:646 - Signal <EN_BIT_1> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_2> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_3> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_4> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_5> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_6> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_7> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_8> is assigned but never used.
WARNING:Xst:1780 - Signal <BYTE_VEC<8:1>> is never used or assigned.
WARNING:Xst:646 - Signal <BYTE_VEC<0>> is assigned but never used.
    Using one-hot encoding for signal <SV_BR>.
    Found 20-bit adder for signal <$n0059> created at line 219.
    Found 16-bit adder for signal <$n0060> created at line 219.
    Found 16-bit comparator equal for signal <$n0062> created at line 463.
    Found 16-bit comparator equal for signal <$n0078> created at line 503.
    Found 16-bit comparator equal for signal <$n0080> created at line 543.
    Found 16-bit comparator equal for signal <$n0082> created at line 583.
    Found 16-bit comparator equal for signal <$n0084> created at line 623.
    Found 16-bit comparator equal for signal <$n0086> created at line 663.
    Found 16-bit comparator equal for signal <$n0088> created at line 703.
    Found 16-bit comparator equal for signal <$n0090> created at line 743.
    Found 16-bit comparator equal for signal <$n0092> created at line 783.
    Found 20-bit comparator equal for signal <$n0103> created at line 261.
    Found 16-bit comparator equal for signal <$n0106> created at line 343.
    Found 16-bit comparator equal for signal <$n0118> created at line 823.
    Found 16-bit comparator equal for signal <$n0120> created at line 943.
    Found 16-bit comparator equal for signal <$n0123> created at line 1023.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 2-bit register for signal <SV_BR>.
    Found 2-bit register for signal <SV_BR_M>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 8.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     141  out of   1920     7%  
 Number of Slice Flip Flops:            87  out of   3840     2%  
 Number of 4 input LUTs:               247  out of   3840     6%  
 Number of bonded IOBs:                 27  out of    173    15%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 86    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.611ns (Maximum Frequency: 79.296MHz)
   Minimum input arrival time before clock: 7.608ns
   Maximum output required time after clock: 11.160ns
   Maximum combinational path delay: 12.553ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd line 1083: The following signals are missing in the process sensitivity list:
   EN_BIT_1.
INFO:Xst:1304 - Contents of register <BYTE_VEC<2>> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_VEC<3>> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_VEC<4>> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_VEC<5>> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_VEC<6>> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_VEC<7>> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_VEC<8>> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <BYTE_OUT> is never assigned.
WARNING:Xst:1306 - Output <PARITY_OK> is never assigned.
WARNING:Xst:646 - Signal <EN_BIT_2> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_3> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_4> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_5> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_6> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_7> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_8> is assigned but never used.
WARNING:Xst:646 - Signal <BYTE_VEC> is assigned but never used.
    Using one-hot encoding for signal <SV_BR>.
    Found 20-bit adder for signal <$n0061> created at line 219.
    Found 16-bit adder for signal <$n0062> created at line 219.
    Found 16-bit comparator equal for signal <$n0064> created at line 463.
    Found 16-bit comparator equal for signal <$n0066> created at line 503.
    Found 16-bit comparator equal for signal <$n0083> created at line 543.
    Found 16-bit comparator equal for signal <$n0085> created at line 583.
    Found 16-bit comparator equal for signal <$n0087> created at line 623.
    Found 16-bit comparator equal for signal <$n0089> created at line 663.
    Found 16-bit comparator equal for signal <$n0091> created at line 703.
    Found 16-bit comparator equal for signal <$n0093> created at line 743.
    Found 16-bit comparator equal for signal <$n0095> created at line 783.
    Found 20-bit comparator equal for signal <$n0106> created at line 261.
    Found 16-bit comparator equal for signal <$n0109> created at line 343.
    Found 16-bit comparator equal for signal <$n0120> created at line 823.
    Found 16-bit comparator equal for signal <$n0122> created at line 943.
    Found 16-bit comparator equal for signal <$n0125> created at line 1023.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 3-bit register for signal <SV_BR>.
    Found 3-bit register for signal <SV_BR_M>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 8.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     141  out of   1920     7%  
 Number of Slice Flip Flops:            87  out of   3840     2%  
 Number of 4 input LUTs:               247  out of   3840     6%  
 Number of bonded IOBs:                 27  out of    173    15%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 86    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.611ns (Maximum Frequency: 79.296MHz)
   Minimum input arrival time before clock: 7.608ns
   Maximum output required time after clock: 11.160ns
   Maximum combinational path delay: 12.553ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <BYTE_VEC<2>> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_VEC<3>> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_VEC<4>> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_VEC<5>> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_VEC<6>> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_VEC<7>> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_VEC<8>> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <BYTE_OUT> is never assigned.
WARNING:Xst:1306 - Output <PARITY_OK> is never assigned.
WARNING:Xst:646 - Signal <EN_BIT_2> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_3> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_4> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_5> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_6> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_7> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_8> is assigned but never used.
WARNING:Xst:646 - Signal <BYTE_VEC> is assigned but never used.
    Using one-hot encoding for signal <SV_BR>.
    Found 20-bit adder for signal <$n0061> created at line 219.
    Found 16-bit adder for signal <$n0062> created at line 219.
    Found 16-bit comparator equal for signal <$n0064> created at line 463.
    Found 16-bit comparator equal for signal <$n0066> created at line 503.
    Found 16-bit comparator equal for signal <$n0083> created at line 543.
    Found 16-bit comparator equal for signal <$n0085> created at line 583.
    Found 16-bit comparator equal for signal <$n0087> created at line 623.
    Found 16-bit comparator equal for signal <$n0089> created at line 663.
    Found 16-bit comparator equal for signal <$n0091> created at line 703.
    Found 16-bit comparator equal for signal <$n0093> created at line 743.
    Found 16-bit comparator equal for signal <$n0095> created at line 783.
    Found 20-bit comparator equal for signal <$n0106> created at line 261.
    Found 16-bit comparator equal for signal <$n0109> created at line 343.
    Found 16-bit comparator equal for signal <$n0120> created at line 823.
    Found 16-bit comparator equal for signal <$n0122> created at line 943.
    Found 16-bit comparator equal for signal <$n0125> created at line 1023.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 3-bit register for signal <SV_BR>.
    Found 3-bit register for signal <SV_BR_M>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 8.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     141  out of   1920     7%  
 Number of Slice Flip Flops:            87  out of   3840     2%  
 Number of 4 input LUTs:               247  out of   3840     6%  
 Number of bonded IOBs:                 27  out of    173    15%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 86    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.611ns (Maximum Frequency: 79.296MHz)
   Minimum input arrival time before clock: 7.608ns
   Maximum output required time after clock: 11.160ns
   Maximum combinational path delay: 12.553ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3458 - Because of erroneous VHDL in VHDL file C:\STUDY\UEBUNG\Studium\Profibus\CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd, automatic determination of correct order of compilation of files in project file ctrl_9p6_50mhz_vhdl_vhdl.prj is not possible. Please compile your vhdl file(s) individually to find and fix the error(s) in your vhdl file(s). Defaulting to compilation in the order vhdl file names appear in the project file.
Compiling vhdl file C:\STUDY\UEBUNG\Studium\Profibus\CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:3313 - C:\STUDY\UEBUNG\Studium\Profibus\CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1129. Undefined symbol 'f'.  Should it be: ff?
ERROR:HDLParsers:1209 - C:\STUDY\UEBUNG\Studium\Profibus\CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1129. f: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - C:\STUDY\UEBUNG\Studium\Profibus\CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1130. parse error, unexpected THEN, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:164 - C:\STUDY\UEBUNG\Studium\Profibus\CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1133. parse error, unexpected ELSE, expecting WHEN or END
ERROR:HDLParsers:164 - C:\STUDY\UEBUNG\Studium\Profibus\CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1147. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - C:\STUDY\UEBUNG\Studium\Profibus\CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1158. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - C:\STUDY\UEBUNG\Studium\Profibus\CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1169. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - C:\STUDY\UEBUNG\Studium\Profibus\CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1180. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:164 - C:\STUDY\UEBUNG\Studium\Profibus\CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1191. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:3312 - C:\STUDY\UEBUNG\Studium\Profibus\CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1196. Undefined symbol 'ST_BR_8'.
ERROR:HDLParsers:1209 - C:\STUDY\UEBUNG\Studium\Profibus\CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1196. ST_BR_8: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - C:\STUDY\UEBUNG\Studium\Profibus\CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1202. parse error, unexpected WHEN, expecting END
ERROR:HDLParsers:3312 - C:\STUDY\UEBUNG\Studium\Profibus\CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1207. Undefined symbol 'ST_BR_9'.
ERROR:HDLParsers:1209 - C:\STUDY\UEBUNG\Studium\Profibus\CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1207. ST_BR_9: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - C:\STUDY\UEBUNG\Studium\Profibus\CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1213. parse error, unexpected WHEN, expecting END
--> 

Total memory usage is 48104 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1191. Undefined symbol 'ST_BR_8'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1191. ST_BR_8: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1202. Undefined symbol 'ST_BR_9'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1202. ST_BR_9: Undefined symbol (last report in this block)
--> 

Total memory usage is 48104 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 74. parse error, unexpected IDENTIFIER, expecting COMMA or CLOSEPAR
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 81. Undefined symbol 'TYPE_STATE_BR'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 81. TYPE_STATE_BR: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 182. Undefined symbol 'n_SV_BR'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 182. n_SV_BR: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 186. Undefined symbol 'SV_BR_M'.
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 186. Undefined symbol 'ST_BR_0'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 186. ST_BR_0: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 192. SV_BR_M: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 204. Undefined symbol 'SV_BR_M'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 204. SV_BR_M: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 208. Undefined symbol 'SV_BR'.
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 208. Undefined symbol 'ST_BR_0'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 208. ST_BR_0: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 212. SV_BR: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1085. Undefined symbol 'SV_BR'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1085. SV_BR: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1085. Undefined symbol 'n_SV_BR'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1085. n_SV_BR: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1088. Undefined symbol 'ST_BR_0'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1088. ST_BR_0: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1101. Undefined symbol 'ST_BR_1'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1101. ST_BR_1: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1110. Undefined symbol 'ST_BR_2'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1110. ST_BR_2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1138. Undefined symbol 'ST_BR_3'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1138. ST_BR_3: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1149. Undefined symbol 'ST_BR_4'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1149. ST_BR_4: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1160. Undefined symbol 'ST_BR_5'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1160. ST_BR_5: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1171. Undefined symbol 'ST_BR_6'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1171. ST_BR_6: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1182. Undefined symbol 'ST_BR_7'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1182. ST_BR_7: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1193. Undefined symbol 'ST_BR_8'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1193. ST_BR_8: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1204. Undefined symbol 'ST_BR_9'.
ERROR:HDLParsers:1209 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1204. ST_BR_9: Undefined symbol (last report in this block)
--> 

Total memory usage is 48104 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd line 1085: The following signals are missing in the process sensitivity list:
   EN_BIT_2, EN_BIT_3, EN_BIT_4, EN_BIT_5, EN_BIT_6, EN_BIT_7, EN_BIT_8.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <BYTE_OUT> is never assigned.
WARNING:Xst:1306 - Output <PARITY_OK> is never assigned.
WARNING:Xst:646 - Signal <BYTE_VEC> is assigned but never used.
    Using one-hot encoding for signal <SV_BR>.
    Found 20-bit adder for signal <$n0075> created at line 221.
    Found 16-bit adder for signal <$n0076> created at line 221.
    Found 16-bit comparator equal for signal <$n0078> created at line 465.
    Found 16-bit comparator equal for signal <$n0080> created at line 505.
    Found 16-bit comparator equal for signal <$n0082> created at line 545.
    Found 16-bit comparator equal for signal <$n0084> created at line 585.
    Found 16-bit comparator equal for signal <$n0086> created at line 625.
    Found 16-bit comparator equal for signal <$n0088> created at line 665.
    Found 16-bit comparator equal for signal <$n0090> created at line 705.
    Found 16-bit comparator equal for signal <$n0092> created at line 745.
    Found 16-bit comparator equal for signal <$n0094> created at line 785.
    Found 20-bit comparator equal for signal <$n0134> created at line 263.
    Found 16-bit comparator equal for signal <$n0137> created at line 345.
    Found 16-bit comparator equal for signal <$n0141> created at line 825.
    Found 16-bit comparator equal for signal <$n0143> created at line 945.
    Found 16-bit comparator equal for signal <$n0146> created at line 1025.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 10-bit register for signal <SV_BR>.
    Found 10-bit register for signal <SV_BR_M>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 8.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     141  out of   1920     7%  
 Number of Slice Flip Flops:            87  out of   3840     2%  
 Number of 4 input LUTs:               247  out of   3840     6%  
 Number of bonded IOBs:                 27  out of    173    15%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 86    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.611ns (Maximum Frequency: 79.296MHz)
   Minimum input arrival time before clock: 7.608ns
   Maximum output required time after clock: 11.160ns
   Maximum combinational path delay: 12.553ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
WARNING:Xst:819 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd line 1085: The following signals are missing in the process sensitivity list:
   EN_BIT_8.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <BYTE_OUT> is never assigned.
WARNING:Xst:1306 - Output <PARITY_OK> is never assigned.
WARNING:Xst:646 - Signal <BYTE_VEC> is assigned but never used.
    Using one-hot encoding for signal <SV_BR>.
    Found 20-bit adder for signal <$n0075> created at line 221.
    Found 16-bit adder for signal <$n0076> created at line 221.
    Found 16-bit comparator equal for signal <$n0078> created at line 465.
    Found 16-bit comparator equal for signal <$n0080> created at line 505.
    Found 16-bit comparator equal for signal <$n0082> created at line 545.
    Found 16-bit comparator equal for signal <$n0084> created at line 585.
    Found 16-bit comparator equal for signal <$n0086> created at line 625.
    Found 16-bit comparator equal for signal <$n0088> created at line 665.
    Found 16-bit comparator equal for signal <$n0090> created at line 705.
    Found 16-bit comparator equal for signal <$n0092> created at line 745.
    Found 16-bit comparator equal for signal <$n0094> created at line 785.
    Found 20-bit comparator equal for signal <$n0134> created at line 263.
    Found 16-bit comparator equal for signal <$n0137> created at line 345.
    Found 16-bit comparator equal for signal <$n0141> created at line 825.
    Found 16-bit comparator equal for signal <$n0143> created at line 945.
    Found 16-bit comparator equal for signal <$n0146> created at line 1025.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 10-bit register for signal <SV_BR>.
    Found 10-bit register for signal <SV_BR_M>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 8.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     141  out of   1920     7%  
 Number of Slice Flip Flops:            87  out of   3840     2%  
 Number of 4 input LUTs:               247  out of   3840     6%  
 Number of bonded IOBs:                 27  out of    173    15%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 86    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.611ns (Maximum Frequency: 79.296MHz)
   Minimum input arrival time before clock: 7.608ns
   Maximum output required time after clock: 11.160ns
   Maximum combinational path delay: 12.553ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <BYTE_OUT> is never assigned.
WARNING:Xst:1306 - Output <PARITY_OK> is never assigned.
WARNING:Xst:646 - Signal <BYTE_VEC> is assigned but never used.
    Using one-hot encoding for signal <SV_BR>.
    Found 20-bit adder for signal <$n0075> created at line 221.
    Found 16-bit adder for signal <$n0076> created at line 221.
    Found 16-bit comparator equal for signal <$n0078> created at line 465.
    Found 16-bit comparator equal for signal <$n0080> created at line 505.
    Found 16-bit comparator equal for signal <$n0082> created at line 545.
    Found 16-bit comparator equal for signal <$n0084> created at line 585.
    Found 16-bit comparator equal for signal <$n0086> created at line 625.
    Found 16-bit comparator equal for signal <$n0088> created at line 665.
    Found 16-bit comparator equal for signal <$n0090> created at line 705.
    Found 16-bit comparator equal for signal <$n0092> created at line 745.
    Found 16-bit comparator equal for signal <$n0094> created at line 785.
    Found 20-bit comparator equal for signal <$n0134> created at line 263.
    Found 16-bit comparator equal for signal <$n0137> created at line 345.
    Found 16-bit comparator equal for signal <$n0141> created at line 825.
    Found 16-bit comparator equal for signal <$n0143> created at line 945.
    Found 16-bit comparator equal for signal <$n0146> created at line 1025.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 10-bit register for signal <SV_BR>.
    Found 10-bit register for signal <SV_BR_M>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 8.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     141  out of   1920     7%  
 Number of Slice Flip Flops:            87  out of   3840     2%  
 Number of 4 input LUTs:               247  out of   3840     6%  
 Number of bonded IOBs:                 27  out of    173    15%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 86    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.611ns (Maximum Frequency: 79.296MHz)
   Minimum input arrival time before clock: 7.608ns
   Maximum output required time after clock: 11.160ns
   Maximum combinational path delay: 12.553ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <BYTE_OUT> is never assigned.
WARNING:Xst:1306 - Output <PARITY_OK> is never assigned.
WARNING:Xst:646 - Signal <BYTE_VEC> is assigned but never used.
    Using one-hot encoding for signal <SV_BR>.
    Found 20-bit adder for signal <$n0075> created at line 221.
    Found 16-bit adder for signal <$n0076> created at line 221.
    Found 16-bit comparator equal for signal <$n0078> created at line 465.
    Found 16-bit comparator equal for signal <$n0080> created at line 505.
    Found 16-bit comparator equal for signal <$n0082> created at line 545.
    Found 16-bit comparator equal for signal <$n0084> created at line 585.
    Found 16-bit comparator equal for signal <$n0086> created at line 625.
    Found 16-bit comparator equal for signal <$n0088> created at line 665.
    Found 16-bit comparator equal for signal <$n0090> created at line 705.
    Found 16-bit comparator equal for signal <$n0092> created at line 745.
    Found 16-bit comparator equal for signal <$n0094> created at line 785.
    Found 20-bit comparator equal for signal <$n0134> created at line 263.
    Found 16-bit comparator equal for signal <$n0137> created at line 345.
    Found 16-bit comparator equal for signal <$n0141> created at line 825.
    Found 16-bit comparator equal for signal <$n0143> created at line 945.
    Found 16-bit comparator equal for signal <$n0146> created at line 1025.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 10-bit register for signal <SV_BR>.
    Found 10-bit register for signal <SV_BR_M>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 8.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     141  out of   1920     7%  
 Number of Slice Flip Flops:            87  out of   3840     2%  
 Number of 4 input LUTs:               247  out of   3840     6%  
 Number of bonded IOBs:                 27  out of    173    15%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 86    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.611ns (Maximum Frequency: 79.296MHz)
   Minimum input arrival time before clock: 7.608ns
   Maximum output required time after clock: 11.160ns
   Maximum combinational path delay: 12.553ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_9P6_50MHZ.gfl
deleting __projnav/CTRL_9P6_50MHZ_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <CTRL_9P6_50MHZ_VHDL> (Architecture <Behavioral>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Architecture behavioral of Entity ctrl_9p6_50mhz_vhdl is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <BYTE_OUT> is never assigned.
WARNING:Xst:1306 - Output <PARITY_OK> is never assigned.
WARNING:Xst:646 - Signal <BYTE_VEC> is assigned but never used.
    Using one-hot encoding for signal <SV_BR>.
    Found 20-bit adder for signal <$n0075> created at line 221.
    Found 16-bit adder for signal <$n0076> created at line 221.
    Found 16-bit comparator equal for signal <$n0078> created at line 465.
    Found 16-bit comparator equal for signal <$n0080> created at line 505.
    Found 16-bit comparator equal for signal <$n0082> created at line 545.
    Found 16-bit comparator equal for signal <$n0084> created at line 585.
    Found 16-bit comparator equal for signal <$n0086> created at line 625.
    Found 16-bit comparator equal for signal <$n0088> created at line 665.
    Found 16-bit comparator equal for signal <$n0090> created at line 705.
    Found 16-bit comparator equal for signal <$n0092> created at line 745.
    Found 16-bit comparator equal for signal <$n0094> created at line 785.
    Found 20-bit comparator equal for signal <$n0134> created at line 263.
    Found 16-bit comparator equal for signal <$n0137> created at line 345.
    Found 16-bit comparator equal for signal <$n0141> created at line 825.
    Found 16-bit comparator equal for signal <$n0143> created at line 945.
    Found 16-bit comparator equal for signal <$n0146> created at line 1025.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 10-bit register for signal <SV_BR>.
    Found 10-bit register for signal <SV_BR_M>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 7
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 8.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     141  out of   1920     7%  
 Number of Slice Flip Flops:            87  out of   3840     2%  
 Number of 4 input LUTs:               247  out of   3840     6%  
 Number of bonded IOBs:                 27  out of    173    15%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 86    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.611ns (Maximum Frequency: 79.296MHz)
   Minimum input arrival time before clock: 7.608ns
   Maximum output required time after clock: 11.160ns
   Maximum combinational path delay: 12.553ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:409 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1293. Signal 'TMP00' TMP00 is at left hand side of variable assignment statement.
ERROR:HDLParsers:409 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1294. Signal 'TMP01' TMP01 is at left hand side of variable assignment statement.
ERROR:HDLParsers:409 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1295. Signal 'TMP02' TMP02 is at left hand side of variable assignment statement.
ERROR:HDLParsers:409 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1296. Signal 'TMP03' TMP03 is at left hand side of variable assignment statement.
ERROR:HDLParsers:409 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1298. Signal 'TMP10' TMP10 is at left hand side of variable assignment statement.
ERROR:HDLParsers:409 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1299. Signal 'TMP11' TMP11 is at left hand side of variable assignment statement.
ERROR:HDLParsers:409 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1301. Signal 'TMP20' TMP20 is at left hand side of variable assignment statement.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Architecture behavioral of Entity ctrl_9p6_50mhz_vhdl is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
    Using one-hot encoding for signal <SV_BR>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_8>.
    Found 20-bit adder for signal <$n0075> created at line 229.
    Found 16-bit adder for signal <$n0076> created at line 229.
    Found 16-bit comparator equal for signal <$n0078> created at line 473.
    Found 16-bit comparator equal for signal <$n0080> created at line 513.
    Found 16-bit comparator equal for signal <$n0082> created at line 553.
    Found 16-bit comparator equal for signal <$n0084> created at line 593.
    Found 16-bit comparator equal for signal <$n0086> created at line 633.
    Found 16-bit comparator equal for signal <$n0088> created at line 673.
    Found 16-bit comparator equal for signal <$n0090> created at line 713.
    Found 16-bit comparator equal for signal <$n0092> created at line 753.
    Found 16-bit comparator equal for signal <$n0094> created at line 793.
    Found 20-bit comparator equal for signal <$n0153> created at line 271.
    Found 16-bit comparator equal for signal <$n0156> created at line 353.
    Found 16-bit comparator equal for signal <$n0160> created at line 833.
    Found 16-bit comparator equal for signal <$n0162> created at line 953.
    Found 16-bit comparator equal for signal <$n0165> created at line 1033.
    Found 1-bit xor9 for signal <$n0182> created at line 1303.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 10-bit register for signal <SV_BR>.
    Found 10-bit register for signal <SV_BR_M>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 9
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
 10-bit register                   : 2
# Latches                          : 9
 1-bit latch                       : 9
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 9.
FlipFlop SV_4 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 2 time(s)
FlipFlop SV_3 has been replicated 2 time(s)
Latch BYTE_VEC_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     193  out of   1920    10%  
 Number of Slice Flip Flops:           127  out of   3840     3%  
 Number of 4 input LUTs:               335  out of   3840     8%  
 Number of bonded IOBs:                 36  out of    173    20%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 109   |
CLK_IO                             | BUFGP                  | 1     |
_n0125(_n01251:O)                  | NONE(*)(BYTE_VEC_0_1)  | 2     |
_n0126(_n01261:O)                  | NONE(*)(BYTE_VEC_1)    | 2     |
_n0127(_n01271:O)                  | NONE(*)(BYTE_VEC_2)    | 2     |
_n0128(_n01281:O)                  | NONE(*)(BYTE_VEC_3_1)  | 2     |
_n0129(_n01291:O)                  | NONE(*)(BYTE_VEC_4_1)  | 2     |
_n0130(_n01301:O)                  | NONE(*)(BYTE_VEC_5)    | 2     |
_n0131(_n01311:O)                  | NONE(*)(BYTE_VEC_6_1)  | 2     |
_n0132(_n01321:O)                  | NONE(*)(BYTE_VEC_7_1)  | 2     |
_n0133(_n01331:O)                  | NONE(*)(BYTE_VEC_8)    | 1     |
-----------------------------------+------------------------+-------+
(*) These 9 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.574ns (Maximum Frequency: 68.615MHz)
   Minimum input arrival time before clock: 8.645ns
   Maximum output required time after clock: 11.072ns
   Maximum combinational path delay: 12.409ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
    Using one-hot encoding for signal <SV_BR>.
    Found 20-bit adder for signal <$n0075> created at line 229.
    Found 16-bit adder for signal <$n0076> created at line 229.
    Found 16-bit comparator equal for signal <$n0078> created at line 473.
    Found 16-bit comparator equal for signal <$n0080> created at line 513.
    Found 16-bit comparator equal for signal <$n0082> created at line 553.
    Found 16-bit comparator equal for signal <$n0084> created at line 593.
    Found 16-bit comparator equal for signal <$n0086> created at line 633.
    Found 16-bit comparator equal for signal <$n0088> created at line 673.
    Found 16-bit comparator equal for signal <$n0090> created at line 713.
    Found 16-bit comparator equal for signal <$n0092> created at line 753.
    Found 16-bit comparator equal for signal <$n0094> created at line 793.
    Found 20-bit comparator equal for signal <$n0135> created at line 271.
    Found 16-bit comparator equal for signal <$n0138> created at line 353.
    Found 16-bit comparator equal for signal <$n0142> created at line 833.
    Found 16-bit comparator equal for signal <$n0144> created at line 953.
    Found 16-bit comparator equal for signal <$n0147> created at line 1033.
    Found 1-bit xor9 for signal <$n0164> created at line 1375.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 10-bit register for signal <SV_BR>.
    Found 10-bit register for signal <SV_BR_M>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 9
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
 10-bit register                   : 2
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 9.
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_4 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     178  out of   1920     9%  
 Number of Slice Flip Flops:           109  out of   3840     2%  
 Number of 4 input LUTs:               320  out of   3840     8%  
 Number of bonded IOBs:                 36  out of    173    20%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 108   |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.574ns (Maximum Frequency: 68.615MHz)
   Minimum input arrival time before clock: 8.645ns
   Maximum output required time after clock: 11.351ns
   Maximum combinational path delay: 12.653ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
    Using one-hot encoding for signal <SV_BR>.
    Found 20-bit adder for signal <$n0075> created at line 229.
    Found 16-bit adder for signal <$n0076> created at line 229.
    Found 16-bit comparator equal for signal <$n0078> created at line 473.
    Found 16-bit comparator equal for signal <$n0080> created at line 513.
    Found 16-bit comparator equal for signal <$n0082> created at line 553.
    Found 16-bit comparator equal for signal <$n0084> created at line 593.
    Found 16-bit comparator equal for signal <$n0086> created at line 633.
    Found 16-bit comparator equal for signal <$n0088> created at line 673.
    Found 16-bit comparator equal for signal <$n0090> created at line 713.
    Found 16-bit comparator equal for signal <$n0092> created at line 753.
    Found 16-bit comparator equal for signal <$n0094> created at line 793.
    Found 20-bit comparator equal for signal <$n0135> created at line 271.
    Found 16-bit comparator equal for signal <$n0138> created at line 353.
    Found 16-bit comparator equal for signal <$n0142> created at line 833.
    Found 16-bit comparator equal for signal <$n0144> created at line 953.
    Found 16-bit comparator equal for signal <$n0147> created at line 1033.
    Found 1-bit xor9 for signal <$n0164> created at line 1375.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 10-bit register for signal <SV_BR>.
    Found 10-bit register for signal <SV_BR_M>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 9
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
 10-bit register                   : 2
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 9.
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_4 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     178  out of   1920     9%  
 Number of Slice Flip Flops:           109  out of   3840     2%  
 Number of 4 input LUTs:               320  out of   3840     8%  
 Number of bonded IOBs:                 36  out of    173    20%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 108   |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.574ns (Maximum Frequency: 68.615MHz)
   Minimum input arrival time before clock: 8.645ns
   Maximum output required time after clock: 11.351ns
   Maximum combinational path delay: 12.653ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_9P6_50MHZ.gfl
deleting __projnav/CTRL_9P6_50MHZ_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:1401 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1093. Object BYTE_OUT of mode OUT can not be read.
ERROR:HDLParsers:3367 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1348. 8 is not included in the index range, 7 downto 0, of array BYTE_OUT.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:3367 - C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1348. 8 is not included in the index range, 7 downto 0, of array BYTE_OUT.
ERROR: XST failed
Process "Check Syntax" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <CTRL_9P6_50MHZ_VHDL> (Architecture <Behavioral>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Architecture behavioral of Entity ctrl_9p6_50mhz_vhdl is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <BYTE_OUT<0>> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_OUT<1>> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_OUT<2>> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_OUT<3>> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_OUT<4>> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_OUT<5>> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_OUT<6>> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <BYTE_OUT<7>> in unit <ctrl_9p6_50mhz_vhdl> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
    Using one-hot encoding for signal <SV_BR>.
    Found 20-bit adder for signal <$n0075> created at line 229.
    Found 16-bit adder for signal <$n0076> created at line 229.
    Found 16-bit comparator equal for signal <$n0078> created at line 473.
    Found 16-bit comparator equal for signal <$n0080> created at line 513.
    Found 16-bit comparator equal for signal <$n0082> created at line 553.
    Found 16-bit comparator equal for signal <$n0084> created at line 593.
    Found 16-bit comparator equal for signal <$n0086> created at line 633.
    Found 16-bit comparator equal for signal <$n0088> created at line 673.
    Found 16-bit comparator equal for signal <$n0090> created at line 713.
    Found 16-bit comparator equal for signal <$n0092> created at line 753.
    Found 16-bit comparator equal for signal <$n0094> created at line 793.
    Found 20-bit comparator equal for signal <$n0135> created at line 271.
    Found 16-bit comparator equal for signal <$n0138> created at line 353.
    Found 16-bit comparator equal for signal <$n0142> created at line 833.
    Found 16-bit comparator equal for signal <$n0144> created at line 953.
    Found 16-bit comparator equal for signal <$n0147> created at line 1033.
    Found 1-bit xor9 for signal <$n0164> created at line 1375.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 10-bit register for signal <SV_BR>.
    Found 10-bit register for signal <SV_BR_M>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 9
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
 10-bit register                   : 2
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 9.
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_4 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     178  out of   1920     9%  
 Number of Slice Flip Flops:           109  out of   3840     2%  
 Number of 4 input LUTs:               321  out of   3840     8%  
 Number of bonded IOBs:                 36  out of    173    20%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 108   |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.574ns (Maximum Frequency: 68.615MHz)
   Minimum input arrival time before clock: 8.645ns
   Maximum output required time after clock: 11.351ns
   Maximum combinational path delay: 12.653ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_9P6_50MHZ.gfl
deleting __projnav/CTRL_9P6_50MHZ_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <CTRL_9P6_50MHZ_VHDL> (Architecture <Behavioral>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Architecture behavioral of Entity ctrl_9p6_50mhz_vhdl is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <BYTE_OUT> is never assigned.
    Using one-hot encoding for signal <SV_BR>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_7>.
    Found 20-bit adder for signal <$n0075> created at line 229.
    Found 16-bit adder for signal <$n0076> created at line 229.
    Found 16-bit comparator equal for signal <$n0078> created at line 473.
    Found 16-bit comparator equal for signal <$n0080> created at line 513.
    Found 16-bit comparator equal for signal <$n0082> created at line 553.
    Found 16-bit comparator equal for signal <$n0084> created at line 593.
    Found 16-bit comparator equal for signal <$n0086> created at line 633.
    Found 16-bit comparator equal for signal <$n0088> created at line 673.
    Found 16-bit comparator equal for signal <$n0090> created at line 713.
    Found 16-bit comparator equal for signal <$n0092> created at line 753.
    Found 16-bit comparator equal for signal <$n0094> created at line 793.
    Found 20-bit comparator equal for signal <$n0151> created at line 271.
    Found 16-bit comparator equal for signal <$n0154> created at line 353.
    Found 16-bit comparator equal for signal <$n0158> created at line 833.
    Found 16-bit comparator equal for signal <$n0160> created at line 953.
    Found 16-bit comparator equal for signal <$n0163> created at line 1033.
    Found 1-bit xor9 for signal <$n0180> created at line 1375.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 10-bit register for signal <SV_BR>.
    Found 10-bit register for signal <SV_BR_M>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 9
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
 10-bit register                   : 2
# Latches                          : 8
 1-bit latch                       : 8
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 10.
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_4 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     183  out of   1920     9%  
 Number of Slice Flip Flops:           117  out of   3840     3%  
 Number of 4 input LUTs:               336  out of   3840     8%  
 Number of bonded IOBs:                 28  out of    173    16%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 108   |
CLK_IO                             | BUFGP                  | 1     |
_n0124(_n01241:O)                  | NONE(*)(BYTE_VEC_0)    | 1     |
_n0125(_n01251:O)                  | NONE(*)(BYTE_VEC_1)    | 1     |
_n0126(_n01261:O)                  | NONE(*)(BYTE_VEC_2)    | 1     |
_n0127(_n0127:O)                   | NONE(*)(BYTE_VEC_3)    | 1     |
_n0128(_n0128:O)                   | NONE(*)(BYTE_VEC_4)    | 1     |
_n0129(_n0129:O)                   | NONE(*)(BYTE_VEC_5)    | 1     |
_n0130(_n013010:O)                 | NONE(*)(BYTE_VEC_6)    | 1     |
_n0131(_n013113:O)                 | NONE(*)(BYTE_VEC_7)    | 1     |
-----------------------------------+------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.574ns (Maximum Frequency: 68.615MHz)
   Minimum input arrival time before clock: 8.645ns
   Maximum output required time after clock: 11.351ns
   Maximum combinational path delay: 12.653ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Architecture behavioral of Entity ctrl_9p6_50mhz_vhdl is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:1306 - Output <BYTE_OUT> is never assigned.
    Using one-hot encoding for signal <SV_BR>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_8>.
    Found 20-bit adder for signal <$n0075> created at line 229.
    Found 16-bit adder for signal <$n0076> created at line 229.
    Found 16-bit comparator equal for signal <$n0078> created at line 473.
    Found 16-bit comparator equal for signal <$n0080> created at line 513.
    Found 16-bit comparator equal for signal <$n0082> created at line 553.
    Found 16-bit comparator equal for signal <$n0084> created at line 593.
    Found 16-bit comparator equal for signal <$n0086> created at line 633.
    Found 16-bit comparator equal for signal <$n0088> created at line 673.
    Found 16-bit comparator equal for signal <$n0090> created at line 713.
    Found 16-bit comparator equal for signal <$n0092> created at line 753.
    Found 16-bit comparator equal for signal <$n0094> created at line 793.
    Found 20-bit comparator equal for signal <$n0153> created at line 271.
    Found 16-bit comparator equal for signal <$n0156> created at line 353.
    Found 16-bit comparator equal for signal <$n0160> created at line 833.
    Found 16-bit comparator equal for signal <$n0162> created at line 953.
    Found 16-bit comparator equal for signal <$n0165> created at line 1033.
    Found 1-bit xor9 for signal <$n0182> created at line 1375.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 10-bit register for signal <SV_BR>.
    Found 10-bit register for signal <SV_BR_M>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 9
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
 10-bit register                   : 2
# Latches                          : 9
 1-bit latch                       : 9
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 9.
FlipFlop SV_4 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 2 time(s)
FlipFlop SV_3 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     188  out of   1920     9%  
 Number of Slice Flip Flops:           119  out of   3840     3%  
 Number of 4 input LUTs:               335  out of   3840     8%  
 Number of bonded IOBs:                 28  out of    173    16%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 109   |
CLK_IO                             | BUFGP                  | 1     |
_n0125(_n01251:O)                  | NONE(*)(BYTE_VEC_0)    | 1     |
_n0126(_n01261:O)                  | NONE(*)(BYTE_VEC_1)    | 1     |
_n0127(_n01271:O)                  | NONE(*)(BYTE_VEC_2)    | 1     |
_n0128(_n01281:O)                  | NONE(*)(BYTE_VEC_3)    | 1     |
_n0129(_n01291:O)                  | NONE(*)(BYTE_VEC_4)    | 1     |
_n0130(_n01301:O)                  | NONE(*)(BYTE_VEC_5)    | 1     |
_n0131(_n01311:O)                  | NONE(*)(BYTE_VEC_6)    | 1     |
_n0132(_n01321:O)                  | NONE(*)(BYTE_VEC_7)    | 1     |
_n0133(_n01331:O)                  | NONE(*)(BYTE_VEC_8)    | 1     |
-----------------------------------+------------------------+-------+
(*) These 9 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.574ns (Maximum Frequency: 68.615MHz)
   Minimum input arrival time before clock: 8.645ns
   Maximum output required time after clock: 11.072ns
   Maximum combinational path delay: 12.409ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_9P6_50MHZ.gfl
deleting __projnav/CTRL_9P6_50MHZ_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <CTRL_9P6_50MHZ_VHDL> (Architecture <Behavioral>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Architecture behavioral of Entity ctrl_9p6_50mhz_vhdl is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
    Using one-hot encoding for signal <SV_BR>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_8>.
    Found 20-bit adder for signal <$n0075> created at line 229.
    Found 16-bit adder for signal <$n0076> created at line 229.
    Found 16-bit comparator equal for signal <$n0078> created at line 473.
    Found 16-bit comparator equal for signal <$n0080> created at line 513.
    Found 16-bit comparator equal for signal <$n0082> created at line 553.
    Found 16-bit comparator equal for signal <$n0084> created at line 593.
    Found 16-bit comparator equal for signal <$n0086> created at line 633.
    Found 16-bit comparator equal for signal <$n0088> created at line 673.
    Found 16-bit comparator equal for signal <$n0090> created at line 713.
    Found 16-bit comparator equal for signal <$n0092> created at line 753.
    Found 16-bit comparator equal for signal <$n0094> created at line 793.
    Found 20-bit comparator equal for signal <$n0153> created at line 271.
    Found 16-bit comparator equal for signal <$n0156> created at line 353.
    Found 16-bit comparator equal for signal <$n0160> created at line 833.
    Found 16-bit comparator equal for signal <$n0162> created at line 953.
    Found 16-bit comparator equal for signal <$n0165> created at line 1033.
    Found 1-bit xor9 for signal <$n0182> created at line 1375.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 10-bit register for signal <SV_BR>.
    Found 10-bit register for signal <SV_BR_M>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 9
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
 10-bit register                   : 2
# Latches                          : 9
 1-bit latch                       : 9
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 9.
FlipFlop SV_4 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 2 time(s)
FlipFlop SV_3 has been replicated 2 time(s)
Latch BYTE_VEC_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     193  out of   1920    10%  
 Number of Slice Flip Flops:           127  out of   3840     3%  
 Number of 4 input LUTs:               335  out of   3840     8%  
 Number of bonded IOBs:                 36  out of    173    20%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 109   |
CLK_IO                             | BUFGP                  | 1     |
_n0125(_n01251:O)                  | NONE(*)(BYTE_VEC_0_1)  | 2     |
_n0126(_n01261:O)                  | NONE(*)(BYTE_VEC_1)    | 2     |
_n0127(_n01271:O)                  | NONE(*)(BYTE_VEC_2)    | 2     |
_n0128(_n01281:O)                  | NONE(*)(BYTE_VEC_3_1)  | 2     |
_n0129(_n01291:O)                  | NONE(*)(BYTE_VEC_4_1)  | 2     |
_n0130(_n01301:O)                  | NONE(*)(BYTE_VEC_5)    | 2     |
_n0131(_n01311:O)                  | NONE(*)(BYTE_VEC_6_1)  | 2     |
_n0132(_n01321:O)                  | NONE(*)(BYTE_VEC_7_1)  | 2     |
_n0133(_n01331:O)                  | NONE(*)(BYTE_VEC_8)    | 1     |
-----------------------------------+------------------------+-------+
(*) These 9 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.574ns (Maximum Frequency: 68.615MHz)
   Minimum input arrival time before clock: 8.645ns
   Maximum output required time after clock: 11.072ns
   Maximum combinational path delay: 12.409ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_9P6_50MHZ.gfl
deleting __projnav/CTRL_9P6_50MHZ_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <CTRL_9P6_50MHZ_VHDL> (Architecture <Behavioral>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Architecture behavioral of Entity ctrl_9p6_50mhz_vhdl is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
    Using one-hot encoding for signal <SV_BR>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_8>.
    Found 20-bit adder for signal <$n0174> created at line 229.
    Found 16-bit adder for signal <$n0175> created at line 229.
    Found 16-bit comparator equal for signal <$n0177> created at line 473.
    Found 16-bit comparator equal for signal <$n0179> created at line 513.
    Found 16-bit comparator equal for signal <$n0181> created at line 553.
    Found 16-bit comparator equal for signal <$n0183> created at line 593.
    Found 16-bit comparator equal for signal <$n0185> created at line 633.
    Found 16-bit comparator equal for signal <$n0187> created at line 673.
    Found 16-bit comparator equal for signal <$n0189> created at line 713.
    Found 16-bit comparator equal for signal <$n0191> created at line 753.
    Found 16-bit comparator equal for signal <$n0193> created at line 793.
    Found 20-bit comparator equal for signal <$n0244> created at line 271.
    Found 16-bit comparator equal for signal <$n0247> created at line 353.
    Found 16-bit comparator equal for signal <$n0251> created at line 833.
    Found 16-bit comparator equal for signal <$n0253> created at line 953.
    Found 16-bit comparator equal for signal <$n0256> created at line 1033.
    Found 1-bit xor9 for signal <$n0273> created at line 1384.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 10-bit register for signal <SV_BR>.
    Found 10-bit register for signal <SV_BR_M>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 9
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
 10-bit register                   : 2
# Latches                          : 9
 1-bit latch                       : 9
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 10.
FlipFlop SV_4 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 2 time(s)
FlipFlop SV_3 has been replicated 2 time(s)
Latch BYTE_VEC_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     185  out of   1920     9%  
 Number of Slice Flip Flops:           127  out of   3840     3%  
 Number of 4 input LUTs:               338  out of   3840     8%  
 Number of bonded IOBs:                 36  out of    173    20%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 109   |
CLK_IO                             | BUFGP                  | 1     |
_n0302(_n0302274:O)                | NONE(*)(BYTE_VEC_6_1)  | 17    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.682ns (Maximum Frequency: 68.111MHz)
   Minimum input arrival time before clock: 8.678ns
   Maximum output required time after clock: 11.592ns
   Maximum combinational path delay: 12.929ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "View RTL Schematic".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
    Using one-hot encoding for signal <SV_BR>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_8>.
    Found 20-bit adder for signal <$n0165> created at line 229.
    Found 16-bit adder for signal <$n0166> created at line 229.
    Found 16-bit comparator equal for signal <$n0168> created at line 473.
    Found 16-bit comparator equal for signal <$n0170> created at line 513.
    Found 16-bit comparator equal for signal <$n0172> created at line 553.
    Found 16-bit comparator equal for signal <$n0174> created at line 593.
    Found 16-bit comparator equal for signal <$n0176> created at line 633.
    Found 16-bit comparator equal for signal <$n0178> created at line 673.
    Found 16-bit comparator equal for signal <$n0180> created at line 713.
    Found 16-bit comparator equal for signal <$n0182> created at line 753.
    Found 16-bit comparator equal for signal <$n0184> created at line 793.
    Found 20-bit comparator equal for signal <$n0235> created at line 271.
    Found 16-bit comparator equal for signal <$n0238> created at line 353.
    Found 16-bit comparator equal for signal <$n0242> created at line 833.
    Found 16-bit comparator equal for signal <$n0244> created at line 953.
    Found 16-bit comparator equal for signal <$n0247> created at line 1033.
    Found 1-bit xor9 for signal <$n0265> created at line 1384.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 10-bit register for signal <SV_BR>.
    Found 10-bit register for signal <SV_BR_M>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 9
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
 10-bit register                   : 2
# Latches                          : 9
 1-bit latch                       : 9
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

=========================================================================
*                            Final Report                               *
=========================================================================
Completed process "View RTL Schematic".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Architecture behavioral of Entity ctrl_9p6_50mhz_vhdl is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
    Using one-hot encoding for signal <SV_BR>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_8>.
    Found 20-bit adder for signal <$n0165> created at line 229.
    Found 16-bit adder for signal <$n0166> created at line 229.
    Found 16-bit comparator equal for signal <$n0168> created at line 473.
    Found 16-bit comparator equal for signal <$n0170> created at line 513.
    Found 16-bit comparator equal for signal <$n0172> created at line 553.
    Found 16-bit comparator equal for signal <$n0174> created at line 593.
    Found 16-bit comparator equal for signal <$n0176> created at line 633.
    Found 16-bit comparator equal for signal <$n0178> created at line 673.
    Found 16-bit comparator equal for signal <$n0180> created at line 713.
    Found 16-bit comparator equal for signal <$n0182> created at line 753.
    Found 16-bit comparator equal for signal <$n0184> created at line 793.
    Found 20-bit comparator equal for signal <$n0235> created at line 271.
    Found 16-bit comparator equal for signal <$n0238> created at line 353.
    Found 16-bit comparator equal for signal <$n0242> created at line 833.
    Found 16-bit comparator equal for signal <$n0244> created at line 953.
    Found 16-bit comparator equal for signal <$n0247> created at line 1033.
    Found 1-bit xor9 for signal <$n0265> created at line 1384.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 10-bit register for signal <SV_BR>.
    Found 10-bit register for signal <SV_BR_M>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 9
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
 10-bit register                   : 2
# Latches                          : 9
 1-bit latch                       : 9
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 10.
FlipFlop SV_4 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 2 time(s)
FlipFlop SV_3 has been replicated 2 time(s)
Latch BYTE_VEC_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     190  out of   1920     9%  
 Number of Slice Flip Flops:           127  out of   3840     3%  
 Number of 4 input LUTs:               342  out of   3840     8%  
 Number of bonded IOBs:                 36  out of    173    20%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 109   |
CLK_IO                             | BUFGP                  | 1     |
_n0295(_n0295262:O)                | NONE(*)(BYTE_VEC_0_1)  | 17    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.754ns (Maximum Frequency: 67.778MHz)
   Minimum input arrival time before clock: 8.735ns
   Maximum output required time after clock: 11.592ns
   Maximum combinational path delay: 12.929ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
    Using one-hot encoding for signal <SV_BR>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_8>.
    Found 20-bit adder for signal <$n0165> created at line 229.
    Found 16-bit adder for signal <$n0166> created at line 229.
    Found 16-bit comparator equal for signal <$n0168> created at line 473.
    Found 16-bit comparator equal for signal <$n0170> created at line 513.
    Found 16-bit comparator equal for signal <$n0172> created at line 553.
    Found 16-bit comparator equal for signal <$n0174> created at line 593.
    Found 16-bit comparator equal for signal <$n0176> created at line 633.
    Found 16-bit comparator equal for signal <$n0178> created at line 673.
    Found 16-bit comparator equal for signal <$n0180> created at line 713.
    Found 16-bit comparator equal for signal <$n0182> created at line 753.
    Found 16-bit comparator equal for signal <$n0184> created at line 793.
    Found 20-bit comparator equal for signal <$n0235> created at line 271.
    Found 16-bit comparator equal for signal <$n0238> created at line 353.
    Found 16-bit comparator equal for signal <$n0242> created at line 833.
    Found 16-bit comparator equal for signal <$n0244> created at line 953.
    Found 16-bit comparator equal for signal <$n0247> created at line 1033.
    Found 1-bit xor9 for signal <$n0265> created at line 1384.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 10-bit register for signal <SV_BR>.
    Found 10-bit register for signal <SV_BR_M>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 9
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
 10-bit register                   : 2
# Latches                          : 9
 1-bit latch                       : 9
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 10.
FlipFlop SV_4 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 2 time(s)
FlipFlop SV_3 has been replicated 2 time(s)
Latch BYTE_VEC_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     190  out of   1920     9%  
 Number of Slice Flip Flops:           127  out of   3840     3%  
 Number of 4 input LUTs:               342  out of   3840     8%  
 Number of bonded IOBs:                 36  out of    173    20%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 109   |
CLK_IO                             | BUFGP                  | 1     |
_n0295(_n0295262:O)                | NONE(*)(BYTE_VEC_0_1)  | 17    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.754ns (Maximum Frequency: 67.778MHz)
   Minimum input arrival time before clock: 8.735ns
   Maximum output required time after clock: 11.592ns
   Maximum combinational path delay: 12.929ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
    Using one-hot encoding for signal <SV_BR>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_8>.
    Found 20-bit adder for signal <$n0165> created at line 229.
    Found 16-bit adder for signal <$n0166> created at line 229.
    Found 16-bit comparator equal for signal <$n0168> created at line 473.
    Found 16-bit comparator equal for signal <$n0170> created at line 513.
    Found 16-bit comparator equal for signal <$n0172> created at line 553.
    Found 16-bit comparator equal for signal <$n0174> created at line 593.
    Found 16-bit comparator equal for signal <$n0176> created at line 633.
    Found 16-bit comparator equal for signal <$n0178> created at line 673.
    Found 16-bit comparator equal for signal <$n0180> created at line 713.
    Found 16-bit comparator equal for signal <$n0182> created at line 753.
    Found 16-bit comparator equal for signal <$n0184> created at line 793.
    Found 20-bit comparator equal for signal <$n0235> created at line 271.
    Found 16-bit comparator equal for signal <$n0238> created at line 353.
    Found 16-bit comparator equal for signal <$n0242> created at line 833.
    Found 16-bit comparator equal for signal <$n0244> created at line 953.
    Found 16-bit comparator equal for signal <$n0247> created at line 1033.
    Found 1-bit xor9 for signal <$n0265> created at line 1348.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 10-bit register for signal <SV_BR>.
    Found 10-bit register for signal <SV_BR_M>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 9
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
 10-bit register                   : 2
# Latches                          : 9
 1-bit latch                       : 9
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 10.
FlipFlop SV_4 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 2 time(s)
FlipFlop SV_3 has been replicated 2 time(s)
Latch BYTE_VEC_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     185  out of   1920     9%  
 Number of Slice Flip Flops:           127  out of   3840     3%  
 Number of 4 input LUTs:               338  out of   3840     8%  
 Number of bonded IOBs:                 36  out of    173    20%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 109   |
CLK_IO                             | BUFGP                  | 1     |
_n0295(_n0295262:O)                | NONE(*)(BYTE_VEC_3_1)  | 17    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.754ns (Maximum Frequency: 67.778MHz)
   Minimum input arrival time before clock: 8.735ns
   Maximum output required time after clock: 11.592ns
   Maximum combinational path delay: 12.929ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3458 - Because of erroneous VHDL in VHDL file F:\Profibus\CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd, automatic determination of correct order of compilation of files in project file ctrl_9p6_50mhz_vhdl_vhdl.prj is not possible. Please compile your vhdl file(s) individually to find and fix the error(s) in your vhdl file(s). Defaulting to compilation in the order vhdl file names appear in the project file.
Compiling vhdl file F:\Profibus\CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:164 - F:\Profibus\CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1166. parse error, unexpected ELSE, expecting WHEN or END
ERROR:HDLParsers:164 - F:\Profibus\CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1184. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - F:\Profibus\CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1204. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - F:\Profibus\CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1224. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - F:\Profibus\CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1244. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - F:\Profibus\CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1264. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - F:\Profibus\CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1284. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - F:\Profibus\CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1304. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - F:\Profibus\CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1324. parse error, unexpected ELSE, expecting END
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:646 - Signal <EN_BIT_0> is assigned but never used.
    Using one-hot encoding for signal <SV_BR>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_3>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_4>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_5>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_6>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_7>.
WARNING:Xst:737 - Found 1-bit latch for signal <BYTE_VEC_8>.
    Found 20-bit adder for signal <$n0163> created at line 229.
    Found 16-bit adder for signal <$n0164> created at line 229.
    Found 16-bit comparator equal for signal <$n0166> created at line 513.
    Found 16-bit comparator equal for signal <$n0168> created at line 553.
    Found 16-bit comparator equal for signal <$n0170> created at line 593.
    Found 16-bit comparator equal for signal <$n0172> created at line 633.
    Found 16-bit comparator equal for signal <$n0174> created at line 673.
    Found 16-bit comparator equal for signal <$n0176> created at line 713.
    Found 16-bit comparator equal for signal <$n0178> created at line 753.
    Found 16-bit comparator equal for signal <$n0180> created at line 793.
    Found 16-bit comparator equal for signal <$n0212> created at line 473.
    Found 20-bit comparator equal for signal <$n0231> created at line 271.
    Found 16-bit comparator equal for signal <$n0234> created at line 353.
    Found 16-bit comparator equal for signal <$n0239> created at line 833.
    Found 16-bit comparator equal for signal <$n0241> created at line 953.
    Found 16-bit comparator equal for signal <$n0244> created at line 1033.
    Found 1-bit xor9 for signal <$n0262> created at line 1344.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 10-bit register for signal <SV_BR>.
    Found 10-bit register for signal <SV_BR_M>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  83 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 9
 16-bit register                   : 2
 20-bit register                   : 2
 5-bit register                    : 2
 1-bit register                    : 1
 10-bit register                   : 2
# Latches                          : 9
 1-bit latch                       : 9
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 10.
FlipFlop SV_4 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 2 time(s)
Latch BYTE_VEC_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch BYTE_VEC_0 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     185  out of   1920     9%  
 Number of Slice Flip Flops:           126  out of   3840     3%  
 Number of 4 input LUTs:               338  out of   3840     8%  
 Number of bonded IOBs:                 36  out of    173    20%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 108   |
CLK_IO                             | BUFGP                  | 1     |
_n0290(_n0290236:O)                | NONE(*)(BYTE_VEC_7)    | 17    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.752ns (Maximum Frequency: 67.787MHz)
   Minimum input arrival time before clock: 8.734ns
   Maximum output required time after clock: 11.351ns
   Maximum combinational path delay: 12.653ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:3312 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 206. Undefined symbol 'SV_BR_M'.
ERROR:HDLParsers:1209 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 206. SV_BR_M: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 210. Undefined symbol 'SV_BR'.
ERROR:HDLParsers:3312 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 210. Undefined symbol 'ST_BR_0'.
ERROR:HDLParsers:1209 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 210. ST_BR_0: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 214. SV_BR: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1098. Undefined symbol 'n_SV_BR'.
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:3312 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 1098. Undefined symbol 'n_SV_BR'.
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:646 - Signal <EN_BIT_1> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_2> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_3> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_4> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_5> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_6> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_7> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_8> is assigned but never used.
WARNING:Xst:653 - Signal <BYTE_VEC<8:1>> is used but never assigned. Tied to value 00000000.
    Found 20-bit adder for signal <$n0059> created at line 223.
    Found 16-bit adder for signal <$n0060> created at line 223.
    Found 16-bit comparator equal for signal <$n0062> created at line 467.
    Found 16-bit comparator equal for signal <$n0080> created at line 507.
    Found 16-bit comparator equal for signal <$n0082> created at line 547.
    Found 16-bit comparator equal for signal <$n0084> created at line 587.
    Found 16-bit comparator equal for signal <$n0086> created at line 627.
    Found 16-bit comparator equal for signal <$n0088> created at line 667.
    Found 16-bit comparator equal for signal <$n0090> created at line 707.
    Found 16-bit comparator equal for signal <$n0092> created at line 747.
    Found 16-bit comparator equal for signal <$n0094> created at line 787.
    Found 20-bit comparator equal for signal <$n0105> created at line 265.
    Found 16-bit comparator equal for signal <$n0108> created at line 347.
    Found 16-bit comparator equal for signal <$n0120> created at line 827.
    Found 16-bit comparator equal for signal <$n0122> created at line 947.
    Found 16-bit comparator equal for signal <$n0125> created at line 1027.
    Found 1-bit xor9 for signal <$n0146> created at line 1130.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 1-bit register for signal <SV_BR_BIT0<0>>.
    Found 1-bit register for signal <SV_BR_BIT0_M<0>>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  85 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 9
 16-bit register                   : 2
 20-bit register                   : 2
 1-bit register                    : 3
 5-bit register                    : 2
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 8.
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     141  out of   1920     7%  
 Number of Slice Flip Flops:            89  out of   3840     2%  
 Number of 4 input LUTs:               253  out of   3840     6%  
 Number of bonded IOBs:                 36  out of    173    20%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 88    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.611ns (Maximum Frequency: 79.296MHz)
   Minimum input arrival time before clock: 7.608ns
   Maximum output required time after clock: 11.160ns
   Maximum combinational path delay: 12.553ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:164 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 217. parse error, unexpected IDENTIFIER, expecting CLOSEPAR
ERROR:HDLParsers:164 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 223. parse error, unexpected ELSE
ERROR:HDLParsers:834 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 226. Signal SV_BR_BIT0 has a multi source.
ERROR:HDLParsers:834 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 227. Signal SV_BR_BIT1 has a multi source.
ERROR:HDLParsers:164 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 230. parse error, unexpected IF, expecting SEMICOLON
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:800 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 268. Type of SV_BR_BIT1 is incompatible with type of ST_BR_EN_BIT0_1.
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:811 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 279. Choice st_br_en_bit1_1 duplicated in case.
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:646 - Signal <EN_BIT_2> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_3> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_4> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_5> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_6> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_7> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_8> is assigned but never used.
WARNING:Xst:653 - Signal <BYTE_VEC<8:2>> is used but never assigned. Tied to value 0000000.
    Found 20-bit adder for signal <$n0061> created at line 298.
    Found 16-bit adder for signal <$n0062> created at line 298.
    Found 16-bit comparator equal for signal <$n0066> created at line 542.
    Found 16-bit comparator equal for signal <$n0068> created at line 582.
    Found 16-bit comparator equal for signal <$n0094> created at line 622.
    Found 16-bit comparator equal for signal <$n0096> created at line 662.
    Found 16-bit comparator equal for signal <$n0098> created at line 702.
    Found 16-bit comparator equal for signal <$n0100> created at line 742.
    Found 16-bit comparator equal for signal <$n0102> created at line 782.
    Found 16-bit comparator equal for signal <$n0104> created at line 822.
    Found 16-bit comparator equal for signal <$n0106> created at line 862.
    Found 20-bit comparator equal for signal <$n0117> created at line 340.
    Found 16-bit comparator equal for signal <$n0120> created at line 422.
    Found 16-bit comparator equal for signal <$n0131> created at line 902.
    Found 16-bit comparator equal for signal <$n0133> created at line 1022.
    Found 16-bit comparator equal for signal <$n0136> created at line 1102.
    Found 1-bit xor9 for signal <$n0155> created at line 1174.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 1-bit register for signal <SV_BR_BIT0<0>>.
    Found 1-bit register for signal <SV_BR_BIT0_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT1<0>>.
    Found 1-bit register for signal <SV_BR_BIT1_M<0>>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  87 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 11
 16-bit register                   : 2
 20-bit register                   : 2
 1-bit register                    : 5
 5-bit register                    : 2
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 8.
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     144  out of   1920     7%  
 Number of Slice Flip Flops:            91  out of   3840     2%  
 Number of 4 input LUTs:               257  out of   3840     6%  
 Number of bonded IOBs:                 36  out of    173    20%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 90    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.611ns (Maximum Frequency: 79.296MHz)
   Minimum input arrival time before clock: 7.608ns
   Maximum output required time after clock: 11.160ns
   Maximum combinational path delay: 12.553ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:646 - Signal <EN_BIT_3> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_4> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_5> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_6> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_7> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_8> is assigned but never used.
WARNING:Xst:653 - Signal <BYTE_VEC<8:3>> is used but never assigned. Tied to value 000000.
    Found 20-bit adder for signal <$n0063> created at line 342.
    Found 16-bit adder for signal <$n0064> created at line 342.
    Found 16-bit comparator equal for signal <$n0069> created at line 586.
    Found 16-bit comparator equal for signal <$n0071> created at line 626.
    Found 16-bit comparator equal for signal <$n0073> created at line 666.
    Found 16-bit comparator equal for signal <$n0105> created at line 706.
    Found 16-bit comparator equal for signal <$n0107> created at line 746.
    Found 16-bit comparator equal for signal <$n0109> created at line 786.
    Found 16-bit comparator equal for signal <$n0111> created at line 826.
    Found 16-bit comparator equal for signal <$n0113> created at line 866.
    Found 16-bit comparator equal for signal <$n0115> created at line 906.
    Found 20-bit comparator equal for signal <$n0126> created at line 384.
    Found 16-bit comparator equal for signal <$n0129> created at line 466.
    Found 16-bit comparator equal for signal <$n0139> created at line 946.
    Found 16-bit comparator equal for signal <$n0141> created at line 1066.
    Found 16-bit comparator equal for signal <$n0144> created at line 1146.
    Found 1-bit xor9 for signal <$n0164> created at line 1218.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 1-bit register for signal <SV_BR_BIT0<0>>.
    Found 1-bit register for signal <SV_BR_BIT0_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT1<0>>.
    Found 1-bit register for signal <SV_BR_BIT1_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT2<0>>.
    Found 1-bit register for signal <SV_BR_BIT2_M<0>>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  89 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 13
 16-bit register                   : 2
 20-bit register                   : 2
 1-bit register                    : 7
 5-bit register                    : 2
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 8.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_4 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     147  out of   1920     7%  
 Number of Slice Flip Flops:            93  out of   3840     2%  
 Number of 4 input LUTs:               262  out of   3840     6%  
 Number of bonded IOBs:                 36  out of    173    20%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 92    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.611ns (Maximum Frequency: 79.296MHz)
   Minimum input arrival time before clock: 7.608ns
   Maximum output required time after clock: 11.160ns
   Maximum combinational path delay: 12.553ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
ERROR:HDLParsers:1202 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 81. Redeclaration of symbol TYPE_STATE_BR_BIT2.
ERROR:HDLParsers:3312 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 99. Undefined symbol 'TYPE_STATE_BR_BIT3'.
ERROR:HDLParsers:1209 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 99. TYPE_STATE_BR_BIT3: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 208. Undefined symbol 'n_SV_BR_BIT3'.
ERROR:HDLParsers:1209 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 208. n_SV_BR_BIT3: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 215. Undefined symbol 'SV_BR_BIT3_M'.  Should it be: SV_BR_BIT2_M, SV_BR_BIT1_M or SV_BR_BIT0_M?
ERROR:HDLParsers:3313 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 215. Undefined symbol 'ST_BR_EN_BIT3_0'.  Should it be: ST_BR_EN_BIT2_0, ST_BR_EN_BIT1_0 or ST_BR_EN_BIT0_0?
ERROR:HDLParsers:1209 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 215. ST_BR_EN_BIT3_0: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 224. SV_BR_BIT3_M: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 239. Undefined symbol 'SV_BR_BIT3_M'.  Should it be: SV_BR_BIT2_M, SV_BR_BIT1_M or SV_BR_BIT0_M?
ERROR:HDLParsers:1209 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 239. SV_BR_BIT3_M: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 246. Undefined symbol 'SV_BR_BIT3'.
ERROR:HDLParsers:3313 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 246. Undefined symbol 'ST_BR_EN_BIT3_0'.  Should it be: ST_BR_EN_BIT2_0, ST_BR_EN_BIT1_0 or ST_BR_EN_BIT0_0?
ERROR:HDLParsers:1209 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 246. ST_BR_EN_BIT3_0: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 253. SV_BR_BIT3: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 353. Undefined symbol 'SV_BR_BIT3'.
ERROR:HDLParsers:1209 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 353. SV_BR_BIT3: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 353. Undefined symbol 'n_SV_BR_BIT3'.
ERROR:HDLParsers:1209 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 353. n_SV_BR_BIT3: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 356. Undefined symbol 'ST_BR_EN_BIT3_0'.  Should it be: ST_BR_EN_BIT2_0, ST_BR_EN_BIT1_0 or ST_BR_EN_BIT0_0?
ERROR:HDLParsers:1209 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 356. ST_BR_EN_BIT3_0: Undefined symbol (last report in this block)
ERROR:HDLParsers:3313 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 361. Undefined symbol 'ST_BR_EN_BIT3_1'.  Should it be: ST_BR_EN_BIT2_1, ST_BR_EN_BIT1_1 or ST_BR_EN_BIT0_1?
ERROR:HDLParsers:1209 - F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd Line 361. ST_BR_EN_BIT3_1: Undefined symbol (last report in this block)
--> 

Total memory usage is 47848 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
WARNING:Xst:646 - Signal <EN_BIT_4> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_5> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_6> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_7> is assigned but never used.
WARNING:Xst:646 - Signal <EN_BIT_8> is assigned but never used.
WARNING:Xst:653 - Signal <BYTE_VEC<8:4>> is used but never assigned. Tied to value 00000.
    Found 20-bit adder for signal <$n0065> created at line 386.
    Found 16-bit adder for signal <$n0066> created at line 386.
    Found 16-bit comparator equal for signal <$n0072> created at line 630.
    Found 16-bit comparator equal for signal <$n0074> created at line 670.
    Found 16-bit comparator equal for signal <$n0076> created at line 710.
    Found 16-bit comparator equal for signal <$n0078> created at line 750.
    Found 16-bit comparator equal for signal <$n0116> created at line 790.
    Found 16-bit comparator equal for signal <$n0118> created at line 830.
    Found 16-bit comparator equal for signal <$n0120> created at line 870.
    Found 16-bit comparator equal for signal <$n0122> created at line 910.
    Found 16-bit comparator equal for signal <$n0124> created at line 950.
    Found 20-bit comparator equal for signal <$n0135> created at line 428.
    Found 16-bit comparator equal for signal <$n0138> created at line 510.
    Found 16-bit comparator equal for signal <$n0147> created at line 990.
    Found 16-bit comparator equal for signal <$n0149> created at line 1110.
    Found 16-bit comparator equal for signal <$n0152> created at line 1190.
    Found 1-bit xor9 for signal <$n0173> created at line 1262.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 1-bit register for signal <SV_BR_BIT0<0>>.
    Found 1-bit register for signal <SV_BR_BIT0_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT1<0>>.
    Found 1-bit register for signal <SV_BR_BIT1_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT2<0>>.
    Found 1-bit register for signal <SV_BR_BIT2_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT3<0>>.
    Found 1-bit register for signal <SV_BR_BIT3_M<0>>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred  91 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 15
 16-bit register                   : 2
 20-bit register                   : 2
 1-bit register                    : 9
 5-bit register                    : 2
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 8.
FlipFlop SV_4 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     148  out of   1920     7%  
 Number of Slice Flip Flops:            95  out of   3840     2%  
 Number of 4 input LUTs:               266  out of   3840     6%  
 Number of bonded IOBs:                 36  out of    173    20%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 94    |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.611ns (Maximum Frequency: 79.296MHz)
   Minimum input arrival time before clock: 7.608ns
   Maximum output required time after clock: 11.160ns
   Maximum combinational path delay: 12.553ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd in Library work.
Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_9p6_50mhz_vhdl> (Architecture <behavioral>).
Entity <ctrl_9p6_50mhz_vhdl> analyzed. Unit <ctrl_9p6_50mhz_vhdl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_9p6_50mhz_vhdl>.
    Related source file is F:/Profibus/CTRL_9P6_50MHZ/CTRL_9P6_50MHZ.vhd.
    Found 20-bit adder for signal <$n0075> created at line 606.
    Found 16-bit adder for signal <$n0076> created at line 606.
    Found 16-bit comparator equal for signal <$n0087> created at line 850.
    Found 16-bit comparator equal for signal <$n0089> created at line 890.
    Found 16-bit comparator equal for signal <$n0091> created at line 930.
    Found 16-bit comparator equal for signal <$n0093> created at line 970.
    Found 16-bit comparator equal for signal <$n0095> created at line 1010.
    Found 16-bit comparator equal for signal <$n0097> created at line 1050.
    Found 16-bit comparator equal for signal <$n0099> created at line 1090.
    Found 16-bit comparator equal for signal <$n0101> created at line 1130.
    Found 16-bit comparator equal for signal <$n0103> created at line 1170.
    Found 20-bit comparator equal for signal <$n0180> created at line 648.
    Found 16-bit comparator equal for signal <$n0183> created at line 730.
    Found 16-bit comparator equal for signal <$n0187> created at line 1210.
    Found 16-bit comparator equal for signal <$n0189> created at line 1330.
    Found 16-bit comparator equal for signal <$n0192> created at line 1410.
    Found 1-bit xor9 for signal <$n0218> created at line 1482.
    Found 20-bit register for signal <COUNT_L>.
    Found 20-bit register for signal <COUNT_L_M>.
    Found 16-bit register for signal <COUNT_S>.
    Found 16-bit register for signal <COUNT_S_M>.
    Found 1-bit register for signal <InAB_S>.
    Found 5-bit register for signal <SV>.
    Found 1-bit register for signal <SV_BR_BIT0<0>>.
    Found 1-bit register for signal <SV_BR_BIT0_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT1<0>>.
    Found 1-bit register for signal <SV_BR_BIT1_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT2<0>>.
    Found 1-bit register for signal <SV_BR_BIT2_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT3<0>>.
    Found 1-bit register for signal <SV_BR_BIT3_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT4<0>>.
    Found 1-bit register for signal <SV_BR_BIT4_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT5<0>>.
    Found 1-bit register for signal <SV_BR_BIT5_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT6<0>>.
    Found 1-bit register for signal <SV_BR_BIT6_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT7<0>>.
    Found 1-bit register for signal <SV_BR_BIT7_M<0>>.
    Found 1-bit register for signal <SV_BR_BIT8<0>>.
    Found 1-bit register for signal <SV_BR_BIT8_M<0>>.
    Found 5-bit register for signal <SV_M>.
    Summary:
	inferred 101 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  14 Comparator(s).
	inferred   1 Xor(s).
Unit <ctrl_9p6_50mhz_vhdl> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 16-bit adder                      : 1
 20-bit adder                      : 1
# Registers                        : 25
 16-bit register                   : 2
 20-bit register                   : 2
 1-bit register                    : 19
 5-bit register                    : 2
# Comparators                      : 14
 20-bit comparator equal           : 1
 16-bit comparator equal           : 13
# Xors                             : 1
 1-bit xor9                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_9p6_50mhz_vhdl> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_9p6_50mhz_vhdl, actual ratio is 9.
FlipFlop SV_4 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     158  out of   1920     8%  
 Number of Slice Flip Flops:           105  out of   3840     2%  
 Number of 4 input LUTs:               280  out of   3840     7%  
 Number of bonded IOBs:                 36  out of    173    20%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 104   |
CLK_IO                             | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.611ns (Maximum Frequency: 79.296MHz)
   Minimum input arrival time before clock: 7.608ns
   Maximum output required time after clock: 11.160ns
   Maximum combinational path delay: 12.553ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.lso
deleting ctrl_9p6_50mhz_vhdl.syr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting ctrl_9p6_50mhz_vhdl.ana
deleting ctrl_9p6_50mhz_vhdl.stx
deleting ctrl_9p6_50mhz_vhdl.cmd_log
deleting ctrl_9p6_50mhz_vhdl.ngc
deleting ctrl_9p6_50mhz_vhdl.ngr
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.sprj
deleting __projnav/xst_sprjTOstx_tcl.rsp
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting ctrl_9p6_50mhz_vhdl.prj
deleting ctrl_9p6_50mhz_vhdl.prj
deleting __projnav/ctrl_9p6_50mhz_vhdl.xst
deleting ./xst
deleting __projnav/CTRL_9P6_50MHZ.gfl
deleting __projnav/CTRL_9P6_50MHZ_flowplus.gfl
Finished cleaning up project

