

================================================================
== Vitis HLS Report for 'cemit_replaced_Pipeline_VITIS_LOOP_33_2'
================================================================
* Date:           Wed Jun 14 16:04:40 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       22|       22|  73.326 ns|  73.326 ns|   22|   22|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_2  |       20|       20|        12|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.19>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%phi_ln39 = alloca i32 1"   --->   Operation 15 'alloca' 'phi_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%v4 = alloca i32 1"   --->   Operation 16 'alloca' 'v4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln33_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln33"   --->   Operation 17 'read' 'sext_ln33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln33_cast = sext i61 %sext_ln33_read"   --->   Operation 18 'sext' 'sext_ln33_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %v22, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %v20, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem, void @empty_34, i32 0, i32 0, void @empty_33, i32 64, i32 0, void @empty_32, void @empty_31, void @empty_33, i32 16, i32 16, i32 16, i32 16, void @empty_33, void @empty_33, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %v4"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %phi_ln39"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%v4_1 = load i4 %v4"   --->   Operation 25 'load' 'v4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.65ns)   --->   "%icmp_ln33 = icmp_eq  i4 %v4_1, i4 10" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:33]   --->   Operation 26 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.70ns)   --->   "%add_ln33 = add i4 %v4_1, i4 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:33]   --->   Operation 27 'add' 'add_ln33' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.body4.i.split, void %_Z13forward_node0PA10_fPfS0_.exit.exitStub" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:33]   --->   Operation 28 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%v4_cast2 = zext i4 %v4_1"   --->   Operation 29 'zext' 'v4_cast2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%v22_addr = getelementptr i32 %v22, i64 0, i64 %v4_cast2" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:34]   --->   Operation 30 'getelementptr' 'v22_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_73 = trunc i4 %v4_1"   --->   Operation 31 'trunc' 'empty_73' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.19ns)   --->   "%v5 = load i4 %v22_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:34]   --->   Operation 32 'load' 'v5' <Predicate = (!icmp_ln33)> <Delay = 1.19> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%v20_addr = getelementptr i32 %v20, i64 0, i64 %v4_cast2" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:35]   --->   Operation 33 'getelementptr' 'v20_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.19ns)   --->   "%v6 = load i4 %v20_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:35]   --->   Operation 34 'load' 'v6' <Predicate = (!icmp_ln33)> <Delay = 1.19> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %empty_73, void %for.body4.i.split._crit_edge, void" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:39]   --->   Operation 35 'br' 'br_ln39' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln33 = store i4 %add_ln33, i4 %v4" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:33]   --->   Operation 36 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 37 [1/2] (1.19ns)   --->   "%v5 = load i4 %v22_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:34]   --->   Operation 37 'load' 'v5' <Predicate = (!icmp_ln33)> <Delay = 1.19> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 38 [1/2] (1.19ns)   --->   "%v6 = load i4 %v20_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:35]   --->   Operation 38 'load' 'v6' <Predicate = (!icmp_ln33)> <Delay = 1.19> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 39 [7/7] (2.34ns)   --->   "%v7 = fadd i32 %v5, i32 %v6" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:36]   --->   Operation 39 'fadd' 'v7' <Predicate = (!icmp_ln33)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 40 [6/7] (2.34ns)   --->   "%v7 = fadd i32 %v5, i32 %v6" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:36]   --->   Operation 40 'fadd' 'v7' <Predicate = (!icmp_ln33)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 41 [5/7] (2.34ns)   --->   "%v7 = fadd i32 %v5, i32 %v6" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:36]   --->   Operation 41 'fadd' 'v7' <Predicate = (!icmp_ln33)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 42 [4/7] (2.34ns)   --->   "%v7 = fadd i32 %v5, i32 %v6" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:36]   --->   Operation 42 'fadd' 'v7' <Predicate = (!icmp_ln33)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 43 [3/7] (2.34ns)   --->   "%v7 = fadd i32 %v5, i32 %v6" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:36]   --->   Operation 43 'fadd' 'v7' <Predicate = (!icmp_ln33)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 44 [2/7] (2.34ns)   --->   "%v7 = fadd i32 %v5, i32 %v6" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:36]   --->   Operation 44 'fadd' 'v7' <Predicate = (!icmp_ln33)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.34>
ST_9 : Operation 45 [1/7] (2.34ns)   --->   "%v7 = fadd i32 %v5, i32 %v6" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:36]   --->   Operation 45 'fadd' 'v7' <Predicate = (!icmp_ln33)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.64>
ST_10 : Operation 46 [2/2] (1.64ns)   --->   "%tmp_3 = fcmp_ogt  i32 %v7, i32 0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:37]   --->   Operation 46 'fcmp' 'tmp_3' <Predicate = (!icmp_ln33)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.87>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i64 %gmem, i64 %sext_ln33_cast" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:33]   --->   Operation 48 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 49 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 50 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln37 = bitcast i32 %v7" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:37]   --->   Operation 51 'bitcast' 'bitcast_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln37, i32 23, i32 30" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:37]   --->   Operation 52 'partselect' 'tmp_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i32 %bitcast_ln37" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:37]   --->   Operation 53 'trunc' 'trunc_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.58ns)   --->   "%icmp_ln37 = icmp_ne  i8 %tmp_2, i8 255" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:37]   --->   Operation 54 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 55 [1/1] (0.75ns)   --->   "%icmp_ln37_1 = icmp_eq  i23 %trunc_ln37, i23 0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:37]   --->   Operation 55 'icmp' 'icmp_ln37_1' <Predicate = (!icmp_ln33)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln39)   --->   "%or_ln37 = or i1 %icmp_ln37_1, i1 %icmp_ln37" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:37]   --->   Operation 56 'or' 'or_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 57 [1/2] (1.64ns)   --->   "%tmp_3 = fcmp_ogt  i32 %v7, i32 0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:37]   --->   Operation 57 'fcmp' 'tmp_3' <Predicate = (!icmp_ln33)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln39)   --->   "%v8 = and i1 %or_ln37, i1 %tmp_3" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:37]   --->   Operation 58 'and' 'v8' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 59 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln39 = select i1 %v8, i32 %bitcast_ln37, i32 0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:39]   --->   Operation 59 'select' 'select_ln39' <Predicate = (!icmp_ln33)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%phi_ln39_load = load i32 %phi_ln39" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:39]   --->   Operation 60 'load' 'phi_ln39_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:33]   --->   Operation 61 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %select_ln39, i32 %phi_ln39_load" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:39]   --->   Operation 62 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (2.43ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %gmem_addr, i64 %or_ln, i8 255" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:39]   --->   Operation 63 'write' 'write_ln39' <Predicate = (empty_73)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.body4.i.split._crit_edge" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:39]   --->   Operation 64 'br' 'br_ln39' <Predicate = (empty_73)> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.22ns)   --->   "%select_ln33 = select i1 %empty_73, i32 0, i32 %select_ln39" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:33]   --->   Operation 65 'select' 'select_ln33' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln33 = store i32 %select_ln33, i32 %phi_ln39" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:33]   --->   Operation 66 'store' 'store_ln33' <Predicate = true> <Delay = 0.38>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.body4.i" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:33]   --->   Operation 67 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.2ns
The critical path consists of the following:
	'alloca' operation ('v4') [6]  (0 ns)
	'load' operation ('v4') on local variable 'v4' [16]  (0 ns)
	'getelementptr' operation ('v22_addr', /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:34) [27]  (0 ns)
	'load' operation ('v5', /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:34) on array 'v22' [30]  (1.2 ns)

 <State 2>: 1.2ns
The critical path consists of the following:
	'load' operation ('v5', /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:34) on array 'v22' [30]  (1.2 ns)

 <State 3>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v7', /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:36) [33]  (2.34 ns)

 <State 4>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v7', /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:36) [33]  (2.34 ns)

 <State 5>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v7', /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:36) [33]  (2.34 ns)

 <State 6>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v7', /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:36) [33]  (2.34 ns)

 <State 7>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v7', /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:36) [33]  (2.34 ns)

 <State 8>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v7', /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:36) [33]  (2.34 ns)

 <State 9>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v7', /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:36) [33]  (2.34 ns)

 <State 10>: 1.65ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:37) [40]  (1.65 ns)

 <State 11>: 1.88ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:37) [40]  (1.65 ns)
	'and' operation ('v8', /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:37) [41]  (0 ns)
	'select' operation ('select_ln39', /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:39) [42]  (0.227 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	'load' operation ('phi_ln39_load', /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:39) on local variable 'phi_ln39' [25]  (0 ns)
	bus write operation ('write_ln39', /mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:39) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:39) [46]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
