# compile vhdl design source files
vhdl xpm  "C:/EDA/Xilinx/v2016_2/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd"
vhdl fifo_generator_v13_1_1  "../../../firmware_v2016.2.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/ipbus_trans_decl.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/ipbus_package.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/udp_txtransactor_if_simple.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/udp_status_buffer.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/udp_rxram_shim.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/udp_rxram_mux.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/udp_rarp_block.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/udp_ipaddr_block.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/udp_dualportram_tx.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/udp_dualportram_rx.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/udp_dualportram.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/udp_do_rx_reset.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/udp_byte_sum.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/udp_build_status.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/udp_build_resend.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/udp_build_arp.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/transactor_sm.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/transactor_if.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/transactor_cfg.vhd"
vhdl work  "../../../../ipbus/firmware/example_designs/hdl/ipbus_addr_decode.vhd"
vhdl work  "../../../../ipbus/firmware/example_designs/hdl/clock_div.vhd"
vhdl work  "../../../../ipbus/firmware/slaves/hdl/ipbus_reg.vhd"
vhdl work  "../../../../ipbus/firmware/slaves/hdl/ipbus_ram.vhd"
vhdl work  "../../../../ipbus/firmware/slaves/hdl/ipbus_pkt_ctr.vhd"
vhdl work  "../../../firmware_v2016.2.srcs/sources_1/imports/hdl/ipbus_peephole_ram.vhd"
vhdl work  "../../../../ipbus/firmware/slaves/hdl/ipbus_ctrlreg.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/udp_if_flat.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/trans_arb.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/transactor.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/stretcher.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/ipbus_fabric.vhd"
vhdl work  "../../../../ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd"
vhdl work  "../../../../ipbus/firmware/example_designs/hdl/slaves.vhd"
vhdl work  "../../../../ipbus/firmware/example_designs/hdl/clocks_7s_extphy.vhd"
vhdl work  "../../../../ipbus/firmware/ethernet/hdl/eth_7s_gmii.vhd"
vhdl work  "../../../../ipbus/firmware/example_designs/hdl/demo_kc705_extphy/top_kc705_extphy.vhd"
vhdl work  "../../../firmware_v2016.2.srcs/sources_1/new/slave_vfat3.vhd"
vhdl work  "../../../firmware_v2016.2.srcs/sources_1/new/buffer_vfat3.vhd"
vhdl work  "../../../firmware_v2016.2.srcs/sources_1/new/control.vhd"
vhdl work  "../../../firmware_v2016.2.srcs/sources_1/new/LUT.vhd"
vhdl work  "../../../../ipbus/firmware/ipcore_dir/emac_hostbus_decl.vhd"
vhdl work  "../../../firmware_v2016.2.srcs/sources_1/new/filter.vhd"
vhdl work  "../../../firmware_v2016.2.srcs/sources_1/new/slave_adc.vhd"
vhdl work  "../../../firmware_v2016.2.srcs/sources_1/new/slave_por.vhd"
vhdl work  "../../../firmware_v2016.2.srcs/sources_1/new/slave_i2c.vhd"
vhdl work  "../../../firmware_v2016.2.srcs/sources_1/new/control_por.vhd"
vhdl work  "../../../firmware_v2016.2.srcs/sources_1/new/i2c.vhd"
vhdl work  "../../../firmware_v2016.2.srcs/sources_1/new/control_i2c.vhd"

# Do not sort compile order
nosort
