---
!clock: Clock
!edge: posedge
bitWidth: 8
addressBitWidth: 4
---
address  writeEnable  dataIn      readEnable  dataOut
0b0000   0            0b00000000  1           0b00000000
0b0001   1            0b11110000  1           0b00000000  # write enable
0b0001   1            0b11110001  1           0b11110000  # write enable
0b0001   1            0b11110011  1           0b11110001  # write enable
0b0001   0            0b00000000  1           0b11110011
0b0001   0            0b00000000  1           0b11110011
0b0001   0            0b00000000  0           0bzzzzzzzz  # ~read enable

0b0010   1            0b00000010  1           0b00000000  # write enable
0b0011   1            0b00000011  1           0b00000000  # write enable

0b0001   0            0b00000000  1           0b11110011
0b0010   0            0b00000000  1           0b00000010
0b0011   0            0b00000000  1           0b00000011

0b0001   1            0b10000001  1           0b11110011  # 覆盖
0b0010   1            0b10000010  1           0b00000010  # 覆盖
0b0011   1            0b10000011  1           0b00000011  # 覆盖

0b0001   0            0b00000000  1           0b10000001  # 覆盖
0b0010   0            0b00000000  1           0b10000010  # 覆盖
0b0011   0            0b00000000  1           0b10000011  # 覆盖
