// Seed: 2407851336
`timescale 1 ps / 1ps
module module_0;
  logic id_0;
  logic id_1;
  type_9(
      1, id_0, 1
  );
  assign id_1 = id_1;
  logic id_2 = 1;
  logic id_3;
  logic id_4;
  logic id_5 = id_2 && "" == id_2(1);
  logic id_6 = id_6;
endmodule
