$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module hw1p2_tb $end
  $var wire 1 # clk $end
  $var wire 1 $ reset $end
  $var wire 1 % in $end
  $var wire 1 & out $end
  $var wire 32 ) CLOCK_PERIOD [31:0] $end
  $scope module dut $end
   $var wire 1 # clk $end
   $var wire 1 $ reset $end
   $var wire 1 % in $end
   $var wire 1 & out $end
   $var wire 3 ' ps [2:0] $end
   $var wire 3 ( ns [2:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
0%
0&
b000 '
b011 (
b00000000000000000000000001100100 )
#50
1#
0$
b011 '
b001 (
#100
0#
#150
1#
1%
1&
b010 '
b000 (
#200
0#
#250
1#
0%
0&
b010 (
#300
0#
#350
1#
1%
1&
b000 '
b100 (
#400
0#
#450
1#
0%
0&
b011 '
b001 (
#500
0#
#550
1#
1%
1&
b010 '
b000 (
#600
0#
#650
1#
0%
0&
b010 (
#700
0#
#750
1#
