

================================================================
== Vivado HLS Report for 'Loop_realfft_be_stre'
================================================================
* Date:           Sun Oct 17 19:11:17 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        be_vhls_prj_vivado
* Solution:       IPXACTExport
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.769 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
    |   min   |   max   |    min   |    max   | min | max |                     Type                    |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |      513|      514| 2.052 us | 2.056 us |  512|  512| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- realfft_be_stream_output  |      513|      513|         3|          1|          1|   512|    yes   |
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     44|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    141|    -|
|Register         |        -|      -|      26|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      26|    185|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_196_p2                       |     +    |      0|  0|  15|           9|           1|
    |ap_condition_97                   |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op28          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op32          |    and   |      0|  0|   2|           1|           1|
    |dout_val_last_V_fu_202_p2         |   icmp   |      0|  0|  13|           9|           2|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  44|          26|          12|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  15|          3|    1|          3|
    |ap_done                                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                     |   9|          2|    1|          2|
    |ap_phi_mux_i4_0_i1_phi_fu_160_p6            |  15|          3|    9|         27|
    |ap_phi_mux_tmp_data_M_imag_V_phi_fu_173_p4  |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_M_real_V_phi_fu_182_p4  |  15|          3|   16|         48|
    |dout_TDATA_blk_n                            |   9|          2|    1|          2|
    |i4_0_i1_reg_156                             |   9|          2|    9|         18|
    |real_spectrum_hi_V_M_imag_V_blk_n           |   9|          2|    1|          2|
    |real_spectrum_hi_V_M_real_V_blk_n           |   9|          2|    1|          2|
    |real_spectrum_lo_V_M_imag_V_blk_n           |   9|          2|    1|          2|
    |real_spectrum_lo_V_M_real_V_blk_n           |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 141|         30|   59|        160|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                              |  2|   0|    2|          0|
    |ap_done_reg                            |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |  1|   0|    1|          0|
    |dout_val_last_V_reg_248                |  1|   0|    1|          0|
    |dout_val_last_V_reg_248_pp0_iter1_reg  |  1|   0|    1|          0|
    |i4_0_i1_reg_156                        |  9|   0|    9|          0|
    |i_reg_243                              |  9|   0|    9|          0|
    |tmp_reg_239                            |  1|   0|    1|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  | 26|   0|   26|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+-----------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                               |  in |    1| ap_ctrl_hs |     Loop_realfft_be_stre    | return value |
|ap_rst                               |  in |    1| ap_ctrl_hs |     Loop_realfft_be_stre    | return value |
|ap_start                             |  in |    1| ap_ctrl_hs |     Loop_realfft_be_stre    | return value |
|ap_done                              | out |    1| ap_ctrl_hs |     Loop_realfft_be_stre    | return value |
|ap_continue                          |  in |    1| ap_ctrl_hs |     Loop_realfft_be_stre    | return value |
|ap_idle                              | out |    1| ap_ctrl_hs |     Loop_realfft_be_stre    | return value |
|ap_ready                             | out |    1| ap_ctrl_hs |     Loop_realfft_be_stre    | return value |
|real_spectrum_lo_V_M_real_V_dout     |  in |   16|   ap_fifo  | real_spectrum_lo_V_M_real_V |    pointer   |
|real_spectrum_lo_V_M_real_V_empty_n  |  in |    1|   ap_fifo  | real_spectrum_lo_V_M_real_V |    pointer   |
|real_spectrum_lo_V_M_real_V_read     | out |    1|   ap_fifo  | real_spectrum_lo_V_M_real_V |    pointer   |
|real_spectrum_lo_V_M_imag_V_dout     |  in |   16|   ap_fifo  | real_spectrum_lo_V_M_imag_V |    pointer   |
|real_spectrum_lo_V_M_imag_V_empty_n  |  in |    1|   ap_fifo  | real_spectrum_lo_V_M_imag_V |    pointer   |
|real_spectrum_lo_V_M_imag_V_read     | out |    1|   ap_fifo  | real_spectrum_lo_V_M_imag_V |    pointer   |
|real_spectrum_hi_V_M_real_V_dout     |  in |   16|   ap_fifo  | real_spectrum_hi_V_M_real_V |    pointer   |
|real_spectrum_hi_V_M_real_V_empty_n  |  in |    1|   ap_fifo  | real_spectrum_hi_V_M_real_V |    pointer   |
|real_spectrum_hi_V_M_real_V_read     | out |    1|   ap_fifo  | real_spectrum_hi_V_M_real_V |    pointer   |
|real_spectrum_hi_V_M_imag_V_dout     |  in |   16|   ap_fifo  | real_spectrum_hi_V_M_imag_V |    pointer   |
|real_spectrum_hi_V_M_imag_V_empty_n  |  in |    1|   ap_fifo  | real_spectrum_hi_V_M_imag_V |    pointer   |
|real_spectrum_hi_V_M_imag_V_read     | out |    1|   ap_fifo  | real_spectrum_hi_V_M_imag_V |    pointer   |
|dout_TREADY                          |  in |    1|    axis    |        dout_V_last_V        |    pointer   |
|dout_TVALID                          | out |    1|    axis    |        dout_V_last_V        |    pointer   |
|dout_TLAST                           | out |    1|    axis    |        dout_V_last_V        |    pointer   |
|dout_TDATA                           | out |   32|    axis    |         dout_V_data         |    pointer   |
+-------------------------------------+-----+-----+------------+-----------------------------+--------------+

