{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 28 13:33:06 2017 " "Info: Processing started: Mon Aug 28 13:33:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga_game -c vga_game --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga_game -c vga_game --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 register smileyfacemove:inst3\|ObjectStartX_t\[2\] register smaleyface_object:inst4\|mVGA_RGB\[5\] 24.331 ns " "Info: Slack time is 24.331 ns for clock \"misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" between source register \"smileyfacemove:inst3\|ObjectStartX_t\[2\]\" and destination register \"smaleyface_object:inst4\|mVGA_RGB\[5\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "78.7 MHz 12.706 ns " "Info: Fmax is 78.7 MHz (period= 12.706 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "36.807 ns + Largest register register " "Info: + Largest register to register requirement is 36.807 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "37.037 ns + " "Info: + Setup relationship between source and destination is 37.037 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 38.009 ns " "Info: + Latch edge is 38.009 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Destination clock \"misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.972 ns " "Info: - Launch edge is 0.972 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Source clock \"misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.016 ns + Largest " "Info: + Largest clock skew is -0.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.602 ns + Shortest register " "Info: + Shortest clock path from clock \"misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 121 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 121; COMB Node = 'misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 2.602 ns smaleyface_object:inst4\|mVGA_RGB\[5\] 3 REG LCFF_X33_Y24_N17 1 " "Info: 3: + IC(0.990 ns) + CELL(0.537 ns) = 2.602 ns; Loc. = LCFF_X33_Y24_N17; Fanout = 1; REG Node = 'smaleyface_object:inst4\|mVGA_RGB\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smaleyface_object:inst4|mVGA_RGB[5] } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyface_object.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.64 % ) " "Info: Total cell delay = 0.537 ns ( 20.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.065 ns ( 79.36 % ) " "Info: Total interconnect delay = 2.065 ns ( 79.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smaleyface_object:inst4|mVGA_RGB[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smaleyface_object:inst4|mVGA_RGB[5] {} } { 0.000ns 1.075ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.618 ns - Longest register " "Info: - Longest clock path from clock \"misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 121 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 121; COMB Node = 'misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 2.618 ns smileyfacemove:inst3\|ObjectStartX_t\[2\] 3 REG LCFF_X37_Y22_N31 6 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.618 ns; Loc. = LCFF_X37_Y22_N31; Fanout = 6; REG Node = 'smileyfacemove:inst3\|ObjectStartX_t\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smileyfacemove:inst3|ObjectStartX_t[2] } "NODE_NAME" } } { "smileyfacemove.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyfacemove.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.51 % ) " "Info: Total cell delay = 0.537 ns ( 20.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.081 ns ( 79.49 % ) " "Info: Total interconnect delay = 2.081 ns ( 79.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smileyfacemove:inst3|ObjectStartX_t[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smileyfacemove:inst3|ObjectStartX_t[2] {} } { 0.000ns 1.075ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smaleyface_object:inst4|mVGA_RGB[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smaleyface_object:inst4|mVGA_RGB[5] {} } { 0.000ns 1.075ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smileyfacemove:inst3|ObjectStartX_t[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smileyfacemove:inst3|ObjectStartX_t[2] {} } { 0.000ns 1.075ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "smileyfacemove.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyfacemove.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "smileyface_object.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyface_object.vhd" 136 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smaleyface_object:inst4|mVGA_RGB[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smaleyface_object:inst4|mVGA_RGB[5] {} } { 0.000ns 1.075ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smileyfacemove:inst3|ObjectStartX_t[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smileyfacemove:inst3|ObjectStartX_t[2] {} } { 0.000ns 1.075ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.476 ns - Longest register register " "Info: - Longest register to register delay is 12.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns smileyfacemove:inst3\|ObjectStartX_t\[2\] 1 REG LCFF_X37_Y22_N31 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y22_N31; Fanout = 6; REG Node = 'smileyfacemove:inst3\|ObjectStartX_t\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { smileyfacemove:inst3|ObjectStartX_t[2] } "NODE_NAME" } } { "smileyfacemove.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyfacemove.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.414 ns) 1.200 ns smaleyface_object:inst4\|Add0~1 2 COMB LCCOMB_X37_Y22_N4 2 " "Info: 2: + IC(0.786 ns) + CELL(0.414 ns) = 1.200 ns; Loc. = LCCOMB_X37_Y22_N4; Fanout = 2; COMB Node = 'smaleyface_object:inst4\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { smileyfacemove:inst3|ObjectStartX_t[2] smaleyface_object:inst4|Add0~1 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyface_object.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.271 ns smaleyface_object:inst4\|Add0~3 3 COMB LCCOMB_X37_Y22_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.271 ns; Loc. = LCCOMB_X37_Y22_N6; Fanout = 2; COMB Node = 'smaleyface_object:inst4\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { smaleyface_object:inst4|Add0~1 smaleyface_object:inst4|Add0~3 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyface_object.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.342 ns smaleyface_object:inst4\|Add0~5 4 COMB LCCOMB_X37_Y22_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.342 ns; Loc. = LCCOMB_X37_Y22_N8; Fanout = 2; COMB Node = 'smaleyface_object:inst4\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { smaleyface_object:inst4|Add0~3 smaleyface_object:inst4|Add0~5 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyface_object.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.413 ns smaleyface_object:inst4\|Add0~7 5 COMB LCCOMB_X37_Y22_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.413 ns; Loc. = LCCOMB_X37_Y22_N10; Fanout = 2; COMB Node = 'smaleyface_object:inst4\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { smaleyface_object:inst4|Add0~5 smaleyface_object:inst4|Add0~7 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyface_object.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.484 ns smaleyface_object:inst4\|Add0~9 6 COMB LCCOMB_X37_Y22_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.484 ns; Loc. = LCCOMB_X37_Y22_N12; Fanout = 2; COMB Node = 'smaleyface_object:inst4\|Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { smaleyface_object:inst4|Add0~7 smaleyface_object:inst4|Add0~9 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyface_object.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.643 ns smaleyface_object:inst4\|Add0~11 7 COMB LCCOMB_X37_Y22_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 1.643 ns; Loc. = LCCOMB_X37_Y22_N14; Fanout = 2; COMB Node = 'smaleyface_object:inst4\|Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { smaleyface_object:inst4|Add0~9 smaleyface_object:inst4|Add0~11 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyface_object.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.053 ns smaleyface_object:inst4\|Add0~12 8 COMB LCCOMB_X37_Y22_N16 1 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 2.053 ns; Loc. = LCCOMB_X37_Y22_N16; Fanout = 1; COMB Node = 'smaleyface_object:inst4\|Add0~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { smaleyface_object:inst4|Add0~11 smaleyface_object:inst4|Add0~12 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyface_object.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.393 ns) 3.103 ns smaleyface_object:inst4\|LessThan1~17 9 COMB LCCOMB_X36_Y22_N16 1 " "Info: 9: + IC(0.657 ns) + CELL(0.393 ns) = 3.103 ns; Loc. = LCCOMB_X36_Y22_N16; Fanout = 1; COMB Node = 'smaleyface_object:inst4\|LessThan1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { smaleyface_object:inst4|Add0~12 smaleyface_object:inst4|LessThan1~17 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyface_object.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.513 ns smaleyface_object:inst4\|LessThan1~18 10 COMB LCCOMB_X36_Y22_N18 1 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 3.513 ns; Loc. = LCCOMB_X36_Y22_N18; Fanout = 1; COMB Node = 'smaleyface_object:inst4\|LessThan1~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { smaleyface_object:inst4|LessThan1~17 smaleyface_object:inst4|LessThan1~18 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyface_object.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.438 ns) 4.675 ns smaleyface_object:inst4\|bCoord_Y~10 11 COMB LCCOMB_X37_Y23_N28 42 " "Info: 11: + IC(0.724 ns) + CELL(0.438 ns) = 4.675 ns; Loc. = LCCOMB_X37_Y23_N28; Fanout = 42; COMB Node = 'smaleyface_object:inst4\|bCoord_Y~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.162 ns" { smaleyface_object:inst4|LessThan1~18 smaleyface_object:inst4|bCoord_Y~10 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyface_object.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.408 ns) 6.140 ns smaleyface_object:inst4\|bCoord_X\[4\]~14 12 COMB LCCOMB_X34_Y22_N2 110 " "Info: 12: + IC(1.057 ns) + CELL(0.408 ns) = 6.140 ns; Loc. = LCCOMB_X34_Y22_N2; Fanout = 110; COMB Node = 'smaleyface_object:inst4\|bCoord_X\[4\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { smaleyface_object:inst4|bCoord_Y~10 smaleyface_object:inst4|bCoord_X[4]~14 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyface_object.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.150 ns) 7.648 ns smaleyface_object:inst4\|Mux17~0 13 COMB LCCOMB_X33_Y23_N26 1 " "Info: 13: + IC(1.358 ns) + CELL(0.150 ns) = 7.648 ns; Loc. = LCCOMB_X33_Y23_N26; Fanout = 1; COMB Node = 'smaleyface_object:inst4\|Mux17~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { smaleyface_object:inst4|bCoord_X[4]~14 smaleyface_object:inst4|Mux17~0 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyface_object.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.410 ns) 8.528 ns smaleyface_object:inst4\|Mux118~94 14 COMB LCCOMB_X33_Y23_N4 1 " "Info: 14: + IC(0.470 ns) + CELL(0.410 ns) = 8.528 ns; Loc. = LCCOMB_X33_Y23_N4; Fanout = 1; COMB Node = 'smaleyface_object:inst4\|Mux118~94'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { smaleyface_object:inst4|Mux17~0 smaleyface_object:inst4|Mux118~94 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyface_object.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.413 ns) 9.986 ns smaleyface_object:inst4\|Mux118~95 15 COMB LCCOMB_X32_Y25_N6 1 " "Info: 15: + IC(1.045 ns) + CELL(0.413 ns) = 9.986 ns; Loc. = LCCOMB_X32_Y25_N6; Fanout = 1; COMB Node = 'smaleyface_object:inst4\|Mux118~95'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.458 ns" { smaleyface_object:inst4|Mux118~94 smaleyface_object:inst4|Mux118~95 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyface_object.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.420 ns) 11.271 ns smaleyface_object:inst4\|Mux118~96 16 COMB LCCOMB_X33_Y24_N6 1 " "Info: 16: + IC(0.865 ns) + CELL(0.420 ns) = 11.271 ns; Loc. = LCCOMB_X33_Y24_N6; Fanout = 1; COMB Node = 'smaleyface_object:inst4\|Mux118~96'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { smaleyface_object:inst4|Mux118~95 smaleyface_object:inst4|Mux118~96 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyface_object.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.150 ns) 11.691 ns smaleyface_object:inst4\|Mux114~0 17 COMB LCCOMB_X33_Y24_N24 1 " "Info: 17: + IC(0.270 ns) + CELL(0.150 ns) = 11.691 ns; Loc. = LCCOMB_X33_Y24_N24; Fanout = 1; COMB Node = 'smaleyface_object:inst4\|Mux114~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.420 ns" { smaleyface_object:inst4|Mux118~96 smaleyface_object:inst4|Mux114~0 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyface_object.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 12.392 ns smaleyface_object:inst4\|Mux114~1 18 COMB LCCOMB_X33_Y24_N16 1 " "Info: 18: + IC(0.263 ns) + CELL(0.438 ns) = 12.392 ns; Loc. = LCCOMB_X33_Y24_N16; Fanout = 1; COMB Node = 'smaleyface_object:inst4\|Mux114~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { smaleyface_object:inst4|Mux114~0 smaleyface_object:inst4|Mux114~1 } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyface_object.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.476 ns smaleyface_object:inst4\|mVGA_RGB\[5\] 19 REG LCFF_X33_Y24_N17 1 " "Info: 19: + IC(0.000 ns) + CELL(0.084 ns) = 12.476 ns; Loc. = LCFF_X33_Y24_N17; Fanout = 1; REG Node = 'smaleyface_object:inst4\|mVGA_RGB\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { smaleyface_object:inst4|Mux114~1 smaleyface_object:inst4|mVGA_RGB[5] } "NODE_NAME" } } { "smileyface_object.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyface_object.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.981 ns ( 39.92 % ) " "Info: Total cell delay = 4.981 ns ( 39.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.495 ns ( 60.08 % ) " "Info: Total interconnect delay = 7.495 ns ( 60.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.476 ns" { smileyfacemove:inst3|ObjectStartX_t[2] smaleyface_object:inst4|Add0~1 smaleyface_object:inst4|Add0~3 smaleyface_object:inst4|Add0~5 smaleyface_object:inst4|Add0~7 smaleyface_object:inst4|Add0~9 smaleyface_object:inst4|Add0~11 smaleyface_object:inst4|Add0~12 smaleyface_object:inst4|LessThan1~17 smaleyface_object:inst4|LessThan1~18 smaleyface_object:inst4|bCoord_Y~10 smaleyface_object:inst4|bCoord_X[4]~14 smaleyface_object:inst4|Mux17~0 smaleyface_object:inst4|Mux118~94 smaleyface_object:inst4|Mux118~95 smaleyface_object:inst4|Mux118~96 smaleyface_object:inst4|Mux114~0 smaleyface_object:inst4|Mux114~1 smaleyface_object:inst4|mVGA_RGB[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.476 ns" { smileyfacemove:inst3|ObjectStartX_t[2] {} smaleyface_object:inst4|Add0~1 {} smaleyface_object:inst4|Add0~3 {} smaleyface_object:inst4|Add0~5 {} smaleyface_object:inst4|Add0~7 {} smaleyface_object:inst4|Add0~9 {} smaleyface_object:inst4|Add0~11 {} smaleyface_object:inst4|Add0~12 {} smaleyface_object:inst4|LessThan1~17 {} smaleyface_object:inst4|LessThan1~18 {} smaleyface_object:inst4|bCoord_Y~10 {} smaleyface_object:inst4|bCoord_X[4]~14 {} smaleyface_object:inst4|Mux17~0 {} smaleyface_object:inst4|Mux118~94 {} smaleyface_object:inst4|Mux118~95 {} smaleyface_object:inst4|Mux118~96 {} smaleyface_object:inst4|Mux114~0 {} smaleyface_object:inst4|Mux114~1 {} smaleyface_object:inst4|mVGA_RGB[5] {} } { 0.000ns 0.786ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.657ns 0.000ns 0.724ns 1.057ns 1.358ns 0.470ns 1.045ns 0.865ns 0.270ns 0.263ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.393ns 0.410ns 0.438ns 0.408ns 0.150ns 0.410ns 0.413ns 0.420ns 0.150ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smaleyface_object:inst4|mVGA_RGB[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smaleyface_object:inst4|mVGA_RGB[5] {} } { 0.000ns 1.075ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smileyfacemove:inst3|ObjectStartX_t[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smileyfacemove:inst3|ObjectStartX_t[2] {} } { 0.000ns 1.075ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.476 ns" { smileyfacemove:inst3|ObjectStartX_t[2] smaleyface_object:inst4|Add0~1 smaleyface_object:inst4|Add0~3 smaleyface_object:inst4|Add0~5 smaleyface_object:inst4|Add0~7 smaleyface_object:inst4|Add0~9 smaleyface_object:inst4|Add0~11 smaleyface_object:inst4|Add0~12 smaleyface_object:inst4|LessThan1~17 smaleyface_object:inst4|LessThan1~18 smaleyface_object:inst4|bCoord_Y~10 smaleyface_object:inst4|bCoord_X[4]~14 smaleyface_object:inst4|Mux17~0 smaleyface_object:inst4|Mux118~94 smaleyface_object:inst4|Mux118~95 smaleyface_object:inst4|Mux118~96 smaleyface_object:inst4|Mux114~0 smaleyface_object:inst4|Mux114~1 smaleyface_object:inst4|mVGA_RGB[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.476 ns" { smileyfacemove:inst3|ObjectStartX_t[2] {} smaleyface_object:inst4|Add0~1 {} smaleyface_object:inst4|Add0~3 {} smaleyface_object:inst4|Add0~5 {} smaleyface_object:inst4|Add0~7 {} smaleyface_object:inst4|Add0~9 {} smaleyface_object:inst4|Add0~11 {} smaleyface_object:inst4|Add0~12 {} smaleyface_object:inst4|LessThan1~17 {} smaleyface_object:inst4|LessThan1~18 {} smaleyface_object:inst4|bCoord_Y~10 {} smaleyface_object:inst4|bCoord_X[4]~14 {} smaleyface_object:inst4|Mux17~0 {} smaleyface_object:inst4|Mux118~94 {} smaleyface_object:inst4|Mux118~95 {} smaleyface_object:inst4|Mux118~96 {} smaleyface_object:inst4|Mux114~0 {} smaleyface_object:inst4|Mux114~1 {} smaleyface_object:inst4|mVGA_RGB[5] {} } { 0.000ns 0.786ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.657ns 0.000ns 0.724ns 1.057ns 1.358ns 0.470ns 1.045ns 0.865ns 0.270ns 0.263ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.393ns 0.410ns 0.438ns 0.408ns 0.150ns 0.410ns 0.413ns 0.420ns 0.150ns 0.438ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_27 register misc:inst\|Reset_Delay:r0\|Cont\[1\] register misc:inst\|Reset_Delay:r0\|Cont\[5\] 32.437 ns " "Info: Slack time is 32.437 ns for clock \"CLOCK_27\" between source register \"misc:inst\|Reset_Delay:r0\|Cont\[1\]\" and destination register \"misc:inst\|Reset_Delay:r0\|Cont\[5\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "217.39 MHz 4.6 ns " "Info: Fmax is 217.39 MHz (period= 4.6 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "36.823 ns + Largest register register " "Info: + Largest register to register requirement is 36.823 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "37.037 ns + " "Info: + Setup relationship between source and destination is 37.037 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.037 ns " "Info: + Latch edge is 37.037 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 2.633 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_27\" to destination register is 2.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "TOP_SIFTACH.bdf" "" { Schematic "Z:/project/VGA/vga_rev0.91/TOP_SIFTACH.bdf" { { 280 56 224 296 "CLOCK_27" "" } { 272 224 289 288 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 21 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "TOP_SIFTACH.bdf" "" { Schematic "Z:/project/VGA/vga_rev0.91/TOP_SIFTACH.bdf" { { 280 56 224 296 "CLOCK_27" "" } { 272 224 289 288 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.633 ns misc:inst\|Reset_Delay:r0\|Cont\[5\] 3 REG LCFF_X44_Y13_N23 3 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.633 ns; Loc. = LCFF_X44_Y13_N23; Fanout = 3; REG Node = 'misc:inst\|Reset_Delay:r0\|Cont\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[5] } "NODE_NAME" } } { "Reset_Delay.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.58 % ) " "Info: Total cell delay = 1.516 ns ( 57.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.42 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[5] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 2.633 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_27\" to source register is 2.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "TOP_SIFTACH.bdf" "" { Schematic "Z:/project/VGA/vga_rev0.91/TOP_SIFTACH.bdf" { { 280 56 224 296 "CLOCK_27" "" } { 272 224 289 288 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 21 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "TOP_SIFTACH.bdf" "" { Schematic "Z:/project/VGA/vga_rev0.91/TOP_SIFTACH.bdf" { { 280 56 224 296 "CLOCK_27" "" } { 272 224 289 288 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.633 ns misc:inst\|Reset_Delay:r0\|Cont\[1\] 3 REG LCFF_X44_Y13_N15 3 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.633 ns; Loc. = LCFF_X44_Y13_N15; Fanout = 3; REG Node = 'misc:inst\|Reset_Delay:r0\|Cont\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[1] } "NODE_NAME" } } { "Reset_Delay.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.58 % ) " "Info: Total cell delay = 1.516 ns ( 57.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.42 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[1] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[5] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[1] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Reset_Delay.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "Reset_Delay.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[5] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[1] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.386 ns - Longest register register " "Info: - Longest register to register delay is 4.386 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst\|Reset_Delay:r0\|Cont\[1\] 1 REG LCFF_X44_Y13_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y13_N15; Fanout = 3; REG Node = 'misc:inst\|Reset_Delay:r0\|Cont\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst|Reset_Delay:r0|Cont[1] } "NODE_NAME" } } { "Reset_Delay.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.410 ns) 0.886 ns misc:inst\|Reset_Delay:r0\|Equal0~1 2 COMB LCCOMB_X44_Y13_N10 1 " "Info: 2: + IC(0.476 ns) + CELL(0.410 ns) = 0.886 ns; Loc. = LCCOMB_X44_Y13_N10; Fanout = 1; COMB Node = 'misc:inst\|Reset_Delay:r0\|Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { misc:inst|Reset_Delay:r0|Cont[1] misc:inst|Reset_Delay:r0|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.410 ns) 2.293 ns misc:inst\|Reset_Delay:r0\|Equal0~5 3 COMB LCCOMB_X44_Y12_N28 2 " "Info: 3: + IC(0.997 ns) + CELL(0.410 ns) = 2.293 ns; Loc. = LCCOMB_X44_Y12_N28; Fanout = 2; COMB Node = 'misc:inst\|Reset_Delay:r0\|Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.407 ns" { misc:inst|Reset_Delay:r0|Equal0~1 misc:inst|Reset_Delay:r0|Equal0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.420 ns) 2.973 ns misc:inst\|Reset_Delay:r0\|Equal0~6 4 COMB LCCOMB_X44_Y12_N30 20 " "Info: 4: + IC(0.260 ns) + CELL(0.420 ns) = 2.973 ns; Loc. = LCCOMB_X44_Y12_N30; Fanout = 20; COMB Node = 'misc:inst\|Reset_Delay:r0\|Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { misc:inst|Reset_Delay:r0|Equal0~5 misc:inst|Reset_Delay:r0|Equal0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.660 ns) 4.386 ns misc:inst\|Reset_Delay:r0\|Cont\[5\] 5 REG LCFF_X44_Y13_N23 3 " "Info: 5: + IC(0.753 ns) + CELL(0.660 ns) = 4.386 ns; Loc. = LCFF_X44_Y13_N23; Fanout = 3; REG Node = 'misc:inst\|Reset_Delay:r0\|Cont\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.413 ns" { misc:inst|Reset_Delay:r0|Equal0~6 misc:inst|Reset_Delay:r0|Cont[5] } "NODE_NAME" } } { "Reset_Delay.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 43.32 % ) " "Info: Total cell delay = 1.900 ns ( 43.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.486 ns ( 56.68 % ) " "Info: Total interconnect delay = 2.486 ns ( 56.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.386 ns" { misc:inst|Reset_Delay:r0|Cont[1] misc:inst|Reset_Delay:r0|Equal0~1 misc:inst|Reset_Delay:r0|Equal0~5 misc:inst|Reset_Delay:r0|Equal0~6 misc:inst|Reset_Delay:r0|Cont[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.386 ns" { misc:inst|Reset_Delay:r0|Cont[1] {} misc:inst|Reset_Delay:r0|Equal0~1 {} misc:inst|Reset_Delay:r0|Equal0~5 {} misc:inst|Reset_Delay:r0|Equal0~6 {} misc:inst|Reset_Delay:r0|Cont[5] {} } { 0.000ns 0.476ns 0.997ns 0.260ns 0.753ns } { 0.000ns 0.410ns 0.410ns 0.420ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[5] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[1] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.386 ns" { misc:inst|Reset_Delay:r0|Cont[1] misc:inst|Reset_Delay:r0|Equal0~1 misc:inst|Reset_Delay:r0|Equal0~5 misc:inst|Reset_Delay:r0|Equal0~6 misc:inst|Reset_Delay:r0|Cont[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.386 ns" { misc:inst|Reset_Delay:r0|Cont[1] {} misc:inst|Reset_Delay:r0|Equal0~1 {} misc:inst|Reset_Delay:r0|Equal0~5 {} misc:inst|Reset_Delay:r0|Equal0~6 {} misc:inst|Reset_Delay:r0|Cont[5] {} } { 0.000ns 0.476ns 0.997ns 0.260ns 0.753ns } { 0.000ns 0.410ns 0.410ns 0.420ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 register smileyfacemove:inst3\|ObjectStartY_t\[0\] register smileyfacemove:inst3\|ObjectStartY_t\[0\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" between source register \"smileyfacemove:inst3\|ObjectStartY_t\[0\]\" and destination register \"smileyfacemove:inst3\|ObjectStartY_t\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns smileyfacemove:inst3\|ObjectStartY_t\[0\] 1 REG LCFF_X35_Y23_N13 46 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y23_N13; Fanout = 46; REG Node = 'smileyfacemove:inst3\|ObjectStartY_t\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { smileyfacemove:inst3|ObjectStartY_t[0] } "NODE_NAME" } } { "smileyfacemove.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyfacemove.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns smileyfacemove:inst3\|Add0~29 2 COMB LCCOMB_X35_Y23_N12 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X35_Y23_N12; Fanout = 1; COMB Node = 'smileyfacemove:inst3\|Add0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { smileyfacemove:inst3|ObjectStartY_t[0] smileyfacemove:inst3|Add0~29 } "NODE_NAME" } } { "smileyfacemove.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyfacemove.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns smileyfacemove:inst3\|ObjectStartY_t\[0\] 3 REG LCFF_X35_Y23_N13 46 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X35_Y23_N13; Fanout = 46; REG Node = 'smileyfacemove:inst3\|ObjectStartY_t\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { smileyfacemove:inst3|Add0~29 smileyfacemove:inst3|ObjectStartY_t[0] } "NODE_NAME" } } { "smileyfacemove.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyfacemove.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { smileyfacemove:inst3|ObjectStartY_t[0] smileyfacemove:inst3|Add0~29 smileyfacemove:inst3|ObjectStartY_t[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { smileyfacemove:inst3|ObjectStartY_t[0] {} smileyfacemove:inst3|Add0~29 {} smileyfacemove:inst3|ObjectStartY_t[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.972 ns " "Info: + Latch edge is 0.972 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Destination clock \"misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.972 ns " "Info: - Launch edge is 0.972 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Source clock \"misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.608 ns + Longest register " "Info: + Longest clock path from clock \"misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 121 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 121; COMB Node = 'misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 2.608 ns smileyfacemove:inst3\|ObjectStartY_t\[0\] 3 REG LCFF_X35_Y23_N13 46 " "Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.608 ns; Loc. = LCFF_X35_Y23_N13; Fanout = 46; REG Node = 'smileyfacemove:inst3\|ObjectStartY_t\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smileyfacemove:inst3|ObjectStartY_t[0] } "NODE_NAME" } } { "smileyfacemove.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyfacemove.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.59 % ) " "Info: Total cell delay = 0.537 ns ( 20.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.071 ns ( 79.41 % ) " "Info: Total interconnect delay = 2.071 ns ( 79.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smileyfacemove:inst3|ObjectStartY_t[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smileyfacemove:inst3|ObjectStartY_t[0] {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.608 ns - Shortest register " "Info: - Shortest clock path from clock \"misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 121 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 121; COMB Node = 'misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 2.608 ns smileyfacemove:inst3\|ObjectStartY_t\[0\] 3 REG LCFF_X35_Y23_N13 46 " "Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.608 ns; Loc. = LCFF_X35_Y23_N13; Fanout = 46; REG Node = 'smileyfacemove:inst3\|ObjectStartY_t\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smileyfacemove:inst3|ObjectStartY_t[0] } "NODE_NAME" } } { "smileyfacemove.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyfacemove.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.59 % ) " "Info: Total cell delay = 0.537 ns ( 20.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.071 ns ( 79.41 % ) " "Info: Total interconnect delay = 2.071 ns ( 79.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smileyfacemove:inst3|ObjectStartY_t[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smileyfacemove:inst3|ObjectStartY_t[0] {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smileyfacemove:inst3|ObjectStartY_t[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smileyfacemove:inst3|ObjectStartY_t[0] {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smileyfacemove:inst3|ObjectStartY_t[0] {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "smileyfacemove.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyfacemove.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "smileyfacemove.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/smileyfacemove.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smileyfacemove:inst3|ObjectStartY_t[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smileyfacemove:inst3|ObjectStartY_t[0] {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smileyfacemove:inst3|ObjectStartY_t[0] {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { smileyfacemove:inst3|ObjectStartY_t[0] smileyfacemove:inst3|Add0~29 smileyfacemove:inst3|ObjectStartY_t[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { smileyfacemove:inst3|ObjectStartY_t[0] {} smileyfacemove:inst3|Add0~29 {} smileyfacemove:inst3|ObjectStartY_t[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl smileyfacemove:inst3|ObjectStartY_t[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smileyfacemove:inst3|ObjectStartY_t[0] {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} smileyfacemove:inst3|ObjectStartY_t[0] {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_27 register misc:inst\|Reset_Delay:r0\|Cont\[0\] register misc:inst\|Reset_Delay:r0\|Cont\[0\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_27\" between source register \"misc:inst\|Reset_Delay:r0\|Cont\[0\]\" and destination register \"misc:inst\|Reset_Delay:r0\|Cont\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst\|Reset_Delay:r0\|Cont\[0\] 1 REG LCFF_X44_Y13_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y13_N1; Fanout = 4; REG Node = 'misc:inst\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "Reset_Delay.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns misc:inst\|Reset_Delay:r0\|Cont\[0\]~0 2 COMB LCCOMB_X44_Y13_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X44_Y13_N0; Fanout = 1; COMB Node = 'misc:inst\|Reset_Delay:r0\|Cont\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { misc:inst|Reset_Delay:r0|Cont[0] misc:inst|Reset_Delay:r0|Cont[0]~0 } "NODE_NAME" } } { "Reset_Delay.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns misc:inst\|Reset_Delay:r0\|Cont\[0\] 3 REG LCFF_X44_Y13_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X44_Y13_N1; Fanout = 4; REG Node = 'misc:inst\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { misc:inst|Reset_Delay:r0|Cont[0]~0 misc:inst|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "Reset_Delay.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { misc:inst|Reset_Delay:r0|Cont[0] misc:inst|Reset_Delay:r0|Cont[0]~0 misc:inst|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { misc:inst|Reset_Delay:r0|Cont[0] {} misc:inst|Reset_Delay:r0|Cont[0]~0 {} misc:inst|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 2.633 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to destination register is 2.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "TOP_SIFTACH.bdf" "" { Schematic "Z:/project/VGA/vga_rev0.91/TOP_SIFTACH.bdf" { { 280 56 224 296 "CLOCK_27" "" } { 272 224 289 288 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 21 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "TOP_SIFTACH.bdf" "" { Schematic "Z:/project/VGA/vga_rev0.91/TOP_SIFTACH.bdf" { { 280 56 224 296 "CLOCK_27" "" } { 272 224 289 288 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.633 ns misc:inst\|Reset_Delay:r0\|Cont\[0\] 3 REG LCFF_X44_Y13_N1 4 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.633 ns; Loc. = LCFF_X44_Y13_N1; Fanout = 4; REG Node = 'misc:inst\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "Reset_Delay.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.58 % ) " "Info: Total cell delay = 1.516 ns ( 57.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.42 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 2.633 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_27\" to source register is 2.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "TOP_SIFTACH.bdf" "" { Schematic "Z:/project/VGA/vga_rev0.91/TOP_SIFTACH.bdf" { { 280 56 224 296 "CLOCK_27" "" } { 272 224 289 288 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 21 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "TOP_SIFTACH.bdf" "" { Schematic "Z:/project/VGA/vga_rev0.91/TOP_SIFTACH.bdf" { { 280 56 224 296 "CLOCK_27" "" } { 272 224 289 288 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.633 ns misc:inst\|Reset_Delay:r0\|Cont\[0\] 3 REG LCFF_X44_Y13_N1 4 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.633 ns; Loc. = LCFF_X44_Y13_N1; Fanout = 4; REG Node = 'misc:inst\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "Reset_Delay.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.58 % ) " "Info: Total cell delay = 1.516 ns ( 57.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.42 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Reset_Delay.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Reset_Delay.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { misc:inst|Reset_Delay:r0|Cont[0] misc:inst|Reset_Delay:r0|Cont[0]~0 misc:inst|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { misc:inst|Reset_Delay:r0|Cont[0] {} misc:inst|Reset_Delay:r0|Cont[0]~0 {} misc:inst|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 VGA_R\[7\] VGA_Controller:inst6\|V_Cont\[3\] 13.081 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"VGA_R\[7\]\" through register \"VGA_Controller:inst6\|V_Cont\[3\]\" is 13.081 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 0.972 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 0.972 ns" {  } { { "TOP_SIFTACH.bdf" "" { Schematic "Z:/project/VGA/vga_rev0.91/TOP_SIFTACH.bdf" { { 280 56 224 296 "CLOCK_27" "" } { 272 224 289 288 "CLOCK_27" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.615 ns + Longest register " "Info: + Longest clock path from clock \"misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 121 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 121; COMB Node = 'misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 2.615 ns VGA_Controller:inst6\|V_Cont\[3\] 3 REG LCFF_X35_Y21_N19 6 " "Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 2.615 ns; Loc. = LCFF_X35_Y21_N19; Fanout = 6; REG Node = 'VGA_Controller:inst6\|V_Cont\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|V_Cont[3] } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/VGA_Controller/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.54 % ) " "Info: Total cell delay = 0.537 ns ( 20.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.078 ns ( 79.46 % ) " "Info: Total interconnect delay = 2.078 ns ( 79.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.615 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|V_Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.615 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|V_Cont[3] {} } { 0.000ns 1.075ns 1.003ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller/VGA_Controller.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/VGA_Controller/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.244 ns + Longest register pin " "Info: + Longest register to pin delay is 9.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:inst6\|V_Cont\[3\] 1 REG LCFF_X35_Y21_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y21_N19; Fanout = 6; REG Node = 'VGA_Controller:inst6\|V_Cont\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:inst6|V_Cont[3] } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/VGA_Controller/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.371 ns) 0.918 ns VGA_Controller:inst6\|LessThan4~0 2 COMB LCCOMB_X36_Y21_N20 2 " "Info: 2: + IC(0.547 ns) + CELL(0.371 ns) = 0.918 ns; Loc. = LCCOMB_X36_Y21_N20; Fanout = 2; COMB Node = 'VGA_Controller:inst6\|LessThan4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { VGA_Controller:inst6|V_Cont[3] VGA_Controller:inst6|LessThan4~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.438 ns) 1.622 ns VGA_Controller:inst6\|LessThan4~1 3 COMB LCCOMB_X36_Y21_N24 1 " "Info: 3: + IC(0.266 ns) + CELL(0.438 ns) = 1.622 ns; Loc. = LCCOMB_X36_Y21_N24; Fanout = 1; COMB Node = 'VGA_Controller:inst6\|LessThan4~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { VGA_Controller:inst6|LessThan4~0 VGA_Controller:inst6|LessThan4~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.438 ns) 3.030 ns VGA_Controller:inst6\|oVGA_R~0 4 COMB LCCOMB_X32_Y22_N12 9 " "Info: 4: + IC(0.970 ns) + CELL(0.438 ns) = 3.030 ns; Loc. = LCCOMB_X32_Y22_N12; Fanout = 9; COMB Node = 'VGA_Controller:inst6\|oVGA_R~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { VGA_Controller:inst6|LessThan4~1 VGA_Controller:inst6|oVGA_R~0 } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/VGA_Controller/VGA_Controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.393 ns) 4.201 ns VGA_Controller:inst6\|oVGA_R\[7\]~4 5 COMB LCCOMB_X31_Y23_N10 1 " "Info: 5: + IC(0.778 ns) + CELL(0.393 ns) = 4.201 ns; Loc. = LCCOMB_X31_Y23_N10; Fanout = 1; COMB Node = 'VGA_Controller:inst6\|oVGA_R\[7\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { VGA_Controller:inst6|oVGA_R~0 VGA_Controller:inst6|oVGA_R[7]~4 } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.vhd" "" { Text "Z:/project/VGA/vga_rev0.91/VGA_Controller/VGA_Controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.255 ns) + CELL(2.788 ns) 9.244 ns VGA_R\[7\] 6 PIN PIN_H12 0 " "Info: 6: + IC(2.255 ns) + CELL(2.788 ns) = 9.244 ns; Loc. = PIN_H12; Fanout = 0; PIN Node = 'VGA_R\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.043 ns" { VGA_Controller:inst6|oVGA_R[7]~4 VGA_R[7] } "NODE_NAME" } } { "TOP_SIFTACH.bdf" "" { Schematic "Z:/project/VGA/vga_rev0.91/TOP_SIFTACH.bdf" { { 248 1832 2008 264 "VGA_R\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.428 ns ( 47.90 % ) " "Info: Total cell delay = 4.428 ns ( 47.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.816 ns ( 52.10 % ) " "Info: Total interconnect delay = 4.816 ns ( 52.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.244 ns" { VGA_Controller:inst6|V_Cont[3] VGA_Controller:inst6|LessThan4~0 VGA_Controller:inst6|LessThan4~1 VGA_Controller:inst6|oVGA_R~0 VGA_Controller:inst6|oVGA_R[7]~4 VGA_R[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.244 ns" { VGA_Controller:inst6|V_Cont[3] {} VGA_Controller:inst6|LessThan4~0 {} VGA_Controller:inst6|LessThan4~1 {} VGA_Controller:inst6|oVGA_R~0 {} VGA_Controller:inst6|oVGA_R[7]~4 {} VGA_R[7] {} } { 0.000ns 0.547ns 0.266ns 0.970ns 0.778ns 2.255ns } { 0.000ns 0.371ns 0.438ns 0.438ns 0.393ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.615 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|V_Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.615 ns" { misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|V_Cont[3] {} } { 0.000ns 1.075ns 1.003ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.244 ns" { VGA_Controller:inst6|V_Cont[3] VGA_Controller:inst6|LessThan4~0 VGA_Controller:inst6|LessThan4~1 VGA_Controller:inst6|oVGA_R~0 VGA_Controller:inst6|oVGA_R[7]~4 VGA_R[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.244 ns" { VGA_Controller:inst6|V_Cont[3] {} VGA_Controller:inst6|LessThan4~0 {} VGA_Controller:inst6|LessThan4~1 {} VGA_Controller:inst6|oVGA_R~0 {} VGA_Controller:inst6|oVGA_R[7]~4 {} VGA_R[7] {} } { 0.000ns 0.547ns 0.266ns 0.970ns 0.778ns 2.255ns } { 0.000ns 0.371ns 0.438ns 0.438ns 0.393ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 28 13:33:06 2017 " "Info: Processing ended: Mon Aug 28 13:33:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
