<!DOCTYPE html>
<html lang="zh" prefix="og: http://ogp.me/ns# fb: https://www.facebook.com/2008/fbml">
<head>
    <title>静态时序分析 STA 2 —— Xilinx STA - Qian's Blog</title>
    <!-- Using the latest rendering mode for IE -->
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">


    <link href="https://guqian110.github.io/images/favicon.png" rel="icon">

<link rel="canonical" href="https://guqian110.github.io/output/posts/ic/static_timing_analysis_2_xilinx_sta.html">

        <meta name="author" content="Qian Gu" />
        <meta name="keywords" content="STA,Xilinx" />
        <meta name="description" content="总结 Xilinx 时序约束的一些基本内容" />

        <meta property="og:site_name" content="Qian's Blog" />
        <meta property="og:type" content="article"/>
        <meta property="og:title" content="静态时序分析 STA 2 —— Xilinx STA"/>
        <meta property="og:url" content="https://guqian110.github.io/output/posts/ic/static_timing_analysis_2_xilinx_sta.html"/>
        <meta property="og:description" content="总结 Xilinx 时序约束的一些基本内容"/>
        <meta property="article:published_time" content="2015-03-22" />
            <meta property="article:section" content="IC" />
            <meta property="article:tag" content="STA" />
            <meta property="article:tag" content="Xilinx" />
            <meta property="article:author" content="Qian Gu" />



    <!-- Bootstrap -->
        <link rel="stylesheet" href="https://guqian110.github.io/theme/css/bootstrap.min.css" type="text/css"/>
    <link href="https://guqian110.github.io/theme/css/font-awesome.min.css" rel="stylesheet">

    <link href="https://guqian110.github.io/theme/css/pygments/native.css" rel="stylesheet">
    <link href="https://guqian110.github.io/theme/tipuesearch/tipuesearch.css" rel="stylesheet">
    <link rel="stylesheet" href="https://guqian110.github.io/theme/css/style.css" type="text/css"/>



</head>
<body>

<div class="navbar navbar-default navbar-fixed-top" role="navigation">
    <div class="container">
        <div class="navbar-header">
            <button type="button" class="navbar-toggle" data-toggle="collapse" data-target=".navbar-ex1-collapse">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
            </button>
            <a href="https://guqian110.github.io/" class="navbar-brand">
<img class="img-responsive pull-left gap-right" src="https://guqian110.github.io/images/logo.png" width=""/> Qian's Blog            </a>
        </div>
        <div class="collapse navbar-collapse navbar-ex1-collapse">
            <ul class="nav navbar-nav">
                        <li >
                            <a href="https://guqian110.github.io/category/arduino.html">Arduino</a>
                        </li>
                        <li >
                            <a href="https://guqian110.github.io/category/cc.html">C/c++</a>
                        </li>
                        <li class="active">
                            <a href="https://guqian110.github.io/category/ic.html">Ic</a>
                        </li>
                        <li >
                            <a href="https://guqian110.github.io/category/linux.html">Linux</a>
                        </li>
                        <li >
                            <a href="https://guqian110.github.io/category/misc.html">Misc</a>
                        </li>
                        <li >
                            <a href="https://guqian110.github.io/category/telecom.html">Telecom</a>
                        </li>
            </ul>
            <ul class="nav navbar-nav navbar-right">
              <li><span>
                <form class="navbar-search" action="/search.html">
                  <input type="text" class="search-query" placeholder="Search" name="q" id="tipue_search_input" required>
                </form></span>
              </li>
            </ul>
        </div>
        <!-- /.navbar-collapse -->
    </div>
</div> <!-- /.navbar -->

<!-- Banner -->
<!-- End Banner -->

<!-- Content Container -->
<div class="container">
    <div class="row">
        <div class="col-sm-9">
            <ol class="breadcrumb">
                <li><a href="https://guqian110.github.io" title="Qian's Blog"><i class="fa fa-home fa-lg"></i></a></li>
                <li><a href="https://guqian110.github.io/category/ic.html" title="IC">IC</a></li>
                <li class="active">静态时序分析 STA 2 —— Xilinx STA</li>
            </ol>
    <section id="content">
        <article>
            <header class="page-header">
                <h1>
                    <a href="https://guqian110.github.io/output/posts/ic/static_timing_analysis_2_xilinx_sta.html"
                       rel="bookmark"
                       title="Permalink to 静态时序分析 STA 2 —— Xilinx STA">
                        静态时序分析 STA 2 —— Xilinx STA
                    </a>
                </h1>
            </header>
            <div class="entry-content">
                <div class="panel">
                    <div class="panel-body">
<footer class="post-info">
    <span class="label label-default">Date</span>
    <span class="published">
        <i class="fa fa-calendar"></i><time datetime="2015-03-22T00:00:00+08:00"> 2015-03-22 00:00</time>
    </span>


            <span class="label label-default">By</span>
            <a href="https://guqian110.github.io/author/qian-gu.html"><i class="fa fa-user"></i> Qian Gu</a>



<span class="label label-default">Tags</span>
	<a href="https://guqian110.github.io/tag/sta.html">STA</a>
        /
	<a href="https://guqian110.github.io/tag/xilinx.html">Xilinx</a>
    
</footer><!-- /.post-info -->                    </div>
                </div>
                <p>*<em>总结 Xilinx 时序约束的一些基本内容，基本上是 <a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_2/ug612.pdf">UG612 Timing Closure User Guide</a> 的翻译和概括。</em></p>
<p>P.S. 找到一篇 Xilinx 的文章，也很简洁实用：<a href="http://china.xilinx.com/china/xcell/xl37/e10-14.pdf">赛灵思 FPGA 设计时序约束指南</a></p>
<h2>Xilinx STA</h2>
<hr>
<p>按照路径所覆盖的范围，可以将时序路径要求分为 4 大类：</p>
<ol>
<li>
<p>Input paths</p>
</li>
<li>
<p>Register-to-register paths</p>
</li>
<li>
<p>Output paths</p>
</li>
<li>
<p>Path specific exceptions</p>
</li>
</ol>
<p><strong>添加约束最有效的方法就是先添加全局约束，然后根据需求考虑是否添加指定路径上的特殊约束。在很多案例中，只需要添加全局约束就可以了。</strong></p>
<p>FPGA器件执行工具都是由指定的时序要求驱动的。如果时序约束过头的话，就会导致内存使用增加，工具运行时间增加。更重要的是，过约束还会导致性能下降。因此，推荐使用实际设计要求的约束值。</p>
<p>下面分别讨论每种路径上的约束。</p>
<p><br></p>
<h2>Input paths</h2>
<p>所谓 “输入路径 <code>input paths</code>”，指的是从 “FPGA 外部引脚 ---&gt; 内部读取这个数的寄存器” 之间的路径。</p>
<p>在输入路径模型中，发送端是一个外部设备（当然也可以是 FPGA），接收端是 FPGA 芯片，输入路径讨论的就是以接收端的 FPGA 为视角，如何正确接收输入的数据。</p>
<p>依据接口类型，可以将输入路径的时序分为 2 类：</p>
<ol>
<li>
<p>System Synchronous Inputs</p>
</li>
<li>
<p>Source Synchronous Inputs</p>
</li>
</ol>
<p>而对于输入路径的约束方法就是使用 <code>OFFSET IN</code> 来约束，它约束了 输入数据 和 用于捕获这个数据的时钟沿 之间的关系。（顾名思义，输入路径约束的是方向为 IN 的数据和时钟的相对偏移 OFFSET 的关系）</p>
<p>下面分别对两类输入路径进行讨论：</p>
<h3>System Synchronous Inputs</h3>
<p>所谓 System Synchronous Inputs 其实就是指 “发送端 和 接收端 使用同一个系统（system）时钟”。布线延时和时钟倾斜会限制这种接口的工作时钟频率，由于这个原因，这种接口一般应用在 SDR 中。</p>
<p>system synchronous SDR 应用示例如下图：</p>
<p><img alt="system synchronous SDR" src="/images/static-timing-analysis-2-xilinx-sta/system_synchronous_in_sdr.png"></p>
<p>其时序为：</p>
<ol>
<li>
<p>发送器件在某个时钟的上升沿将数据发送出去</p>
</li>
<li>
<p>FPGA 在下一个时钟的上升沿捕获到数据</p>
</li>
</ol>
<p><strong>对于这种接口的时序，使用 <code>OFFSET IN</code> 是最有效方便的添加约束的方法。对于接口中的每个时钟，都有一个对应的 offset in 约束，这个约束覆盖了所有的使用该时钟来捕获输入数据的路径。</strong></p>
<p><strong>添加约束的方法：</strong></p>
<p><strong>1. 首先对接口的时钟添加周期约束（period constraint）</strong></p>
<p><strong>2. 其次为接口添加全局 offset in 约束（global Offset In）</strong></p>
<p><strong>语法如下：</strong></p>
<div class="highlight"><pre><span></span><span class="k">OFFSET</span> <span class="o">=</span> <span class="k">IN</span> <span class="n">value</span> <span class="k">VALID</span> <span class="n">value</span> <span class="k">BEFORE</span> <span class="n">clock</span><span class="p">;</span>
</pre></div>


<ul>
<li>
<p>OFFSET=IN <value> 约束了数据变有效的沿和时钟的捕获数据的沿之间的距离</p>
</li>
<li>
<p>VALID <value> 约束了数据保持有效的时间长度</p>
</li>
</ul>
<p>举例：</p>
<p>例1. 在下面理想的 system synchronous SDR interface 时序图中：</p>
<p><img alt="example1" src="/images/static-timing-analysis-2-xilinx-sta/example1.png"></p>
<p>数据在时钟沿的前 5 ns 变为有效，并且保持了 5 ns 时间，所以在这个实例中的时序约束应该如下：</p>
<div class="highlight"><pre><span></span><span class="n">NET</span> <span class="ss">&quot;SysClk&quot;</span> <span class="n">TNM_NET</span> <span class="o">=</span> <span class="ss">&quot;SysClk&quot;</span><span class="p">;</span>
<span class="n">TIMESPEC</span> <span class="ss">&quot;TS_SysClk&quot;</span> <span class="o">=</span> <span class="n">PERIOD</span> <span class="ss">&quot;SysClk&quot;</span> <span class="mi">5</span> <span class="n">ns</span> <span class="n">HIGH</span> <span class="mi">50</span><span class="o">%</span><span class="p">;</span>
<span class="k">OFFSET</span> <span class="o">=</span> <span class="k">IN</span> <span class="mi">5</span> <span class="n">ns</span> <span class="k">VALID</span> <span class="mi">5</span> <span class="n">ns</span> <span class="k">BEFORE</span> <span class="ss">&quot;SysClk&quot;</span><span class="p">;</span>
</pre></div>


<p>而且这个约束对于 data1 和 data2 共同有效。</p>
<p>例2. 不是理想的 system synchronous SDR interface 中，假设时钟周期为 5 ns，并且占空比为 50%，数据在发送时钟上升沿之后的 500 ps 之后变有效，并且持续 4 ns。则时序约束应该如下：</p>
<div class="highlight"><pre><span></span><span class="n">NET</span> <span class="ss">&quot;clock&quot;</span> <span class="n">TNM_NET</span> <span class="o">=</span> <span class="n">CLK</span><span class="p">;</span> 
<span class="n">TIMESPEC</span> <span class="n">TS_CLK</span> <span class="o">=</span> <span class="n">PERIOD</span> <span class="n">CLK</span> <span class="mi">5</span><span class="p">.</span><span class="mi">0</span> <span class="n">ns</span> <span class="n">HIGH</span> <span class="mi">50</span><span class="o">%</span><span class="p">;</span> 
<span class="k">OFFSET</span> <span class="o">=</span> <span class="k">IN</span> <span class="mi">4</span><span class="p">.</span><span class="mi">5</span> <span class="n">ns</span> <span class="k">VALID</span> <span class="mi">4</span> <span class="n">ns</span> <span class="k">BEFORE</span> <span class="n">clock</span><span class="p">;</span>
</pre></div>


<h3>Source Synchronous Inputs</h3>
<p>所谓 Source Synchronous Inputs 其实就是指 “发送端重新生成一个时钟信号，并且将数据和时钟信号有着相似的布线，两者的延时基本相同，在接收数据的 FPGA 端，使用这个时钟来捕获这个数据”。布线延时和时钟倾斜不再是限制这种接口工作速度的因素，所以这种接口一般应用在双倍数据速率的 DDR 中。</p>
<p>source synchronous DDR 应用示例如下图：</p>
<p><img alt="source synchronous SDR" src="/images/static-timing-analysis-2-xilinx-sta/source_synchronous_in_ddr.png"></p>
<p>其时序为：</p>
<ol>
<li>
<p>发送器件在某个时钟的上升沿和下降沿都会发送一个独立的数据</p>
</li>
<li>
<p>接收端的 FPGA 使用发送端传递过来的这个再生时钟来捕获数据</p>
</li>
</ol>
<p><strong>对于这种接口的时序，使用 <code>OFFSET IN</code> 是最有效方便的添加约束的方法。对于接口中的每个时钟，都有一个对应的 offset in 约束，这个约束覆盖了所有的使用该时钟来捕获输入数据的路径。</strong></p>
<p><strong>添加约束的方法：</strong></p>
<p><strong>1. 首先对接口的时钟添加周期约束（period constraint）</strong></p>
<p><strong>2. 其次为时钟的上升沿添加全局 offset in 约束（global Offset In）</strong></p>
<p><strong>3. 最后为时钟的下降沿添加全局 offset in 约束（global offset in）</strong></p>
<p><strong>语法如下：</strong></p>
<div class="highlight"><pre><span></span><span class="k">OFFSET</span> <span class="o">=</span> <span class="k">IN</span> <span class="n">value</span> <span class="k">VALID</span> <span class="n">value</span> <span class="k">BEFORE</span> <span class="n">clock</span> <span class="n">RISING</span><span class="p">;</span>
<span class="k">OFFSET</span> <span class="o">=</span> <span class="k">IN</span> <span class="n">value</span> <span class="k">VALID</span> <span class="n">value</span> <span class="k">BEFORE</span> <span class="n">clock</span> <span class="n">FALLING</span><span class="p">;</span>
</pre></div>


<p>举例： </p>
<p>例3. 在下面理想的 source synchronous DDR interface 时序图中：</p>
<p><img alt="example3" src="/images/static-timing-analysis-2-xilinx-sta/example3.png"></p>
<p>输入时钟的周期为 5 ns，并且占空比为 50%，两 bit 的数据的有效时间都为 1/2 时钟周期，所以在这个实例中的时序约束应该如下：</p>
<div class="highlight"><pre><span></span><span class="n">NET</span> <span class="ss">&quot;SysClk&quot;</span> <span class="n">TNM_NET</span> <span class="o">=</span> <span class="ss">&quot;SysClk&quot;</span><span class="p">;</span>
<span class="n">TIMESPEC</span> <span class="ss">&quot;TS_SysClk&quot;</span> <span class="o">=</span> <span class="n">PERIOD</span> <span class="ss">&quot;SysClk&quot;</span> <span class="mi">5</span> <span class="n">ns</span> <span class="n">HIGH</span> <span class="mi">50</span><span class="o">%</span><span class="p">;</span>

<span class="k">OFFSET</span> <span class="o">=</span> <span class="k">IN</span> <span class="mi">1</span><span class="p">.</span><span class="mi">25</span> <span class="n">ns</span> <span class="k">VALID</span> <span class="mi">2</span><span class="p">.</span><span class="mi">5</span> <span class="n">ns</span> <span class="k">BEFORE</span> <span class="ss">&quot;SysClk&quot;</span> <span class="n">RISING</span><span class="p">;</span>
<span class="k">OFFSET</span> <span class="o">=</span> <span class="k">IN</span> <span class="mi">1</span><span class="p">.</span><span class="mi">25</span> <span class="n">ns</span> <span class="k">VALID</span> <span class="mi">2</span><span class="p">.</span><span class="mi">5</span> <span class="n">ns</span> <span class="k">BEFORE</span> <span class="ss">&quot;SysClk&quot;</span> <span class="n">FALLING</span><span class="p">;</span>
</pre></div>


<p>例4. 不是理想的 source synchronous DDR（数据和时钟的边沿对齐），假设时钟周期为 5 ns，并且占空比为 50%，上升沿和下降沿的数据都保持有效 2ns，并且位于时钟波形的高低电平的中间位置，也就是说，在数据有效的前后各有 250 ps 的空白。</p>
<p>对于上升沿，因为数据相对于捕获它的时钟沿后了 250 ps，并且有效时间持续了 2 ns；对于下降沿，数据也沿后了 250 ps， 并且有效时间持续了2 ns，所以时序约束如下：</p>
<div class="highlight"><pre><span></span><span class="n">NET</span> <span class="ss">&quot;clock&quot;</span> <span class="n">TNM_NET</span> <span class="o">=</span> <span class="n">CLK</span><span class="p">;</span> 
<span class="n">TIMESPEC</span> <span class="n">TS_CLK</span> <span class="o">=</span> <span class="n">PERIOD</span> <span class="n">CLK</span> <span class="mi">5</span><span class="p">.</span><span class="mi">0</span> <span class="n">ns</span> <span class="n">HIGH</span> <span class="mi">50</span><span class="o">%</span><span class="p">;</span> 
<span class="k">OFFSET</span> <span class="o">=</span> <span class="k">IN</span> <span class="o">-</span><span class="mi">250</span> <span class="n">ps</span> <span class="k">VALID</span> <span class="mi">2</span> <span class="n">ns</span> <span class="k">BEFORE</span> <span class="n">clock</span> <span class="n">RISING</span><span class="p">;</span> 
<span class="k">OFFSET</span> <span class="o">=</span> <span class="k">IN</span> <span class="o">-</span><span class="mi">250</span> <span class="n">ps</span> <span class="k">VALID</span> <span class="mi">2</span> <span class="n">ns</span> <span class="k">BEFORE</span> <span class="n">clock</span> <span class="n">FALLING</span>
</pre></div>


<p>例5. 不是理想的 source synchronous DDR（数据和时钟的中间位置对齐），假设时钟周期为 5 ns，并且占空比为 50%，上升沿和下降沿的数据都保持有效 2 ns，并且时钟沿对齐数据的中间位置，可以得出结论，在数据有效的前后各有 250 ps 的空白。</p>
<p>对于上升沿，因为数据相对于捕获它的时钟提前了 1 ns，并且有效时间持续了 2 ns；对于下降沿，数据也提前了 1 ns，并且有效时间持续了 2 ns，所以时序约束如下：</p>
<div class="highlight"><pre><span></span><span class="n">NET</span> <span class="ss">&quot;clock&quot;</span> <span class="n">TNM_NET</span> <span class="o">=</span> <span class="n">CLK</span><span class="p">;</span> 
<span class="n">TIMESPEC</span> <span class="n">TS_CLK</span> <span class="o">=</span> <span class="n">PERIOD</span> <span class="n">CLK</span> <span class="mi">5</span><span class="p">.</span><span class="mi">0</span> <span class="n">ns</span> <span class="n">HIGH</span> <span class="mi">50</span><span class="o">%</span><span class="p">;</span> 
<span class="k">OFFSET</span> <span class="o">=</span> <span class="k">IN</span> <span class="mi">1</span> <span class="n">ns</span> <span class="k">VALID</span> <span class="mi">2</span> <span class="n">ns</span> <span class="k">BEFORE</span> <span class="n">clock</span> <span class="n">RISING</span><span class="p">;</span> 
<span class="k">OFFSET</span> <span class="o">=</span> <span class="k">IN</span> <span class="mi">1</span> <span class="n">ns</span> <span class="k">VALID</span> <span class="mi">2</span> <span class="n">ns</span> <span class="k">BEFORE</span> <span class="n">clock</span> <span class="n">FALLING</span><span class="p">;</span>
</pre></div>


<p><br></p>
<h2>Register-to-register paths</h2>
<p>这部分讨论寄存器-寄存器之间同步路径上的周期约束（period constraint）。</p>
<p>period constraint</p>
<ul>
<li>
<p>定义了时钟域的时序</p>
</li>
<li>
<p>覆盖了内部寄存器之间的同步数据路径</p>
</li>
<li>
<p>分析单个时钟域内的路径</p>
</li>
<li>
<p>分析两个相关联的时钟域之间的所有路径</p>
</li>
<li>
<p>在分析时考虑了时钟域之间的相位、频率、不确定性因素</p>
</li>
</ul>
<p>同步时钟域的约束可以分为以下 3 类：</p>
<ol>
<li>
<p>Automatically Related Synchronous DLL, DCM, PLL, and MMCM Clock Domains</p>
</li>
<li>
<p>Manually Related Synchronous Clock Domains</p>
</li>
<li>
<p>Asynchronous Clock Domains</p>
</li>
</ol>
<p><strong>使用工具对 DCM、PLL 和 MMCM 的输出时钟自动添加时钟关系，并且手动定义外部的相关时钟的关系。通过这种方法，可以保证所有的跨时钟域的同步路径都被正确约束、分析，使用这种方法来添加 period constraint 可以避免再添加额外的跨时钟域约束。</strong></p>
<h3>Automatically Related Synchronous DLL, DCM, PLL, and MMCM Clock Domains</h3>
<p>最常见的时钟信号就是下面两个：</p>
<ol>
<li>
<p>输入到 DCM、PLL 或者是 MMCM 的时钟信号</p>
</li>
<li>
<p>从这些单元输出，用来驱动内部的同步路径的时钟信号</p>
</li>
</ol>
<p>推荐的约束方法是 <strong>对输入到 DCM、PLL 或者是 MMCM 的时钟信号添加周期约束（period constraint）。</strong> 通过对输入时钟添加周期约束，Xilinx 工具会</p>
<ul>
<li>
<p>自动为 DCM、PLL 或者是 MMCM 的输出生成一个新的周期约束</p>
</li>
<li>
<p>确定输出时钟之间的关系</p>
</li>
<li>
<p>分析这些同步域之间的任何路径</p>
</li>
</ul>
<p><strong>语法如下：</strong></p>
<div class="highlight"><pre><span></span><span class="n">NET</span> <span class="ss">&quot;ClockName&quot;</span> <span class="n">TNM_NET</span> <span class="o">=</span> <span class="ss">&quot;TNM_NET_Name&quot;</span><span class="p">;</span>
<span class="n">TIMESPEC</span> <span class="ss">&quot;TS_name&quot;</span> <span class="o">=</span> <span class="n">PERIOD</span> <span class="ss">&quot;TNM_NET_Name&quot;</span> <span class="n">PeriodValue</span> <span class="n">HIGH</span> <span class="n">HighValue</span><span class="o">%</span><span class="p">;</span>
</pre></div>


<p>其中 </p>
<ul>
<li>
<p>PeriodValue 定义时钟周期</p>
</li>
<li>
<p>HighValue 定义时钟的占空比</p>
</li>
</ul>
<p>举例：</p>
<p>例6. 在下图的例子中</p>
<p><img alt="example6" src="/images/static-timing-analysis-2-xilinx-sta/example6.png"></p>
<p>输入时钟连接到 DCM 的输入端，因为输入时钟的时钟周期为 5 ns，并且占空比为 50%，所以添加的约束为：</p>
<div class="highlight"><pre><span></span><span class="n">NET</span> <span class="ss">&quot;ClkIn&quot;</span> <span class="n">TNM_NET</span> <span class="o">=</span> <span class="ss">&quot;ClkIn&quot;</span><span class="p">;</span>
<span class="n">TIMESPEC</span> <span class="ss">&quot;TS_ClkIn&quot;</span> <span class="o">=</span> <span class="n">PERIOD</span> <span class="ss">&quot;ClkIn&quot;</span> <span class="mi">5</span> <span class="n">ns</span> <span class="n">HIGH</span> <span class="mi">50</span><span class="o">%</span><span class="p">;</span>
</pre></div>


<p>在上面的例子中，我们给出上面的约束条件之后，DCM 会自动为它的两个输出添加约束，并且分析这两个时钟域</p>
<h3>Manually Related Synchronous Clock Domains</h3>
<p>在有些情况中，Xilinx 工具无法自动分析指定同步时钟域之间的关系（比如相关的时钟信号从两个不同的管脚输入进入到 FPGA），</p>
<p><strong>这种情形下，Xilinx 推荐的约束方法是：</strong></p>
<p><strong>1. 为每一个输入时钟都创建一个周期约束</strong></p>
<p><strong>2. 手动定义时钟之间的关系</strong></p>
<p>一旦我们定义了时钟约束，工具会自动分析两个同步域之间的所有路径，并且在分析时会把频率、相位、不确定因素都考虑进去。</p>
<p>Xilinx 的约束系统可以通过在周期约束中加入频率和相位信息来添加更加复杂的周期约束（complex manual relationship）。</p>
<p><strong>约束方法：</strong></p>
<p><strong>1. 为主时钟定义周期约束</strong></p>
<p><strong>2. 以主时钟的约束为参考，为其他的相关时钟添加周期约束</strong></p>
<p><strong>语法如下：</strong></p>
<div class="highlight"><pre><span></span><span class="n">NET</span> <span class="ss">&quot;PrimaryClock&quot;</span> <span class="n">TNM_NET</span> <span class="o">=</span> <span class="ss">&quot;TNM_Primary&quot;</span><span class="p">;</span>
<span class="n">NET</span> <span class="ss">&quot;RelatedClock&quot;</span> <span class="n">TNM_NET</span> <span class="o">=</span> <span class="ss">&quot;TNM_Related&quot;</span><span class="p">;</span>
<span class="n">TIMESPEC</span> <span class="ss">&quot;TS_primary&quot;</span> <span class="o">=</span> <span class="n">PERIOD</span> <span class="ss">&quot;TNM_Primary&quot;</span> <span class="n">PeriodValue</span> <span class="n">HIGH</span> <span class="n">HighValue</span><span class="o">%</span><span class="p">;</span>
<span class="n">TIMESPEC</span> <span class="ss">&quot;TS_related&quot;</span> <span class="o">=</span> <span class="n">PERIOD</span> <span class="ss">&quot;TNM_Related&quot;</span> <span class="n">TS_Primary_relation</span> <span class="n">PHASE</span> <span class="n">value</span><span class="p">;</span>
</pre></div>


<p>在 related PERIOD 的约束中，PERIOD 的值定义了相关时钟和主时钟之间的关系（以时钟周期为单位），这种关系用主时钟的 TIMESPEC 形式来定义；PHASE 的值定义了主时钟和相关时钟的上升沿之间的关系。</p>
<p>举例：</p>
<p>例7. 如下图所示</p>
<p><img alt="example7" src="/images/static-timing-analysis-2-xilinx-sta/example7.png"></p>
<p>CLK2X180 的频率是 CLK1X 的 2 倍，所以 PERIOD 的值为 1/2；CLK2X180 的相位相比于主时钟，偏移了 180度，所以它的上升沿比主时钟的上升沿晚了 1.25 ns；所以这个例子的约束如下：</p>
<div class="highlight"><pre><span></span><span class="n">NET</span> <span class="ss">&quot;Clk1X&quot;</span> <span class="n">TNM_NET</span> <span class="o">=</span> <span class="ss">&quot;Clk1X&quot;</span><span class="p">;</span>
<span class="n">NET</span> <span class="ss">&quot;Clk2X180&quot;</span> <span class="n">TNM_NET</span> <span class="o">=</span> <span class="ss">&quot;Clk2X180&quot;</span><span class="p">;</span>
<span class="n">TIMESPEC</span> <span class="ss">&quot;TS_Clk1X&quot;</span> <span class="o">=</span> <span class="n">PERIOD</span> <span class="ss">&quot;Clk1X7 5 ns HIGH 50%;</span>
<span class="ss">TIMESPEC &quot;</span><span class="n">TS_Clk2X180</span><span class="ss">&quot; = PERIOD &quot;</span><span class="n">Clk2X180</span><span class="err">&quot;</span> <span class="n">TS_Clk1X</span><span class="o">/</span><span class="mi">2</span> <span class="n">PHASE</span> <span class="o">+</span><span class="mi">1</span><span class="p">.</span><span class="mi">25</span> <span class="n">ns</span><span class="p">;</span>
</pre></div>


<h3>Asynchronous Clock Domains</h3>
<p>异步时钟是指频率或相位有一个不同或者都不相同的时钟。因为时钟是不相关的，所以在进行 setup/hold time 分析时，是无法确定时钟的最终关系的。因此，<strong>Xilinx 推荐在设计时使用一些特殊的方法来确保数据能被正确捕获。</strong>然而，有时候设计者希望不考虑频率和相位之间的关系，在孤立的条件下限制数据传输的最大时延。</p>
<p>Xilinx 约束系统允许不考虑源和目的时钟之间的频率、相位关系，直接约束数据路径的最大时延。语法就是使用带 <code>DATAPATHONLY</code> 关键字的 <code>From-To</code> 语句。</p>
<p><strong>约束方法：</strong></p>
<p><strong>1. 为源同步寄存器定义时钟组</strong></p>
<p><strong>2. 为目的同步寄存器定义时钟组</strong></p>
<p><strong>3. 用带 <code>DATAPATHONLY</code> 关键字的 <code>From-To</code> 来约束两个时钟域之间的最大数据时延</strong></p>
<p><strong>语法如下：</strong></p>
<div class="highlight"><pre><span></span><span class="n">NET</span> <span class="ss">&quot;CLKA&quot;</span> <span class="n">TNM_NET</span> <span class="o">=</span> <span class="n">FFS</span> <span class="ss">&quot;GRP_A&quot;</span><span class="p">;</span>
<span class="n">NET</span> <span class="ss">&quot;CLKB&quot;</span> <span class="n">TNM_NET</span> <span class="o">=</span> <span class="n">FFS</span> <span class="ss">&quot;GRP_B&quot;</span><span class="p">;</span>
<span class="n">TIMESPEC</span> <span class="n">TS_Example</span> <span class="o">=</span> <span class="k">FROM</span> <span class="ss">&quot;GRP_A&quot;</span> <span class="k">TO</span> <span class="ss">&quot;GRP_B&quot;</span> <span class="n">Delay</span> <span class="n">DATAPATHONLY</span>
</pre></div>


<p>举例：</p>
<p>例8. 以前面的图为例，假设 CLKA 输入到第一个寄存器 R1，CLKB 输入到第二个寄存器 R2，R1 的输出连接到 R2 的输入，能忍受的最大的数据时延为 5 ns，则约束为：</p>
<div class="highlight"><pre><span></span><span class="n">NET</span> <span class="ss">&quot;CLKA&quot;</span> <span class="n">TNM_NET</span> <span class="o">=</span> <span class="n">FFS</span> <span class="ss">&quot;GRP_A&quot;</span><span class="p">;</span>
<span class="n">NET</span> <span class="ss">&quot;CLKB&quot;</span> <span class="n">TNM_NET</span> <span class="o">=</span> <span class="n">FFS</span> <span class="ss">&quot;GRP_B&quot;</span><span class="p">;</span>
<span class="n">TIMESPEC</span> <span class="n">TS_Example</span> <span class="o">=</span> <span class="k">FROM</span> <span class="ss">&quot;GRP_A&quot;</span> <span class="k">TO</span> <span class="ss">&quot;GRP_B&quot;</span> <span class="mi">5</span> <span class="n">ns</span> <span class="n">DATAPATHONLY</span>
</pre></div>


<p><br></p>
<h2>Output paths</h2>
<p>这部分讨论如何为输出路径添加约束。输出约束覆盖了从 “内部同步单元/寄存器 ---&gt; FPGA 输出管脚” 之间的所有路径。如下图所示：</p>
<p><img alt="output example" src="/images/static-timing-analysis-2-xilinx-sta/output_example.png"></p>
<p>在输出路径模型中，发送端是 FPGA 芯片，接收端是一个外部设备（当然也可以是 FPGA），输入路径讨论的就是以发送端的 FPGA 为视角，如何将待发送定数据正确发送出去。</p>
<p>和输入路径对应，输出路径使用 <code>OFFSET OUT</code> 来约束以达到时序要求。</p>
<p>OFFET OUT 定义了输出数据和将该数据发送到输出管脚的时钟之间的关系。OFFSET OUT 的分析会自动将影响输出数据/输出时钟的内部因素考虑在内：</p>
<ol>
<li>
<p>时钟的频率和相位畸变</p>
</li>
<li>
<p>时钟的不确定性</p>
</li>
<li>
<p>数据时延的调整</p>
</li>
</ol>
<p>和输入路径类似，输出路径的时序要求也可以依据接口的类型（system/source synchronous）和数据速率（SDR/DDR）来分类讨论。</p>
<h3>System Synchronous Output</h3>
<p>在 system synchronous output 中，发送端和接收端使用同一个时钟，所以发送端的 FPGA 只需要发生数据部分就可以了。如下图所示：</p>
<p><img alt="system synchronous output" src="/images/static-timing-analysis-2-xilinx-sta/system_synchronous_out.png"></p>
<p><strong>对于 system synchronous output 接口，使用全局 OFFSET OUT 是最有效的方法。每个 OFFSET OUT 都约束了一个对应的输出时钟，并且所有使用这个时钟来触发的输出数据路径都被这个约束所覆盖。</strong></p>
<p><strong>约束方法：</strong></p>
<p><strong>1. 为输出时钟定义一个时钟名（TNM）来分组，这个时钟组包含了所有被这个时钟触发的输出寄存器</strong></p>
<p><strong>2. 定义接口的全局 OFFSET OUT 约束</strong></p>
<p><strong>语法如下：</strong></p>
<div class="highlight"><pre><span></span><span class="k">OFFSET</span> <span class="o">=</span> <span class="k">OUT</span> <span class="n">value</span> <span class="k">AFTER</span> <span class="n">clock</span><span class="p">;</span>
</pre></div>


<p>其中 <code>OFFSET = OUT &lt;value&gt;</code> 规定了 “接收器件的输入时钟（=发送端 FPGA 的时钟）上升沿 ---&gt; 发送端 FPGA 输出数据变有效” 直接的最大时延。</p>
<p>举例：</p>
<p>例9. 如下图所示的 System Synchronous SDR output interface</p>
<p><img alt="example9" src="/images/static-timing-analysis-2-xilinx-sta/example9.png"></p>
<p>假设发送端的输出数据必须在时钟上升沿之后的 5 ns 内变为有效，则约束如下：</p>
<div class="highlight"><pre><span></span><span class="n">NET</span> <span class="ss">&quot;ClkIn&quot;</span> <span class="n">TNM_NET</span> <span class="o">=</span> <span class="ss">&quot;ClkIn&quot;</span><span class="p">;</span>
<span class="k">OFFSET</span> <span class="o">=</span> <span class="k">OUT</span> <span class="mi">5</span> <span class="n">ns</span> <span class="k">AFTER</span> <span class="ss">&quot;ClkIn&quot;</span><span class="p">;</span>
</pre></div>


<h3>Source Synchronous Output</h3>
<p>在 source synchronous output interface，发送端的 FPGA 会重新生成一个时钟信号，并且将时钟信号和数据一起发送出去，如下图所示：</p>
<p><img alt="source synchronous output" src="/images/static-timing-analysis-2-xilinx-sta/source_synchronous_out.png"></p>
<p><strong>对于 source synchronous output 接口，使用全局 OFFSET OUT 是最有效的方法。每个 OFFSET OUT 都约束了一个对应的输出时钟，并且所有使用这个时钟来触发的输出数据路径都被这个约束所覆盖。</strong></p>
<p><strong>约束方法：</strong></p>
<p><strong>1. 为输出时钟定义一个时钟名（TNM）来分组、，这个时钟组包含了所有被这个时钟触发的输出寄存器</strong></p>
<p><strong>2. 为时钟上升沿添加 global Offset Out 约束</strong></p>
<p><strong>3. 为时钟下降沿添加 global Offset Out 约束</strong></p>
<p><strong>语法如下：</strong></p>
<ul>
<li>
<p><code>OFFSET = OUT &lt;value&gt;</code> 约束了从 “输入时钟的上升沿 ---&gt; 发送端 FPGA 输出端口数据变为有效” 的最大时延。</p>
</li>
<li>
<p>关键词 <code>REFERENCE_PIN</code> 约定以重新生成的时钟作为参考，输出数据的 skew 报告就是以这个时钟作为参考生成的。</p>
</li>
</ul>
<p>举例：</p>
<p>例10. 下图是一个理想的 Source Synchronous DDR interface 时序图</p>
<p><img alt="example10" src="/images/static-timing-analysis-2-xilinx-sta/example10.png"></p>
<p>时钟周期为 5 ns，并且占空比为 50%，数据保持有效的时间为 1/2 时钟周期。所以，这个示例的约束如下：</p>
<div class="highlight"><pre><span></span><span class="n">NET</span> <span class="ss">&quot;ClkIn&quot;</span> <span class="n">TNM_NET</span> <span class="o">=</span> <span class="ss">&quot;ClkIn&quot;</span><span class="p">;</span>
<span class="k">OFFSET</span> <span class="o">=</span> <span class="k">OUT</span> <span class="k">AFTER</span> <span class="ss">&quot;ClkIn&quot;</span> <span class="n">REFERENCE_PIN</span> <span class="ss">&quot;ClkOut&quot;</span> <span class="n">RISING</span><span class="p">;</span>
<span class="k">OFFSET</span> <span class="o">=</span> <span class="k">OUT</span> <span class="k">AFTER</span> <span class="ss">&quot;ClkIn&quot;</span> <span class="n">REFERENCE_PIN</span> <span class="ss">&quot;ClkOut&quot;</span> <span class="n">FALLING</span>
</pre></div>


<p><br></p>
<h2>Path specific exceptions</h2>
<p>通过前面的 3 节的讨论，对输入、寄存器-寄存器、输出路径进行约束，大部分时序路径都得到了正确约束，然后在一些情况中，存在少数不适应于全局约束的少数路径，这些例外最常见的就是：</p>
<ul>
<li>
<p>False Paths (Paths Between Registers That Do Not Affect Timing)</p>
</li>
<li>
<p>Multi-Cycle Paths</p>
</li>
</ul>
<p>下面分别讨论。</p>
<h3>False Paths (Paths Between Registers That Do Not Affect Timing)</h3>
<p>如果有些路径不影响时序性能，那么我们就可以将这些路径从时序分析中移除。<strong>最常用的方法就是使用带 time ignore (<code>TIG</code>) 关键词的 <code>FROM_TO</code> 约束。</strong> 使用这种约束，可以</p>
<ul>
<li>
<p>从源时钟域指定一组寄存器</p>
</li>
<li>
<p>从目标时钟域指定一组寄存器</p>
</li>
<li>
<p>将源到目标域的路径从时序分析中移除</p>
</li>
</ul>
<p><strong>约束方法：</strong></p>
<p><strong>1. 在源时钟域指定一组寄存器</strong></p>
<p><strong>2. 在目标时钟域指定一组寄存器</strong></p>
<p><strong>3. 使用带 TIG 关键词的 FROM-TO 来移除这两个域之间的路径</strong></p>
<p><strong>语法如下：</strong></p>
<div class="highlight"><pre><span></span><span class="n">TIMESPEC</span> <span class="ss">&quot;TSid&quot;</span> <span class="o">=</span> <span class="k">FROM</span> <span class="ss">&quot;SRC_GRP&quot;</span> <span class="k">TO</span> <span class="ss">&quot;DST_GRP&quot;</span> <span class="n">TIG</span><span class="p">;</span>
</pre></div>


<p>举例：</p>
<p>例11. 假设下图中的两个寄存器之间的路径并不影响设计的时序，希望将这条路径从时序约束中移除</p>
<p><img alt="example11" src="/images/static-timing-analysis-2-xilinx-sta/example11.png"></p>
<p>则本例的约束如下：</p>
<div class="highlight"><pre><span></span><span class="n">NET</span> <span class="ss">&quot;CLK1&quot;</span> <span class="n">TNM_NET</span> <span class="o">=</span> <span class="n">FFS</span> <span class="ss">&quot;GRP_1&quot;</span><span class="p">;</span>
<span class="n">NET</span> <span class="ss">&quot;CLK2&quot;</span> <span class="n">TNM_NET</span> <span class="o">=</span> <span class="n">FFS</span> <span class="ss">&quot;GRP_2&quot;</span><span class="p">;</span>
<span class="n">TIMESPEC</span> <span class="n">TS_Example</span> <span class="o">=</span> <span class="k">FROM</span> <span class="ss">&quot;GRP_1&quot;</span> <span class="k">TO</span> <span class="ss">&quot;GRP_2&quot;</span> <span class="n">TIG</span><span class="p">;</span>
</pre></div>


<h3>Multi-Cycle Paths</h3>
<p>在多周期路径中，从发送端到接收端的同步单元，数据以低于周期约束中的 PERIOD 速率传输。这种情况最常见的场景是同步单元使用一个共同的 clock enable 来门控。</p>
<p>通过定义一个多周期路径（Multi-Cycle path），这些同步单元的约束条件会比默认的周期约束宽松很多。方法就是先给周期约束定义一个标识，然后再声明 Multi-Cycle path 包含多少个时钟周期。然后工具就可以合理分配这些路径的优先级。</p>
<p>定义一个多周期路径的 <strong>最常用的方法就是用 clock enable 信号定义一个时钟组，这样我们就可以用这个 clock enable 来定义一个包含了源、目的寄存器的时钟组，然后将多周期约束应用到这些寄存器之间的路径上。</strong></p>
<p><strong>约束方法：</strong></p>
<p><strong>1. 对公用时钟域进行周期约束</strong></p>
<p><strong>2. 定义所有基于同一个 clock enable 信号的寄存器</strong></p>
<p><strong>3. 对新的时序要求进行 From:To(Multi-Cycle) 约束</strong></p>
<p><strong>语法如下：</strong></p>
<div class="highlight"><pre><span></span><span class="n">TIMESPEC</span> <span class="ss">&quot;TSid&quot;</span> <span class="o">=</span> <span class="k">FROM</span> <span class="ss">&quot;MC_GRP&quot;</span> <span class="k">TO</span> <span class="ss">&quot;MC_GRP&quot;</span> <span class="o">&lt;</span><span class="n">value</span><span class="o">&gt;</span><span class="p">;</span>
</pre></div>


<ul>
<li>
<p><code>MC_GRP</code> 定义了一组公用时钟的寄存器</p>
</li>
<li>
<p>所有从 <code>MC_GRP</code> 开始，到 <code>MC_GRP</code> 结束的路径就是需要进行多周期约束的路径</p>
</li>
</ul>
<p>举例：</p>
<p>例12. 如下图所示的假设情形中</p>
<p><img alt="example12" src="/images/static-timing-analysis-2-xilinx-sta/example12.png"></p>
<p>两个寄存器直接的路径被一个共同点 clock enable 控制，并且 clock enable 的变化速率是时钟频率的一半。则本例的时序约束如下：</p>
<div class="highlight"><pre><span></span><span class="n">NET</span> <span class="ss">&quot;CLK1&quot;</span> <span class="n">TNM_NET</span> <span class="o">=</span> <span class="ss">&quot;CLK1&quot;</span><span class="p">;</span>
<span class="n">TIMESPEC</span> <span class="ss">&quot;TS_CLK1&quot;</span> <span class="o">=</span> <span class="n">PERIOD</span> <span class="ss">&quot;CLK1&quot;</span> <span class="mi">5</span> <span class="n">ns</span> <span class="n">HIGH</span> <span class="mi">50</span><span class="o">%</span><span class="p">;</span>
<span class="n">NET</span> <span class="ss">&quot;Enable&quot;</span> <span class="n">TNM_NET</span> <span class="o">=</span> <span class="n">FFS</span> <span class="ss">&quot;MC_GRP&quot;</span><span class="p">;</span>
<span class="n">TIMESPEC</span> <span class="n">TS_Example</span> <span class="o">=</span> <span class="k">FROM</span> <span class="ss">&quot;MC_GRP&quot;</span> <span class="k">TO</span> <span class="ss">&quot;MC_GRP&quot;</span> <span class="n">TS_CLK1</span><span class="o">*</span><span class="mi">2</span><span class="p">;</span>
</pre></div>


<p><br></p>
<h2>Summary</h2>
<hr>
<p>通过对这四种类型的 timing path 进行约束，基本上系统内所有路径都得到了合理约束。</p>
<h2>Ref</h2>
<p><a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_2/ug612.pdf">Timing Closure User Guide</a></p>
            </div>
            <!-- /.entry-content -->
<section class="well" id="related-posts">
    <h4>Related Posts:</h4>
    <ul>
        <li><a href="https://guqian110.github.io/output/posts/ic/static_timing_analysis_1_basic.html">静态时序分析 STA 1 —— 基础知识</a></li>
    </ul>
</section>
        </article>
    </section>

        </div>
        <div class="col-sm-3" id="sidebar">
            <aside>
<div id="aboutme">
        <p>
            <img width="100%" class="img-thumbnail" src="https://guqian110.github.io/images/logo.png"/>
        </p>
    <p>
      <strong>About Qian Gu</strong><br/>
        Icer + BYR
    </p>
</div><!-- Sidebar -->
<section class="well well-sm">
  <ul class="list-group list-group-flush">

<!-- Sidebar/Social -->
<li class="list-group-item">
  <h4><i class="fa fa-home fa-lg"></i><span class="icon-label">Social</span></h4>
  <ul class="list-group" id="social">
    <li class="list-group-item"><a href="i"><i class="fa fa-t-square fa-lg"></i> g</a></li>
    <li class="list-group-item"><a href="t"><i class="fa fa-t-square fa-lg"></i> h</a></li>
  </ul>
</li>
<!-- End Sidebar/Social -->

<!-- Sidebar/Tag Cloud -->
<li class="list-group-item">
  <a href="https://guqian110.github.io/"><h4><i class="fa fa-tags fa-lg"></i><span class="icon-label">Tags</span></h4></a>
  <ul class="list-group list-inline tagcloud" id="tags">
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/arduino.html">Arduino</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/bufexplorer.html">BufExplorer</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/build-blog.html">Build Blog</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/c.html">C++</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/case.html">case</a>
    </li>
    <li class="list-group-item tag-2">
      <a href="https://guqian110.github.io/tag/clock-design.html">clock design</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/clock-dividers.html">clock dividers</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/clock-generate-unit.html">clock generate unit</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/clock-resource.html">clock resource</a>
    </li>
    <li class="list-group-item tag-2">
      <a href="https://guqian110.github.io/tag/code.html">code</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/coding-style.html">coding style</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/comment-style.html">comment style</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/configurable-design.html">configurable design</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/const.html">const</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/correlation-coefficient.html">correlation coefficient</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/cscope.html">cscope</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/ctags.html">ctags</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/data-type.html">data type</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/delay.html">delay</a>
    </li>
    <li class="list-group-item tag-3">
      <a href="https://guqian110.github.io/tag/digital-procesing.html">digital procesing</a>
    </li>
    <li class="list-group-item tag-3">
      <a href="https://guqian110.github.io/tag/digital-processing.html">digital processing</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/doxverilog.html">doxverilog</a>
    </li>
    <li class="list-group-item tag-3">
      <a href="https://guqian110.github.io/tag/doxygen.html">doxygen</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/doxygentoolkit.html">DoxygenToolKit</a>
    </li>
    <li class="list-group-item tag-3">
      <a href="https://guqian110.github.io/tag/fft.html">FFT</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/fifo.html">FIFO</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/flip-flop.html">flip-flop</a>
    </li>
    <li class="list-group-item tag-3">
      <a href="https://guqian110.github.io/tag/fpga.html">FPGA</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/frequency.html">frequency</a>
    </li>
    <li class="list-group-item tag-3">
      <a href="https://guqian110.github.io/tag/fsm.html">fsm</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/glitch.html">glitch</a>
    </li>
    <li class="list-group-item tag-3">
      <a href="https://guqian110.github.io/tag/gmail.html">Gmail</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/graphviz.html">graphviz</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/gtd.html">GTD</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/hazard.html">hazard</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/huo-zhao.html">活着</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/ifft.html">IFFT</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/intel-galileo.html">Intel Galileo</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/ip-core.html">IP core</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/ise.html">ISE</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/latch.html">latch</a>
    </li>
    <li class="list-group-item tag-2">
      <a href="https://guqian110.github.io/tag/linux.html">Linux</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/lookupfile.html">lookupfile</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/markdown.html">markdown</a>
    </li>
    <li class="list-group-item tag-3">
      <a href="https://guqian110.github.io/tag/matlab.html">matlab</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/modelsim.html">Modelsim</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/nerdtree.html">NERDTree</a>
    </li>
    <li class="list-group-item tag-3">
      <a href="https://guqian110.github.io/tag/ofdm.html">OFDM</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/on-top-of-tides.html">On Top of Tides</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/open-source-hardware.html">Open-source Hardware</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/package-management.html">Package Management</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/parameterization.html">parameterization</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/pipeline.html">pipeline</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/pkm.html">PKM</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/powerline.html">Powerline</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/project-setting.html">project setting</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/pulse-edge-detection.html">pulse edge detection</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/regular-expression.html">regular expression</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/reset.html">reset</a>
    </li>
    <li class="list-group-item tag-1">
      <a href="https://guqian110.github.io/tag/review.html">review</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/shi-jian-guan-li.html">时间管理</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/snr.html">SNR</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/ssh.html">SSH</a>
    </li>
    <li class="list-group-item tag-3">
      <a href="https://guqian110.github.io/tag/sta.html">STA</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/steve-jobs.html">Steve Jobs</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/sublime-text.html">Sublime Text</a>
    </li>
    <li class="list-group-item tag-3">
      <a href="https://guqian110.github.io/tag/syntax.html">syntax</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/synthesis.html">synthesis</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/taglist.html">taglist</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/tail-bitting-convolution.html">tail bitting convolution</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/the-catcher-in-the-rye.html">The Catcher in The Rye</a>
    </li>
    <li class="list-group-item tag-2">
      <a href="https://guqian110.github.io/tag/verilog.html">Verilog</a>
    </li>
    <li class="list-group-item tag-3">
      <a href="https://guqian110.github.io/tag/vhdl.html">VHDL</a>
    </li>
    <li class="list-group-item tag-1">
      <a href="https://guqian110.github.io/tag/vim.html">Vim</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/vim_signature.html">vim_signature</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/vivado.html">Vivado</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/vundle.html">vundle</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/warcraft.html">WarCraft</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/wine.html">Wine</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/winmanager.html">WinManager</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/xilinx.html">Xilinx</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/yocto.html">Yocto</a>
    </li>
    <li class="list-group-item tag-4">
      <a href="https://guqian110.github.io/tag/yu-hua.html">余华</a>
    </li>
  </ul>
</li>
<!-- End Sidebar/Tag Cloud -->

<!-- Sidebar/Github -->
<li class="list-group-item">
  <h4><i class="fa fa-github fa-lg"></i><span class="icon-label">GitHub Repos</span></h4>
  <div id="gh_repos">
    <p class="list-group-item">Status updating...</p>
  </div>
</li>
<!-- End Sidebar/Github -->

<!-- Sidebar/Links -->
<li class="list-group-item">
  <h4><i class="fa fa-external-link-square fa-lg"></i><span class="icon-label">Links</span></h4>
  <ul class="list-group" id="links">
    <li class="list-group-item">
      <a href="http://getpelican.com/" target="_blank">Pelican</a>
    </li>
    <li class="list-group-item">
      <a href="http://python.org/" target="_blank">Python.org</a>
    </li>
    <li class="list-group-item">
      <a href="http://jinja.pocoo.org/" target="_blank">Jinja2</a>
    </li>
  </ul>
</li>
<!-- End Sidebar/Links -->
  </ul>
</section>
<!-- End Sidebar -->            </aside>
        </div>
    </div>
</div>
<!-- End Content Container -->

<footer>
   <div class="container">
      <hr>
      <div class="row">
         <div class="col-xs-10">&copy; 2015 Qian Gu
            &middot; Powered by <a href="https://github.com/getpelican/pelican-themes/tree/master/pelican-bootstrap3" target="_blank">pelican-bootstrap3</a>,
            <a href="http://docs.getpelican.com/" target="_blank">Pelican</a>,
            <a href="http://getbootstrap.com" target="_blank">Bootstrap</a>                <p><small>  <a rel="license" href="https://creativecommons.org/licenses/by-nc/4.0/deed.zh"><img alt="Creative Commons License" style="border-width:0" src="//i.creativecommons.org/l/by-nc/4.0/80x15.png" /></a>
    Content
  licensed under a <a rel="license" href="https://creativecommons.org/licenses/by-nc/4.0/deed.zh">Creative Commons Attribution-NonCommercial 4.0 International License</a>, except where indicated otherwise.
</small></p>
         </div>
         <div class="col-xs-2"><p class="pull-right"><i class="fa fa-arrow-up"></i> <a href="#">Back to top</a></p></div>
      </div>
   </div>
</footer>
<script src="https://guqian110.github.io/theme/js/jquery.min.js"></script>

<!-- Include all compiled plugins (below), or include individual files as needed -->
<script src="https://guqian110.github.io/theme/js/bootstrap.min.js"></script>

<!-- Enable responsive features in IE8 with Respond.js (https://github.com/scottjehl/Respond) -->
<script src="https://guqian110.github.io/theme/js/respond.min.js"></script>



<!-- GitHub JS Code -->
<script type="text/javascript">
$(document).ready(function () {
  if (!window.jXHR) {
    var jxhr = document.createElement('script');
    jxhr.type = 'text/javascript';
    jxhr.src = 'https://guqian110.github.io/theme/js/jXHR.js';
    var s = document.getElementsByTagName('script')[0];
    s.parentNode.insertBefore(jxhr, s);
  }

  github.showRepos({
    user: 'guqian110',
    count: 5,
    skip_forks: false,
    target: '#gh_repos'
  });
});
</script>
<script src="https://guqian110.github.io/theme/js/github.js" type="text/javascript"></script>
<!-- End GitHub JS Code -->


</body>
</html>