xrun(64): 20.09-s002: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s002: Started on Oct 14, 2019 at 05:23:37 MSK
xrun
	-64
	-mess
	-linedebug
	-sv
	-v93
	-uvm
	-define DENALI_SV_NC
	+UVM_VERBOSITY=UVM_LOW
	-top specman
	-top specman_wave
	-define DENALI_UVM
	-uvmhome CDNS-1.1d
	-access +rw
	-loadvpi /storage/eda/cadence/2020/RHELx86/VIPCAT_11.30.072/vipcat_11.30.072-23_Sep_2020_08_15_01/tools.lnx86/denali_64bit/verilog/libcdnsv.so:cdnsvVIP:export
	-loadpli1 /storage/eda/cadence/2020/RHELx86/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/lib/64bit/libuvmpli.so:uvm_pli_boot:export
	-ncsimargs -loadrun
	./vip_lib/64bit/libcdnvipcuvm.so
	-incdir /storage/eda/cadence/2020/RHELx86/VIPCAT_11.30.072/vipcat_11.30.072-23_Sep_2020_08_15_01/tools.lnx86/denali_64bit/ddvapi/sv
	/storage/eda/cadence/2020/RHELx86/VIPCAT_11.30.072/vipcat_11.30.072-23_Sep_2020_08_15_01/tools.lnx86/denali_64bit/ddvapi/sv/denaliMem.sv
	/storage/eda/cadence/2020/RHELx86/VIPCAT_11.30.072/vipcat_11.30.072-23_Sep_2020_08_15_01/tools.lnx86/denali_64bit/ddvapi/sv/denaliCdn_apb.sv
	-incdir /storage/eda/cadence/2020/RHELx86/VIPCAT_11.30.072/vipcat_11.30.072-23_Sep_2020_08_15_01/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_apb
	/storage/eda/cadence/2020/RHELx86/VIPCAT_11.30.072/vipcat_11.30.072-23_Sep_2020_08_15_01/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_apb/cdnApbUvmTop.sv
	+define+ABVIP_SIM
	+define+UVM_NO_DEPRECATED
	+define+CDN_AUTO_TEST
	-incdir /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src
	-incdir /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/using_config_object
	-incdir ./apb_vip_src/simpleExample
	-incdir /storage/eda/cadence/2020/RHELx86/VIPCAT_11.30.072/vipcat_11.30.072-23_Sep_2020_08_15_01/tools.lnx86/denali_64bit/ddvapi/sv/uvm/cdn_apb/examples
	-incdir /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/../../..//rtl/efuselib
	-f /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/../../..//prj/common/lists//efusev
		/home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/../../..//rtl/efuselib/efuse.sv
		/home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/../../..//rtl/efuselib/efuse_dbg_locker.sv
	+define+EFUSE_BLOCK_QNTY=3
	./apb_vip_src/soma_uvm/activeMaster.v
	./apb_vip_src/soma_uvm/passiveMaster.v
	./apb_vip_src/soma_uvm/passiveSlave.v
	./cdnApbUvmUserTb.sv
	+UVM_TESTNAME=efuseRegisterRWTest
	-l ./xrun_register_rw.log
	-top testbench
	-snprerun notest
	-snnoauto
	-input /storage/eda/cadence/2020/RHELx86/XCELIUM/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
	-input ./regr_restore.tcl
	./vip_lib/64bit/ncsim_psui.sv

   User defined plus("+") options:
	+UVM_VERBOSITY=UVM_LOW

xrun: *W,BADPRF: The -linedebug option may have an adverse performance impact.
xrun: *W,OPDEPRREN: Command Line Option (-ncsimargs) is deprecated. Use (-xmsimargs) instead.
$CDSROOT = /storage/eda/cadence/2020/RHELx86/XCELIUM
$TESTDIR = /storage/home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse

TOOL:	xmsc(64)	20.09-s002
make[1]: Entering directory `/storage/home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse'
make[1]: `/storage/home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/./xcelium.d/run.lnx8664.20.09.d/librun.so' is up to date.
make[1]: Leaving directory `/storage/home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse'

Loading snapshot worklib.specman:sv .................... Done
SVSEED default: 1
xmsim: *W,RNDXCELON: A newer version of the SystemVerilog constraint solver is being used which has better support for array-solving, new solve-order mechanism, and seed stability enhancements..
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
WARNING:        VPI       TFTHRW
         The user defined task or function $uvm_type_name has already been registered.
WARNING:        VPI       TFTHRW
         The user defined task or function $uvm_set_access has already been registered.
WARNING:        VPI       TFTHRW
         The user defined task or function $tcl_uvm_print_components has already been registered.
WARNING:        VPI       TFTHRW
         The user defined task or function $tcl_uvm_print_component has already been registered.
WARNING:        VPI       TFTHRW
         The user defined task or function $tcl_uvm_list_components has already been registered.
WARNING:        VPI       TFTHRW
         The user defined task or function $tcl_uvm_set has already been registered.
WARNING:        VPI       TFTHRW
         The user defined task or function $tcl_uvm_set_string has already been registered.
WARNING:        VPI       TFTHRW
         The user defined task or function $tcl_uvm_set_message has already been registered.
WARNING:        VPI       TFTHRW
         The user defined task or function $tcl_uvm_get_message has already been registered.
WARNING:        VPI       TFTHRW
         The user defined task or function $tcl_uvm_get_phase has already been registered.
WARNING:        VPI       TFTHRW
         The user defined task or function $tcl_uvm_get_phase_new has already been registered.
WARNING:        VPI       TFTHRW
         The user defined task or function $tcl_uvm_break_at_phase has already been registered.
WARNING:        VPI       TFTHRW
         The user defined task or function $tcl_uvm_global_run_phase has already been registered.
WARNING:        VPI       TFTHRW
         The user defined task or function $tcl_uvm_global_stop_request has already been registered.
WARNING:        VPI       TFTHRW
         The user defined task or function $tcl_uvm_version has already been registered.
WARNING:        VPI       TFTHRW
         The user defined task or function $tcl_uvm_objection has already been registered.
WARNING:        VPI       TFTHRW
         The user defined task or function $tcl_uvm_factory has already been registered.
WARNING:        VPI       TFTHRW
         The user defined task or function $tcl_uvm_config_db has already been registered.
WARNING:        VPI       TFTHRW
         The user defined task or function $tcl_uvm_message_set has already been registered.
WARNING:        VPI       TFTHRW
         The user defined task or function $tcl_uvm_message_hyperlinks has already been registered.
Initializing Xcelium(64) cdn_apb_psif_api_top (20.09 Build 709)  -  Linked on
Wed Sep 22 14:30:48 2021

1 check was modified.
1 check was modified.
*Denali*                Cadence Purespec(TM), PureSuite(TM), MMAV(TM) Version 11.30.072
*Denali*  Copyright (c) 1996-2017 Cadence Design Systems, Inc. All Rights reserved worldwide.
# THIS SOFTWARE AND ON-LINE DOCUMENTATION CONTAIN CONFIDENTIAL AND
# PROPRIETARY INFORMATION OF CADENCE DESIGN SYSTEMS, INC.  UNAUTHORIZED USE,
# VIEWING, DISCLOSURE, OR DISTRIBUTION IS STRICTLY PROHIBITED.

# GLIB: Copyright (C) 1995-1997 Peter Mattis, Spencer Kimball and Josh MacDonald
#       See $DENALI/lib/LICENSE.glib for details.
# Judy: Copyright (C) 2000 - 2002 Hewlett-Packard Company
#       See $DENALI/lib/LICENSE.judy for details.
# ubiqx: Copyright (C) 1997 by Christopher R. Hertel
#       See $DENALI/lib/LICENSE.ubiqx for details.

*Denali* Class: cdn_apb  Instance: "testbench.master" Size: 1x1

*Denali* Class: internal  Instance: "testbench.master(registers)" Size: 41x32

*Denali* Class: internal  Instance: "testbench.master(memory)" Size: 0Kx8

*Denali* Class: internal  Instance: "testbench.master(coverage)" Size: 5x64

*Denali* 
APB using C core
*Denali* Class: cdn_apb  Instance: "testbench.monitor" Size: 1x1

*Denali* Class: internal  Instance: "testbench.monitor(registers)" Size: 41x32

*Denali* Class: internal  Instance: "testbench.monitor(memory)" Size: 0Kx8

*Denali* Class: internal  Instance: "testbench.monitor(coverage)" Size: 5x64

*Denali* 
APB using C core
*Denali* Class: cdn_apb  Instance: "testbench.passiveSlave0" Size: 1x1

*Denali* Class: internal  Instance: "testbench.passiveSlave0(registers)" Size: 41x32

*Denali* Class: internal  Instance: "testbench.passiveSlave0(memory)" Size: 18446744073709551615x8

*Denali* Class: internal  Instance: "testbench.passiveSlave0(coverage)" Size: 5x64

*Denali* 
APB using C core
xcelium> source /storage/eda/cadence/2020/RHELx86/XCELIUM/tools/xcelium/files/xmsimrc
xcelium> source /storage/eda/cadence/2020/RHELx86/XCELIUM/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
xcelium> namespace eval uvmtcl {
>     namespace export uvm_set uvm_get uvm_message uvm_component uvm_config_db uvm_factory uvm_phase uvm_objection uvm_version help
> 
>     catch { rename help ncsim_builtin_help } e
> 
>     # Generic parameters
>     array set constants { UNDEF            -1
>                           SET_VERBOSITY     0
>                           GET_VERBOSITY     1
>                           SET_ACTIONS       2
>                           GET_ACTIONS       3
>                           SET_STYLE         4
>                           GET_STYLE         5
>                           SET_SEVERITY      6
>                           GET_SEVERITY      7
>                           ANYSET          100 }
> 
> 
>     proc isnumber {value} {
> 	set v [string index $value 0]
> 	if { $v >= 0 && $v <= 9 } { return 1 }
> 	if { $v == "'" } { return 1 }
> 	return 0 
>     }
> 
>     variable verbosity_list {NONE 0 LOW 100 MEDIUM 200 HIGH 300 FULL 400 DEBUG 500}
>     variable severity_list {INFO 0 WARNING 1 ERROR 2 FATAL 3}
>     
>     proc lookup_table { key table } {
> 	array set a $table
> 	regsub "^UVM_" $key "" key
> 
> 	if { [info exists a($key)] } {
> 	    return  $a($key)
> 	} elseif { [isnumber $key] } {
> 	    return $key
> 	} else {
> 	    puts "uvm: *E,UVMCMD: \"$key\" is neither a number nor a predefined constant"
> 	}
>     }
> 
>     # FIXME is native in tcl 8.5
>     proc lreverse { lst } {
> 	set reversed {}
> 	for {set i [llength $lst]} {[incr i -1] >= 0} {} {lappend reversed [lindex $lst $i]}
> 	return $reversed
>     }
> 
>     proc verbosity_to_value { verbosity } {
>         variable verbosity_list   
> 	lookup_table $verbosity $verbosity_list
>     }
> 
>     proc severity_to_value { severity } {
>         variable severity_list   
> 	lookup_table $severity $severity_list
>     }
> 
>     proc value_to_verbosity { value } {
>         variable verbosity_list   
> 	lookup_table $value [lreverse $verbosity_list]
>     }
> 
>     proc value_to_severity { value } {
>         variable severity_list   
> 	lookup_table $value [lreverse $severity_list]
>     }
> 
>     proc is_severity_value { value } {
>         variable severity_list   
> 	regsub "^UVM_" $value "" value
> 	array set a $severity_list
> 	info exists a($value)
>     }
> 
>     proc is_verbosity_value { value } {
>         variable verbosity_list   
>         regsub "^UVM_" $value "" value
>         array set a $verbosity_list
> 	info exists a($value)
>     }
> 
>     proc uvm_get_result {} {
> 	set result ""
> 	if { ! [file exists .uvmtclcomm.txt] } { return "" }
> 	set fid [open .uvmtclcomm.txt r]
> 	if { [gets $fid result] != -1 } {
> 	    while { [gets $fid line] != -1 } {
> 		set result "$result\n$line"
> 	    } 
> 	}
> 	return $result
>     }
> 
>     proc do_command { args } {
> 	if { [catch { set r [eval $args] } e ] } {
> 	    if { [regexp OBJACC $e] } {
> 		puts "uvm: *E,UVMACC: UVM commands require read/write access for the verilog functions which implement the commands"
> 	    } else { 
> 		return -code return $e
> 	    }
> 	    return "command failed"
> 	}
> 	return $r
>     }
> 
>     proc help args {
> 	if { [llength $args] == 0 } {
> 	    puts ""
> 	    puts "UVM commands:"
> 	    puts ""
> 	    puts "uvm_component uvm_get     uvm_message uvm_phase   uvm_set     uvm_version"
> 	    puts "uvm_objection uvm_factory uvm_config_db" 
> 	    puts [ncsim_builtin_help]
> 	    return;
> 	}
> 	foreach i $args {
> 	    if { $i == "uvm_component" } {
> 		puts "uvm_component................Get information on UVM components"
> 		puts "    -list....................List all UVM components"
> 		puts "    -tops....................Print top level components"
> 		puts "    -describe <names>........Print one or more UVM component."
> 		puts "        <names>..............List of components to describe"
> 		puts "        -depth <depth>.......The depth of the component hierarchy"
> 		puts "                             to display (the default is 1). A depth"
> 		puts "                             of -1 recurses the full hierarchy"
> 	    } elseif { $i == "uvm_get" } {
> 		puts "uvm_get <name> <field>........Get the value of a variable from a"
> 		puts "                              component. The component name can"
> 		puts "                              be a wildcarded name. The field"
> 		puts "                              must exist in the component."
> 	    } elseif { $i == "uvm_message" } {
> 		puts "uvm_message...................Access the UVM messaging service. Is currently"
> 		puts "                              used for getting and setting verbosity values."
> 		puts "    <verbosity> <comp>........Set the verbosity for a component"
> 		puts "                              The component may be a wildcard. Verbosity"
> 		puts "                              may be an integer or an UVM verbosity value."
> 		puts "    -file <file>..............Specify a file name (currently for e messages"
> 		puts "                              only)."
> 		puts "    -get_verbosity <comp>.....Get the verbosity of a specific component."
> 		puts "                              If more than one component matches the comp"
> 		puts "                              name, the first value is returned."
> 		puts "    -hier <comp>..............Explicitly specify the component (glob style"
> 		puts "                              patterns are used). This argument is optional."
> 		puts "                              An argument that is not a severity value will"
> 		puts "                              be taken as the component setting."
> 		puts "    -tag <tag>................Specify a tag (currently for e messages only)."
> 		puts "    -text <text>..............Specify a text (currently for e messages only)."
> 		puts "    -set_action [-id <id>] <comp> <actions>"
> 		puts "                              set the action for the message <id> (or all id's)"
> 		puts "                              for components matching comp"
> 		puts "    -set_severity [-id <id>] <comp> <severity>"
> 		puts "                              set the severity for the message <id> (or all id's)"
> 		puts "                              for components matching comp" 
>         	puts "    -stop_on_error <ON/OFF>"
> 		puts "                              set the stop on error on and off"
> 		puts "                              it this is enabled 'on' then simulation"
>                 puts "                              will stop whenever UVM_ERROR occured"   
> 		puts "    -hyperlinks <on|off|get>  enable|disable|query hyperlinked UVM messages"   
> 	    } elseif { $i == "uvm_phase" } {
> 		puts "uvm_phase <option>...........Access the phase interface for breaking on "
> 		puts "                             phases, or executing stop requests on phases."
> 		puts "                             Phases may be from the common domain (build"
> 		puts "                             through final) of from the runtime uvm domain"
> 		puts "                             (pre_reset through post_shutdown)."
> 		puts "    -delete <id>.............Remove a previously set -stop_at break point."
> 		puts "                             (behaves like uvm_phase -remove_stop <id>)."
> 		puts "    -remove_stop <type> <id / hash / name>"
> 		puts "                             Remove a previously set -stop_at break point. For"
> 		puts "                             stop-naming, see the -stop_at"
> 		puts "        -counter <id>........Delete a break by it's counter id. This is the"
> 		puts "                             default type."
> 		puts "        -unique <hash>.......Delete a break by it's unique hash sequence."
> 		puts "        -full <name>.........Delete a break by it's full name as shown in"
> 		puts "                             \"get_all_uvm_stops\"."
> 		puts "    -get <options>...........Get the name of the current phase. This is the"
> 		puts "                             default option if no other options are specified."
> 		puts "         -new............... Get the name of the active phase with enhanced"
> 		puts "                             details <scheduler>.<phase_name>:<phase_state>"
> 		puts "         -all................Enhanced details which included completed phase"
> 		puts "                             \"-all\" should be combined with new"
> 		puts "    -run <phase name>........Run to the desired phase."
> 		puts "    -stop_at <phase name> <options>"
> 		puts "                             Set a break point on the specified phase. By"
> 		puts "                             default, the break will occur at the start of"
> 		puts "                             the phase. A standard tcl break point (using the"
> 		puts "                             stop commmand) is issued. All options after the"
> 		puts "                             phase name are sent to the stop command. Use"
> 		puts "                             \"help stop\" for a list of options that can be used."
> 		puts "                             Stop name will be set to \"<counter>:<unique>:uvm\""
> 		puts "      -build_done............{ Deprecated } Sets a callback when the primary environment"
> 		puts "                             build out (from the run_test() command) is complete"
> 		puts "      -end...................Set the callback for the end of the phase."
> 		puts "      -stop_args <argset>....Set of arguments can be provided to stop command"
>                 puts "                             all the valid options \"help stop\" can be used"
> 		puts "    -stop_request............Execute a global stop request for the current"
> 		puts "                             phase."
> 	    } elseif { $i == "uvm_set" } {
> 		puts "uvm_set <name> <field> <value>"
> 		puts "                             Set <field> for unit <name>."
> 		puts "    -config                  Apply the set to a configuration parameter. This"
> 		puts "                             means that the setting will not be applied until"
> 		puts "                             the specified component updates its configuration"
> 		puts "                             (which normally occurs during build()."
> 		puts "                             "
> 		puts "                             If field is 'default_sequence', then the component"
> 		puts "                             target is assumed to be a <sequencer>.<phase>."
> 		puts "                             The value is used to find the factory wrapper in"
> 		puts "                             factory and then the uvm_config_db#"
> 		puts "                             (uvm_object_wrapper::set() is used to perform"
> 		puts "                             the setting."
> 		puts "    -type int | string.......Specify the type of object to set." 
> 		puts "                             If type is not specified then if value "
> 		puts "                             is an integral value, int is assumed,"
> 		puts "                             otherwise string is assumed. For non-config sets"
> 		puts "                             the field must exist in the component."
> 	    } elseif { $i == "uvm_objection" } {
> 		puts "uvm_objection................Print current objection status"
> 		puts "    -all                     also include all objections with no raised objection"
> 	    } elseif { $i == "uvm_config_db" } {
> 		puts "uvm_config_db................Provides access to the config_db data store"
> 		puts "    -dump[-audit]            Dump all values stored in the data store,Include audit trail using -audit."
> 		puts "    -trace on|off            Enables/disables tracing of config_db accesses (UVM_INFO+UVM_LOW)"
> 		puts "    -audit on|off            Enables/disables the audit log when the config_db is accessed"
> 	    } elseif { $i == "uvm_factory" } {
> 		puts "uvm_factory..................Provides access to the UVM factory"
> 		puts "    -print \[-all_types\]      Print the contents of the UVM factory"
> 		puts "    -override                Provide override information for the factory"
> 		puts "       -by_type oldType newType             Override by type and replace oldType"
> 		puts "                                            with newType in factory"
> 		puts "       -by_instance oldType newType path    Override by instance and replace"
> 		puts "                                            oldType with newType for instance path"
> 		puts "    -debug typeName parentPath instName     provides factory analysis when attempting"
> 		puts "                                            to create an instance of typeName"
> 		puts "                                            at parentPath.instName"         
> 	    } elseif { $i == "uvm_version" } {
> 		puts "uvm_version..................Get the UVM library version."
> 	    } else {
> 		puts [ncsim_builtin_help $i]
> 	    }
> 	}
>     }
> 
> proc uvm_get args {
>   if { [cdns_help_evaluate $args] } { return }
>   set re "(.*\s?.*?)$" 
>   set isOk [cdns_validate_command $re [info level 0] $args]
>  
>   if { ![cdns_validate [info level 0] uvm cdnsextn ] } { return "command aborted" }
> 
> if { $isOk } {
>   set num [llength $args]
>   if { $num < 2 && [lindex $args 0] != "-help" } {
>     puts "uvm_get <name> <field>"
>     return
>   }
>   if { $num < 2 && [lindex $args 0] == "-help" } {
>     help uvm_get 
>     return
>   }
> 
> 
>   set name [lindex $args 0]
>   set field [lindex $args 1]
> 
>   for {set i 2} {$i < [llength $args]} {incr i} {
>     set value [lindex $args $i]
>     if { $value == "-help" } {
>       help uvm_get 
>       return
>     } elseif { [string index $value 0] == "-" } {
>       puts "uvm: *E,UNKOPT: unrecognized option for the uvm_get command ($value)."
>       return
>     } elseif { $value != "" } {
>       puts "uvm: *E,UNKOPT: unrecognized option for the uvm_get command ($value)."
>       return
>     }
>   }
>   if { [regexp {[*?]} $field ] } {
>     puts "uvm: *E,NOWLCD: Wildcard field name, $field, not allowed for uvm_get"
>     return
>   }
> 
>   set comps [uvm_component -describe $name -depth 0]
>   if { [regexp {@[0-9]+} $comps comp] } {
>     return [do_command value ${comp}.${field}]
>   } else {
>     puts "uvm: *E,NOMTCH: Did not match any components to $name"
>   }
>   }
> }
> 
> proc uvm_set args {
>   variable constants 
>   if { [cdns_help_evaluate $args] } { return }
>   set re "((.*\\s+.*\\s+.*)|-(config?|type(\\s+(int|string))))$"
> 
>   set isOk [cdns_validate_command $re [info level 0] $args]
> 
>   if { ![cdns_validate [info level 0] uvm cdnsextn ] } { return "command aborted" }
>   if { $isOk } {
>   set num [llength $args]
>   if { $num < 3 && [lindex $args 0] != "-help" } {
>     puts "uvm_set <name> <field> <value>"
>     return
>   }
>   if { $num < 3 && [lindex $args 0] == "-help" } {
>     help uvm_set 
>     return
>   }
> 
> 
>   set name $constants(UNDEF) 
>   set field $constants(UNDEF)
>   set int 0 
>   set str 0 
>   set config 0
>   set v 0
> 
>   for {set i 0} {$i < [llength $args]} {incr i} {
>     set value [lindex $args $i]
>     if { $value == "-help" } {
>       help uvm_set 
>       return
>     } elseif { $value == "-config" } {
>       set config 1
>     } elseif { $value == "-type" } {
>       incr i
>       set value [lindex $args $i]
>       if { $value == "int" } {
>         set int 1
>       } elseif { $value == "string" } {
>         set str 1
>       } else {
>         puts "Error: illegal type [lindex $args $i] specifed with -type option"
>       }
>     } elseif { [string index $value 0] == "-" } {
>       puts "uvm: *E,UNKOPT: unrecognized option for the uvm_set command ($value)."
>       return
>     } else {
>       if { $name == -1 } { 
>         set name $value 
>       } elseif { $field == -1 } {
>         set field $value
>       } else {
>         set v $value
>       }
>     }
>   }
>   if { ($name == -1)  || ($field == -1) } {
>      puts "uvm: *E,ILLCL: uvm_set requires a unit and a field"
>      return
>   } 
>   if { $int == 0 && $str == 0 } {
>     if { [is_verbosity_value $v] } {
>       set v [verbosity_to_value $v]
>     } elseif { [is_severity_value $v] } {
>       set v [severity_to_value $v]
>     }
>     if { [isnumber $v] } {
>       set int 1
>       set str 0
>     } else {
>       set int 0
>       set str 1
>     }
>   }
>   if { $int == 0 && $str == 0 } {
>     puts "Error: no value given for setting field $field"
>     return
>   }
>   if { $int == 1 && $config == 1} {
>     call tcl_uvm_set \"$name\" \"$field\" $v $config
>   } elseif { $config == 1} {
>     call tcl_uvm_set_string \"$name\" \"$field\" \"$v\" $config
>   } else {
>     set comps [uvm_component -describe $name -depth 0]
>     set cnt 0
>     if { [regexp {@[0-9]+} $comps comp] } {
>       foreach  i [split $comps] {
>         if { [regexp {@[0-9]+} $i comp] } {
>           if { $int == 1} {
>             if { ! [catch { set r [do_command deposit ${comp}.${field} $v] } e ] } {
>               incr cnt  
>           }} else {
>             if { ! [catch { set r [do_command deposit ${comp}.${field} \"$v\"] } e ] } {
>               incr cnt  
>           }}
>     }}}
>     if { $cnt == 0 } {
>         puts "uvm: *E,NOMTCH: Did not match any components to $name for field $field"
>     }
>   }}
>  
> }
> proc uvm_component args {
>   set depth "default"
>   set ll   0
>   set desc 0
>   set tops  0
>   set names [list]
> 
>   if { [cdns_help_evaluate $args] } { return }
>   set re "-(list\\s?.*|tops|(describe\\s+.*\\s?((-?d?e?p?t?h?)\\s?.*?))|depth\\s?.*?)$"
> 
>   set isOk [cdns_validate_command $re [info level 0] $args]
> 
>  
>   if { ![cdns_validate [info level 0] uvm cdnsextn ] } { return "command aborted" }
> 
>   if { [llength $args] == 0 } {
>     puts "uvm_component <options>"
>     return
>   }
> 
> if { $isOk } {
>  
>   for {set i 0} {$i < [llength $args]} {incr i} {
>     set value [lindex $args $i]
>     if { $value == "-depth" } {
>       incr i
>       set depth [lindex $args $i] 
>     } elseif { $value  == "-list" } {
>       set ll 1
>     } elseif { $value  == "-help" } {
>       help uvm_component
>       return
>     } elseif { $value  == "-describe" } {
>       set desc 1
>     } elseif { $value  == "-tops" } {
>       set tops 1
>       set desc 1
>     } elseif { [string index $value 0] == "-" } {
>       puts "uvm: *E,UNKOPT: unrecognized option for the uvm_component command ($value)."
>       return
>     } else {
>       lappend names $value
>     }
>   }
>   if { ("$depth" == "default") && ($tops == 1)} {
>     set depth 0
>   } elseif {$depth == "default" } {
>     set depth 1
>   }
>   if { $ll == 1 } { 
>     call tcl_uvm_list_components 1
>     set rval [uvm_get_result]
>     if { [llength $names] != 0 } {
>       set l {}
>       set rl [split $rval "\n"]
>       set rl [lrange $rl 1 [ expr [llength $rl] -2] ]
>       set nm  [join $names " "]
>       foreach i $rl {
>         foreach pattern $names {
>           if [string match $pattern [lindex [split $i " "] 0] ] { lappend l $i }
>       } }
>       if { [llength $l] == 0 } {
>         set rval "No uvm components match the input name(s): $nm" 
>       } else {
>         set match [join $l "\n"]
>         set rval "List of uvm components matching the input name(s): $nm\n$match"
>       }
>     }
>     return $rval
>   } 
>   if { $desc == 1 } {
>     if { $tops == 1 } {
>       call tcl_uvm_print_components $depth 0 1
>       set rval [uvm_get_result]
>       return $rval
>     } else {
>       if { [llength $names] == 0 } {
>         puts "uvm: *E,ILLOPT: the -describe option requires a component name"
>       }
>       set rval ""
>       foreach name $names {
>         call tcl_uvm_print_component \"$name\" $depth 1
>         if { $rval != "" } { set rval "$rval\n" }
>         set rval "${rval}[uvm_get_result]"
>       }
>     }
>       return $rval
>     }
>   } elseif { [llength $names] != 0 } {
>     puts "uvm: *E,NOACT: no action specified for the components \"$names\""
>   } else {
>     puts "uvm: *E,ILLOPT: illegal usage of the uvm_component command"
>     }
>   }
> 
>     proc m_uvm_message_formatter_installed args {
> 	if { [ catch "value uvm_pkg::uvm_report_server::m_global_report_server.delegate" err_msg ] } { return 0 }  else { return 1 }
>     }
> 
> proc uvm_message args {
> 
> 	variable constants 
> 
>         set get 0
> 	set value $constants(UNDEF)
> 	set hier "*"
> 	set file "*"
> 	set text_val "*"
> 	set tag ""
> 
> 	if { [cdns_help_evaluate $args] } { return }	
> 	if { ![cdns_validate [info level 0] uvm cdnsextn ] } { return "command aborted" }
> 
> 	if {[regexp -line -- "^-set_(action|severity)" $args]} {
> 	    #
> 	    # set message severity|action 
> 	    # action might be UVM_STOP|UVM_COUNT
> 	    #
> 	    if { [cdns_help_evaluate $args] } { return }
> 	    set re "-(set_(action|severity))\\s+(-id\\s+(\\S+)\\s+)?(\\S+)\\s+(\\S+)"
> 	    set isOk [cdns_validate_command $re [info level 0] $args]
> 	    if { ![cdns_validate [info level 0] uvm cdnsextn ] } { return "command aborted" }
> 	    
> 	    if { $isOk } {
> 		regexp -line -- $re $args v1 v2 v3 v4 v5 v6 v7
> 		switch -regexp -- $args {
> 		    "-set_action" { call tcl_uvm_message_set 0 \"$v5\" \"$v6\" \"$v7\"} 
> 		    "-set_severity" { call tcl_uvm_message_set 1 \"$v5\" \"$v6\" \"$v7\" }
> 		    default { cdns_assert 0 "this should never happen" }
> 		}
> 	    }
> 	    
> 	    return
> 	}
> 
> 	if {[regexp -line -- "^-stop_on_error" $args]} {
> 	    #
> 	    # set message severity|action 
> 	    # action might be UVM_STOP|UVM_COUNT
> 	    #
> 	    if { [cdns_help_evaluate $args] } { return }
> 	    set re "-(stop_on_error\\s+(ON|OFF))"
>             set isOk [cdns_validate_command $re [info level 0] $args]
> 	    if { ![cdns_validate [info level 0] uvm cdnsextn ] } { return "command aborted" }
> 	     
> 	    if { $isOk } {
> 	      regexp -line -- $re $args v1 v2 v3 v4 v5 v6 v7
>               set lst [lsearch -inline -all $args *]
>               set val1 [lindex $lst 1]
>               switch -regexp -- $args {
> 		    "-stop_on_error" { call tcl_uvm_message_set 2 \"$v5\" \"$v6\" \"$val1\" }
>                     default { cdns_assert 0 "this should never happen" }
> 		}
> 	    }
> 	    
> 	    return
> 	}
> 	
> 	# uvm_message -hyperlinks <on|off>  
> 	if {[regexp -line -- "^-hyperlinks" $args]} {
> 	    if { [cdns_help_evaluate $args] } { return }
> 	    set re "-hyperlinks\\s+(on|off|get)"
> 	    set isOk [cdns_validate_command $re [info level 0] $args]
> 	    if { ![cdns_validate [info level 0] uvm] } { return "command aborted" }
> 	    
> 		if { $isOk } {
> 		    regexp -line -- $re $args v1 v2 v3 v4 v5 v6 v7
> 		    switch -regexp -- $args {
> 			"-hyperlinks" { call tcl_uvm_message_hyperlinks [cdns_get_on_off_mapping $v2] } 
> 			default { cdns_assert 0 "this should never happen" }
> 		    }
> 		}
> 		
> 		#return [value cdns_uvm_pkg::cdns_tcl_uvm_message_hyperlinks.status]
> 		if { [value cdns_uvm_pkg::cdns_tcl_uvm_message_hyperlinks.status] ==1 } {
>                   return "uvm: *I,UVMTCL: UVM message hyperlinks enabled"     
>                 } else { 
>                   return "uvm: *I,UVMTCL: UVM message hyperlinks disabled"     
>                 }
> 	}
> 	
> 	for {set i 0} {$i < [llength $args]} {incr i} {
> 	    set argvalue [lindex $args $i]
> 	    if { $argvalue  == "-help" } {
> 		help uvm_message
> 		return
> 	    } elseif {$argvalue == "-tag" } {
> 		incr i
> 		set tag [lindex $args $i]
> 	    } elseif {$argvalue == "-text" } {
> 		incr i
> 		set text_val [lindex $args $i]
> 	    } elseif {$argvalue == "-file" } {
> 		incr i
> 		set file [lindex $args $i]
> 	    } elseif {$argvalue == "-verbosity" } {
> 		incr i
> 		set value [lindex $args $i]
> 	    } elseif {$argvalue == "-get_verbosity" } {
> 		set get 1
> 	    } elseif {$argvalue == "-set_verbosity" } {
> 		set get 0
> 	    } elseif {$argvalue == "-hier" } {
> 		set hier $argvalue
> 	    } elseif { [string index $argvalue 0] == "-" } {
> 		puts "uvm: *E,UNKOPT: unrecognized option for the uvm_message command ($argvalue)."
> 		return
> 	    } else {
> 		if { [is_verbosity_value $argvalue] } {
> 		    set value [verbosity_to_value $argvalue]
> 		} elseif { [isnumber $argvalue] } {
> 		    set value [verbosity_to_value $argvalue]
> 		} else {
> 		    set hier $argvalue
> 		}
> 	    }
> 	}
> 	if { [llength $args] == 0 } {
> 	    puts "uvm_message \"\" \[-get_verbosity\] [options] <verbosity> <component>"
> 	    return
> 	} 
> 
> 	if { $get == 0 } {
> 	    set value_type $constants(SET_VERBOSITY)
> 	    call tcl_uvm_set_message $value_type \"$hier\" \"$file\" \"$text_val\" \"$tag\" $value
> 	} else {
> 	    set value_type $constants(GET_VERBOSITY)
> 	    return [tcl_get_message $hier \"\"]
> 	}
>     }
> 
>     proc get_all_uvm_stops args {
> 	set n 0
> 	set retval ""
> 	set len [ string length [ stop -show ] ]
> 	if { [ stop -show ] != "No stops set\n" } {
> 	    while { $n < $len && $n != -1 } {
> 		set substr [string range [ stop -show ] $n $len ]
> 		set curr_elem [ string range $substr 0 [ string first " " $substr ] ]
> 		set retval "$retval $curr_elem"
> 		set n [ expr [ string first "\n" [ stop -show ] $n ] + 1 ]
> 	    }
> 	}
> 	return $retval
>     }
> 
>     proc remove_break_by {t b} {
> 	set brks [ get_all_uvm_stops ]
> 	set found 0
> 	set indx 0
> 	if { $t == "-counter" } {
> 	    while { $found == 0 && $indx < [ llength $brks ] } {
> 		set rmbrk [ lindex $brks $indx ]
> 		if { [ string first $b $rmbrk ] == 0 } {
> 		    set found 1
> 		}
> 		incr indx
> 	    }
> 	} else {
> 	    set loc [ string first $b $brks ]
> 	    if { $loc != -1 } {
> 		set rmbrk [ lindex $brks [ expr [ llength [ string range $brks 0 $loc ] ] - 1 ] ]
> 		set found 1
> 	    }
> 	}
> 	if { $found == 1 } {
> 	    stop -delete $rmbrk
> 	    puts "Stop \"$rmbrk\" was removed"
> 	}
> 	return $found   
>     }
> 
>     proc get_jenkins_hash {str} {
> 	set res 0
> 	set len [ string length $str ]
> 	for { set idx 0 } { $idx < $len } { incr idx } {
> 	    set char [ string index $str $idx ]
> 	    scan $char %c ascii
> 	    set res [ expr $res + $ascii ]
> 	    set res [ expr $res + [ expr $res << 10 ] ]
> 	    set res [ expr $res ^ [ expr $res >> 6 ] ]
> 	}
> 	set res [ expr $res + [ expr $res << 3 ] ]
> 	set res [ expr $res ^ [ expr $res >> 11 ] ]
> 	set res [ expr $res + [ expr $res << 15 ] ]
> 	set res [ format "%08x" $res ]
> 	return $res
>     }
> 
> proc uvm_phase args {
>   variable constants
>   global stop_counter
> 
>   set break_phase $constants(UNDEF)
>   set run_phase $constants(UNDEF)
>   set pre 1
>   set get $constants(UNDEF)
>   set stop_req $constants(UNDEF)
>   set stop_options $constants(UNDEF)
>   set ph_cmd ""
>  
>   if { ![cdns_validate [info level 0] uvm cdnsextn ] } { return "command aborted" }
>    if { [llength $args] == 0 } { 
>     call tcl_uvm_get_phase 
>     set rval [uvm_get_result]
>     return $rval
>  }
> 
>   if { [cdns_help_evaluate $args] } { return }
>   set re "-((delete\\s+\\w*)|(remove_stop\\s+(-(counter\\s+\\w*|unique\\s+\\w*|full\\s+\.*)))|(get\\s?(-new)?\\s?(-all)?)|(run\\s+\\w*)|(stop_at\\s+-?\\w*?\\s?\\w*?\\s?.*?)|stop_request)$"
>    
> 
>   set isOk [cdns_validate_command $re [info level 0] $args]		
> if { $isOk } {
>   for {set i 0} {$i < [llength $args]} {incr i} {
>     set argvalue [lindex $args $i]
>     if { $argvalue  == "-help" } {
>       help uvm_phase
>       return
>     } elseif { $argvalue == "-delete" || $argvalue == "-remove_stop" } {
>       set cmd $argvalue
>       incr i
>       set argvalue [lindex $args $i]
>       if { $cmd == "-delete" || [ string index $argvalue 0 ] != "-" } {
>         set valtype "-counter"
>       } elseif { $argvalue == "-counter" || $argvalue == "-unique" || $argvalue == "-full" } {
>         set valtype $argvalue
>         incr i
>         set argvalue [ lindex $args $i ]
>       } else {
>         puts "uvm: *E,UNKOPT: unrecognized option for the $cmd option ($argvalue)."
>       }
>       if { ( $valtype == "-unique" && [ regexp {^[0-9,a-f]{8}$} $argvalue ] != 1 ) ||
>            ( $valtype == "-counter" && [ regexp {^[1-9](\d)*$} $argvalue ] != 1 ) ||
>            ( $valtype == "-full" && [ regexp {^[1-9](\d)*:[0-9,a-f]{8}:uvm$} $argvalue ] != 1)  } {
>         if { $cmd == "-delete" } { set valtype $cmd }
>         puts "uvm: *E.ILLARG: break point \"$argvalue\" is not a \"$valtype\" valid argument."
>         unset valtype
>       }
>       if { [ info exists valtype ] == 1 && [ remove_break_by $valtype $argvalue ] == 0 } {
>         puts "uvm: *E,ILLBRK: break point \"$argvalue\" is not valid."
>       }
>       return
>     } elseif { $argvalue == "-stop_at" } {
>       incr i 
>       set argvalue [lindex $args $i]
>       incr i
>       set  argvalue1 [lindex $args $i]
>       if { $argvalue1 == "-end" } {
>            set pre 0
>       } elseif { $argvalue1 == "-begin" } {
>            set pre 1
>       } elseif { $argvalue== "-build_done" || $argvalue1 == "-build_done" } {
>            puts "uvm: *W,DEPUVM: \"-build_done\" Option is Deprecated, please use \"-stop_at build\" instead"
>            set break_phase "uvm_build_complete"
>       } elseif { $argvalue1 == "-stop_args" }  {
>            incr i
>            while { $i < [llength $args] } {
>              if {$stop_options == -1 } { set stop_options ""}
>              set stop_options "$stop_options \{[lindex $args $i]\}"
>              incr i
>       } } elseif { [string index $argvalue 0] == "-" } {
>           if { $argvalue=="-begin" } {
>                                       set break_phase $argvalue1
>                               } else {
>          puts "uvm: *E,UNKOPT: unrecognized option/command for the -stop_at option ($argvalue), please provide -stop_at <phase_name> <options>"
>          return }
>       } else {
>          if {$argvalue1!=""} { puts "uvm: *E,UNKOPT: unrecognized option/command for the -stop_at option ($argvalue), please provide -stop_at <phase_name> <options>" 
>                                return
>                              } else { set break_phase $argvalue }
>       }
> 
>       incr i
>       set  argvalue2 [lindex $args $i]
>       if  { $argvalue2 == "-stop_args" } { 
>       incr i
>            while { $i < [llength $args] } {
>              if {$stop_options == -1 } { set stop_options ""}
>              set stop_options "$stop_options \{[lindex $args $i]\}"
>              incr i
>       } }
>       if { $break_phase == $constants(UNDEF) } { set break_phase $argvalue; }
>     } elseif { $argvalue == "-get"} {
>        incr i
>        set  argvalue1 [lindex $args $i]
>        incr i
>        set  argvalue2 [lindex $args $i]
>        if { $argvalue1 == "-new" } { if { $argvalue2 == "-all"} { set get 3 } else { set get 2  } } else { set get 1 }
>      } elseif { $argvalue == "-run" } {
>       incr i
>       set run_phase [lindex $args $i]
>     } elseif { ($argvalue == "-stop_request") || ($argvalue == "-global_stop_request") } {
>       set stop_req 1
>     } else {
>       puts "uvm: *E,UNKOPT: unrecognized option for the uvm_phase command ($argvalue)."
>       return
>     }
>   }
>   if { (($get != $constants(UNDEF)) && (($break_phase != $constants(UNDEF)) || ($run_phase != $constants(UNDEF))) ) ||
>        (($get != $constants(UNDEF)) && (($stop_req != $constants(UNDEF)) || ($run_phase != $constants(UNDEF))) ) ||
>        (($break_phase != $constants(UNDEF)) && (($stop_req != $constants(UNDEF)) || ($run_phase != $constants(UNDEF)))) } {
>     puts "uvm: *E,ILLARG: Only one operation may be specified: set break, get phase, set stop request, or run phase"
>     return
>   }
>   if { $get == 1 } {
>     call tcl_uvm_get_phase 
>     set rval [uvm_get_result]
>     return $rval
>   } elseif { $get == 2 } {
>     call tcl_uvm_get_phase_new 1 
>   } elseif { $get == 3 } {
>     call tcl_uvm_get_phase_new 2
>   } elseif { $stop_req == 1 } {
>     task cdns_uvm_pkg::cdns_tcl_global_stop_request
>   } elseif { $break_phase != $constants(UNDEF) } {
>     if { $break_phase == "uvm_build_complete" } {
>       set ph_cmd "$ph_cmd -build_done"
>       set stop_cmd "stop -object cdns_uvm_pkg::uvm_build_complete"
>       if {$stop_options != $constants(UNDEF)} {
>         set stop_cmd "$stop_cmd $stop_options"
>         set ph_cmd "$ph_cmd $stop_options"
>       }
>     } else  {
>       regsub {_phase$} $break_phase "" break_phase
>       set stop_cmd "stop -create -object cdns_uvm_pkg::cdns_uvm_data_valid -if \{\#cdns_uvm_pkg::uvm_break_phase == \"$break_phase\" && \#cdns_uvm_pkg::uvm_phase_is_start == $pre\}"
>       if {[m_supports_label]} {
>        if {$pre} { set stop_cmd "$stop_cmd -label \"begin-of-$break_phase\" " } else { set stop_cmd "$stop_cmd -label \"End-of-$break_phase\" " }  
>       }
>       if {$pre} { set ph_cmd "$ph_cmd -stop_at $break_phase -begin" } else { set ph_cmd "$ph_cmd -stop_at $break_phase -end" }
>       if {$stop_options != $constants(UNDEF)} {
>         set stop_cmd "$stop_cmd $stop_options"
>         set ph_cmd "$ph_cmd $stop_options"
>       } 
>     }
>     set brk_name [ string range [ get_jenkins_hash $ph_cmd ] 0 7 ]
>     set brks [ get_all_uvm_stops ]
>     set indx [ string first $brk_name $brks ]
>     if { $indx != "-1" } {
>       set brk_full_name [ lindex $brks [ expr [ llength [ string range $brks 0 $indx ] ] - 1 ] ]
>       return "Stop $brk_full_name already exists"
>     }
>     if { [ catch "incr stop_counter" err_msg ] == 1 } { set stop_counter 1 }
>     set brk_full_name "$stop_counter\:$brk_name\:uvm"
>     set stop_cmd "$stop_cmd -name $brk_full_name"
>     set tmp [split [eval $stop_cmd] " "]
>     set tmp [lindex $tmp 2]
>     set tmp [lindex [split $tmp "\n"] 0]
>     return "Created stop $tmp"
>   } elseif { $run_phase != $constants(UNDEF) } {
>     if { ![cdns_validate [info level 0] uvm cdnsextn] } { return "command aborted" }
>        # strip the post _phase and validate phase name  
>        regsub -all "_phase"  $run_phase "" run_phase
>        set re "(build|connect|end_of_elaboration|start_of_simulation|run|extract|check|report|final)|((pre_|post_)?(configure|main|shutdown|reset))"
>        if {[regexp $re $run_phase ]} {
> 	   set stop_cmd "stop -create -object cdns_uvm_pkg::cdns_uvm_data_valid -delbreak 1 -name \"begin-of-$run_phase\_phase\" -if \{\#cdns_uvm_pkg::uvm_break_phase == \"$run_phase\" && \#cdns_uvm_pkg::uvm_phase_is_start == 1\}"
> 	   eval $stop_cmd
> 	   run
>        } else {
>                puts "uvm: *E,UVMCMD: phase name \"$run_phase\" is not a predefined phase name"
>        }
>    }
>  } 
> }
> 
>     proc tcl_get_message { comp tag } {
> 	call tcl_uvm_get_message \"$comp\" \"$tag\"
> 	set rval [uvm_get_result]
> 	#  return $rval
>     }
> 
> 
>     ### Tcl access to the uvm version
>     proc uvm_version { args } {
> 	if { [cdns_help_evaluate $args] } { return }
>         if { ![cdns_validate [info level 0] uvm ] } { return "command aborted" }
>         return [value uvm_pkg::uvm_revision]
>     }
> 
>     proc uvm_objection args {
> 	if { [cdns_help_evaluate $args] } { return }	
> 	set re "(-all)?$"
> 	set isOk [cdns_validate_command $re [info level 0] $args]
> 	if { ![cdns_validate [info level 0] uvm cdnsextn ] } { return "command aborted" }
> 	
> 	if { $isOk } {
> 	    set isAll [expr ([llength $args]) ?  0 : 1 ]	
> 	    call tcl_uvm_objection $isAll
> 	}
>     }
> 
>     proc uvm_factory args {
> 	if { [cdns_help_evaluate $args] } { return }
> 	set re "-(print(\\s+-all_types)?|override\\s+-by_((type\\s+\\S+\\s+\\S+)|(instance\\s+\\S+\\s+\\S+\\s+\\S+))|debug\\s+\\S+\\s+\\S+\\s+\\S+)$"
> 	set isOk [cdns_validate_command $re [info level 0] $args]
> 
>         if { ![cdns_validate [info level 0] uvm cdnsextn ] } { return "command aborted" }
> 	
> 
> 	if { $isOk } {
> 	    switch -regexp -- $args {
> 		"-print\\s+-all_types" { call tcl_uvm_factory 0 1 0  \"\" \"\" \"\" } 
> 		"-print" { call tcl_uvm_factory 0 0 0  \"\" \"\" \"\" } 
> 		"-override\\s+-by_type" { 
> 		    regexp -line -- "-override\\s+-by_type\\s+(\\S+)\\s+(\\S+)" $args all a b
> 		    call tcl_uvm_factory 1 0 1  \"$a\" \"$b\" \"\"					
> 		}
> 		"-override\\s+-by_instance" { 
> 		    regexp -line -- "-override\\s+-by_instance\\s+(\\S+)\\s+(\\S+)\\s+(\\S+)" $args all a b c
> 		    call tcl_uvm_factory 1 0 0  \"$a\" \"$b\" \"$c\"				
> 		}
> 		"-debug\\s+"  { 
> 		    regexp -line -- "-debug\\s+(\\S+)\\s+(\\S+)\\s+(\\S+)" $args all a b c
> 		    call tcl_uvm_factory 2 0 0  \"$a\" \"$b\" \"$c\"				
> 		}
> 		default { cdns_assert 0 "this should never happen" }
> 	    }				
> 	}
>     }
> 
> 
>     proc uvm_config_db args {
> 	if { [cdns_help_evaluate $args] } { return }
>         set re "-(dump(\\s+-audit)?|(trace\\s+(on|off))|(audit\\s+(on|off)))"
> 	set isOk [cdns_validate_command $re [info level 0] $args]
>         if { ![cdns_validate [info level 0] uvm cdnsextn ] } { return "command aborted" }
> 	
> 	if { $isOk } {
> 	    regexp -line -- $re $args v1 v2 v3 v4 v5 v6 v7
> 	    switch -regexp -- $args {
>                 "-dump\\s+-audit" { call tcl_uvm_config_db 0 1 } 
> 		"-dump" { call tcl_uvm_config_db 0 0 } 
> 		"-trace" { call tcl_uvm_config_db 1 [cdns_get_on_off_mapping $v5] }
> 		"-audit"  { call tcl_uvm_config_db 2 [cdns_get_on_off_mapping $v7 ] }
> 		default { cdns_assert 0 "this should never happen" }
> 	    }
> 	}
>     }
> 
>     # check if someone is asking for help
>     proc cdns_help_evaluate args {
> 	#	puts [info level 1]
> 	foreach key [lindex $args 0] {
> 	    if { $key == "-help" } {
> 		help [lindex [info level 1] 0]
> 		return 1
> 	    }
> 	}
> 	return 0
>     }
> 
>     proc cdns_assert {condition msg} {
> 	if {![uplevel 1 expr $condition]} {
> 	    return -code error $msg
> 	}
>     }
> 
>     proc cdns_get_on_off_mapping arg {
> 	array set v [list on 1 off 0 OFF 0 ON 1 get 2]
> 	#	puts "took \"$arg\" as $v($arg)"
> 	return $v($arg)
>     }
> 
>     proc cdns_validate_command {re name actual} {
> 	#	puts "\"^$re\" \"$actual\""
> 	if {![regexp -line -- "\^$re" $actual]} {
> 	    puts "*E,UVMCMD: provided arguments do not match requirements \"$re\" provided \"$actual\""
> 	    help [lindex $name 0]
> 	    return 0
> 	} 
> 	#	puts "command passed test"
> 	return 1
>     }
> 
>     # validate that the prerequirements are met
>     # uvm
>     # cdnsuvm
>     proc cdns_validate { name args } {
>         array set map {uvm "only works with UVM which apparently is not part of the snapshot" \
>         		   cdnsextn "requires the CDNS-Extention Package to work" \
>         	       }
>         set prefix "uvm: *E,UVMCMD: \"$name\" "
>         set scope [scope]
>         set ret_val 1
> 
>         foreach key $args {
>             switch $key {
>         	uvm { if { [catch {scope uvm_pkg} foo] } { puts "$prefix$map($key)"; set ret_val 0; } }
>         	cdnsextn { if { [catch {scope cdns_uvm_pkg} foo] } { puts "$prefix$map($key)"; set ret_val 0; } }
>         	default { cdns_assert 0 "this should never happen"; set ret_val 0; }
>             }
>         }
>         scope -set $scope
>         return $ret_val
>     }
> 
>     #
>     # if the -label option is support in the stop cmd
>     #
>     proc m_supports_label {} {
> 	return [regexp -line -- "(12\.2|1[3-9]|2[0-9]\.)" [version]] 
>     }
> }
xcelium> 
xcelium> namespace import uvmtcl::*
xcelium> run 1ns
----------------------------------------------------------------
CDNS-UVM-1.1d (20.09-s002)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

********************************************************************************************
 [ Important ] PS and PD constraints:

 (1) Please set PS=L except for programming.
 (2) PS should be stable at high voltage before start programming.
 (3) Maximum accumulative time for the entire macro exposed under high voltage(PS=H)
     should be less than 200000000 ns.

 [ Important ] Read access time constraints:

 (1) Max accumulative read access time MUST be less than 2 seconds per each bit
     when CSB=L,LOAD=H,PGENB=H,STROBE=H
 (2) Max accumulative numbers of read MUST be less than 2 million reads per each bit
     when CSB=L,LOAD=H,PGENB=H,STROBE=H
********************************************************************************************

********************************************************************************************
Initializing all fuse data as 0
********************************************************************************************
max_acc_poweron_time: 200000000.000 (ns)

********************************************************************************************
 [ Important ] PS and PD constraints:

 (1) Please set PS=L except for programming.
 (2) PS should be stable at high voltage before start programming.
 (3) Maximum accumulative time for the entire macro exposed under high voltage(PS=H)
     should be less than 200000000 ns.

 [ Important ] Read access time constraints:

 (1) Max accumulative read access time MUST be less than 2 seconds per each bit
     when CSB=L,LOAD=H,PGENB=H,STROBE=H
 (2) Max accumulative numbers of read MUST be less than 2 million reads per each bit
     when CSB=L,LOAD=H,PGENB=H,STROBE=H
********************************************************************************************

********************************************************************************************
Initializing all fuse data as 0
********************************************************************************************
max_acc_poweron_time: 200000000.000 (ns)

********************************************************************************************
 [ Important ] PS and PD constraints:

 (1) Please set PS=L except for programming.
 (2) PS should be stable at high voltage before start programming.
 (3) Maximum accumulative time for the entire macro exposed under high voltage(PS=H)
     should be less than 200000000 ns.

 [ Important ] Read access time constraints:

 (1) Max accumulative read access time MUST be less than 2 seconds per each bit
     when CSB=L,LOAD=H,PGENB=H,STROBE=H
 (2) Max accumulative numbers of read MUST be less than 2 million reads per each bit
     when CSB=L,LOAD=H,PGENB=H,STROBE=H
********************************************************************************************

********************************************************************************************
Initializing all fuse data as 0
********************************************************************************************
max_acc_poweron_time: 200000000.000 (ns)
UVM_INFO @ 0: reporter [RNTST] Running test efuseRegisterRWTest...
Doing setup ...
No notifications were modified by command 'set notify -severity = IGNORE
WARN_VERILOG_WIRE_UNDEFINED*'

   *** Warning: ATTENTION: Cadence released a new performance-optimized APB core.
The new core is fully backward compatible to the current core and offers significant performance improvements.
Please contact Cadence support for additional information.


Starting the test ...
Running the test ...
Running should now be initiated from the simulator side
denaliCdn_apbInstance : You enabled coverage collection in testbench.monitor
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserEnv.sv(80) @ 0: uvm_test_top.ApbSve0.myUvmEnv [cdnApbUvmUserEnv] Setting callbacks
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserEnv.sv(151) @ 0: uvm_test_top.ApbSve0.myUvmEnv [cdnApbUvmUserEnv] Setting callbacks ... DONE
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserSve.sv(50) @ 0: uvm_test_top.ApbSve0 [cdnApbUvmUserSve] Printing environment settings: 
 --------------------------------------------------------------------------------------------------------------------------------------
Name                                            Type                                                     Size  Value                  
--------------------------------------------------------------------------------------------------------------------------------------
ApbSve0                                         cdnApbUvmUserSve                                         -     @3166                  
  myUvmEnv                                      cdnApbUvmUserEnv                                         -     @3244                  
    activeMaster                                cdnApbUvmUserAgent                                       -     @3952                  
      driver                                    cdnApbUvmUserDriver                                      -     @5577                  
        DriverTransactionBeforeSend             uvm_analysis_imp_cdn_apb_uvm_driver_BeforeSend           -     @5774                  
        DriverTransactionDriverTransferEnded    uvm_analysis_imp_cdn_apb_uvm_driver_DriverTransferEnded  -     @5725                  
        rsp_port                                uvm_analysis_port                                        -     @5676                  
        seq_item_port                           uvm_seq_item_pull_port                                   -     @5627                  
        disableRspPortWrite                     integral                                                 32    'h0                    
      inst                                      cdnApbUvmUserInstance                                    -     @4078                  
        coverMem                                denaliCdn_apbCoverageMemInstance                         -     @5896                  
          currMemTrans                          object                                                   -     <null>                 
        autoEnableResponses                     integral                                                 1     'h1                    
        autoEnableErrorReporting                integral                                                 1     'h1                    
      memInst                                   cdnApbUvmUserMemInstance                                 -     @5810                  
        memoryCallback                          cdnApbUvmMemoryCallback                                  -     @5962                  
          WriteCbPort                           uvm_analysis_port                                        -     @6011                  
      memoryInst                                cdnApbUvmUserMemInstance                                 -     @4142                  
        memoryCallback                          cdnApbUvmMemoryCallback                                  -     @6053                  
          WriteCbPort                           uvm_analysis_port                                        -     @6101                  
      monitor                                   cdnApbUvmUserMonitor                                     -     @4172                  
        AssertPassCbPort                        uvm_analysis_port                                        -     @4665                  
        BeforeSendCbPort                        uvm_analysis_port                                        -     @4518                  
        CoverageSampleCbPort                    uvm_analysis_port                                        -     @4714                  
        DefaultCbPort                           uvm_analysis_port                                        -     @4222                  
        DriverTransferEndedCbPort               uvm_analysis_port                                        -     @4616                  
        ErrorCbPort                             uvm_analysis_port                                        -     @4273                  
        ErrorImp                                uvm_analysis_imp_cdn_apb_monitor_Error                   -     @4807                  
        MonTransferEndedCbPort                  uvm_analysis_port                                        -     @4567                  
        ResetEndedCbPort                        uvm_analysis_port                                        -     @4371                  
        ResetStartedCbPort                      uvm_analysis_port                                        -     @4322                  
        RetrieveItemCbPort                      uvm_analysis_port                                        -     @4420                  
        TransferStartedCbPort                   uvm_analysis_port                                        -     @4469                  
        TransferStartedImp                      uvm_analysis_imp_cdn_apb_transfer_started                -     @4856                  
        monTransferEndedImp                     uvm_analysis_imp_cdn_apb_transfer_ended                  -     @4905                  
        coverageEnable                          integral                                                 1     'h0                    
        disableErrorReporting                   integral                                                 1     'h0                    
        transferStarted                         event                                                    -1    ""                     
        transferEnded                           event                                                    -1    ""                     
      regInst                                   cdnApbUvmUserMemInstance                                 -     @4112                  
        memoryCallback                          cdnApbUvmMemoryCallback                                  -     @6157                  
          WriteCbPort                           uvm_analysis_port                                        -     @6205                  
      sequencer                                 cdnApbUvmUserSequencer                                   -     @4943                  
        rsp_export                              uvm_analysis_export                                      -     @4998                  
        seq_item_export                         uvm_seq_item_pull_imp                                    -     @5546                  
        arbitration_queue                       array                                                    0     -                      
        lock_queue                              array                                                    0     -                      
        num_last_reqs                           integral                                                 32    'd1                    
        num_last_rsps                           integral                                                 32    'd1                    
      hdlPath                                   string                                                   16    testbench.master       
      is_active                                 uvm_active_passive_enum                                  1     UVM_ACTIVE             
      cfg                                       object                                                   -     <null>                 
    passiveMaster                               cdnApbUvmUserAgent                                       -     @3983                  
      inst                                      cdnApbUvmUserInstance                                    -     @4042                  
        coverMem                                denaliCdn_apbCoverageMemInstance                         -     @7143                  
          currMemTrans                          object                                                   -     <null>                 
        autoEnableResponses                     integral                                                 1     'h1                    
        autoEnableErrorReporting                integral                                                 1     'h1                    
      memInst                                   cdnApbUvmUserMemInstance                                 -     @7101                  
        memoryCallback                          cdnApbUvmMemoryCallback                                  -     @7182                  
          WriteCbPort                           uvm_analysis_port                                        -     @7238                  
      memoryInst                                cdnApbUvmUserMemInstance                                 -     @6302                  
        memoryCallback                          cdnApbUvmMemoryCallback                                  -     @7277                  
          WriteCbPort                           uvm_analysis_port                                        -     @7325                  
      monitor                                   cdnApbUvmUserMonitor                                     -     @6331                  
        AssertPassCbPort                        uvm_analysis_port                                        -     @6841                  
        BeforeSendCbPort                        uvm_analysis_port                                        -     @6697                  
        CoverageSampleCbPort                    uvm_analysis_port                                        -     @6889                  
        DefaultCbPort                           uvm_analysis_port                                        -     @6409                  
        DriverTransferEndedCbPort               uvm_analysis_port                                        -     @6793                  
        ErrorCbPort                             uvm_analysis_port                                        -     @6457                  
        ErrorImp                                uvm_analysis_imp_cdn_apb_monitor_Error                   -     @6970                  
        MonTransferEndedCbPort                  uvm_analysis_port                                        -     @6745                  
        ResetEndedCbPort                        uvm_analysis_port                                        -     @6553                  
        ResetStartedCbPort                      uvm_analysis_port                                        -     @6505                  
        RetrieveItemCbPort                      uvm_analysis_port                                        -     @6601                  
        TransferStartedCbPort                   uvm_analysis_port                                        -     @6649                  
        TransferStartedImp                      uvm_analysis_imp_cdn_apb_transfer_started                -     @7018                  
        coverModel                              cdnApbUvmCoverage                                        -     @7378                  
          pInst                                 cdnApbUvmUserInstance                                    -     @4042                  
            coverMem                            denaliCdn_apbCoverageMemInstance                         -     @7143                  
              currMemTrans                      object                                                   -     <null>                 
            autoEnableResponses                 integral                                                 1     'h1                    
            autoEnableErrorReporting            integral                                                 1     'h1                    
          cover_checks_enable                   integral                                                 1     'h1                    
          req_transfer_ended_enable             integral                                                 1     'h1                    
          req_transfer_ended_amba4_enable       integral                                                 1     'h0                    
        monTransferEndedImp                     uvm_analysis_imp_cdn_apb_transfer_ended                  -     @7066                  
        coverageEnable                          integral                                                 1     'h1                    
        disableErrorReporting                   integral                                                 1     'h0                    
        transferStarted                         event                                                    -1    ""                     
        transferEnded                           event                                                    -1    ""                     
      regInst                                   cdnApbUvmUserMemInstance                                 -     @6272                  
        memoryCallback                          cdnApbUvmMemoryCallback                                  -     @7442                  
          WriteCbPort                           uvm_analysis_port                                        -     @7490                  
      hdlPath                                   string                                                   17    testbench.monitor      
      is_active                                 uvm_active_passive_enum                                  1     UVM_PASSIVE            
      cfg                                       object                                                   -     <null>                 
    passiveSlave0                               cdnApbUvmUserAgent                                       -     @4013                  
      inst                                      cdnApbUvmUserInstance                                    -     @6254                  
        coverMem                                denaliCdn_apbCoverageMemInstance                         -     @8414                  
          currMemTrans                          object                                                   -     <null>                 
        autoEnableResponses                     integral                                                 1     'h1                    
        autoEnableErrorReporting                integral                                                 1     'h1                    
      memInst                                   cdnApbUvmUserMemInstance                                 -     @8372                  
        memoryCallback                          cdnApbUvmMemoryCallback                                  -     @8457                  
          WriteCbPort                           uvm_analysis_port                                        -     @8509                  
      memoryInst                                cdnApbUvmUserMemInstance                                 -     @7573                  
        memoryCallback                          cdnApbUvmMemoryCallback                                  -     @8548                  
          WriteCbPort                           uvm_analysis_port                                        -     @8596                  
      monitor                                   cdnApbUvmUserMonitor                                     -     @7602                  
        AssertPassCbPort                        uvm_analysis_port                                        -     @8112                  
        BeforeSendCbPort                        uvm_analysis_port                                        -     @7968                  
        CoverageSampleCbPort                    uvm_analysis_port                                        -     @8160                  
        DefaultCbPort                           uvm_analysis_port                                        -     @7680                  
        DriverTransferEndedCbPort               uvm_analysis_port                                        -     @8064                  
        ErrorCbPort                             uvm_analysis_port                                        -     @7728                  
        ErrorImp                                uvm_analysis_imp_cdn_apb_monitor_Error                   -     @8241                  
        MonTransferEndedCbPort                  uvm_analysis_port                                        -     @8016                  
        ResetEndedCbPort                        uvm_analysis_port                                        -     @7824                  
        ResetStartedCbPort                      uvm_analysis_port                                        -     @7776                  
        RetrieveItemCbPort                      uvm_analysis_port                                        -     @7872                  
        TransferStartedCbPort                   uvm_analysis_port                                        -     @7920                  
        TransferStartedImp                      uvm_analysis_imp_cdn_apb_transfer_started                -     @8289                  
        monTransferEndedImp                     uvm_analysis_imp_cdn_apb_transfer_ended                  -     @8337                  
        coverageEnable                          integral                                                 1     'h0                    
        disableErrorReporting                   integral                                                 1     'h0                    
        transferStarted                         event                                                    -1    ""                     
        transferEnded                           event                                                    -1    ""                     
      regInst                                   cdnApbUvmUserMemInstance                                 -     @7543                  
        memoryCallback                          cdnApbUvmMemoryCallback                                  -     @8650                  
          WriteCbPort                           uvm_analysis_port                                        -     @8698                  
      hdlPath                                   string                                                   23    testbench.passiveSlave0
      is_active                                 uvm_active_passive_enum                                  1     UVM_PASSIVE            
      cfg                                       object                                                   -     <null>                 
  vs                                            cdnApbUvmUserVirtualSequencer                            -     @3275                  
    rsp_export                                  uvm_analysis_export                                      -     @3330                  
    seq_item_export                             uvm_seq_item_pull_imp                                    -     @3880                  
    masterSeqr                                  cdnApbUvmUserSequencer                                   -     @4943                  
      rsp_export                                uvm_analysis_export                                      -     @4998                  
      seq_item_export                           uvm_seq_item_pull_imp                                    -     @5546                  
      arbitration_queue                         array                                                    0     -                      
      lock_queue                                array                                                    0     -                      
      num_last_reqs                             integral                                                 32    'd1                    
      num_last_rsps                             integral                                                 32    'd1                    
    slaveSeqr0                                  object                                                   -     <null>                 
    pEnv                                        cdnApbUvmUserEnv                                         -     @3244                  
      activeMaster                              cdnApbUvmUserAgent                                       -     @3952                  
        driver                                  cdnApbUvmUserDriver                                      -     @5577                  
          DriverTransactionBeforeSend           uvm_analysis_imp_cdn_apb_uvm_driver_BeforeSend           -     @5774                  
          DriverTransactionDriverTransferEnded  uvm_analysis_imp_cdn_apb_uvm_driver_DriverTransferEnded  -     @5725                  
          rsp_port                              uvm_analysis_port                                        -     @5676                  
          seq_item_port                         uvm_seq_item_pull_port                                   -     @5627                  
          disableRspPortWrite                   integral                                                 32    'h0                    
        inst                                    cdnApbUvmUserInstance                                    -     @4078                  
          coverMem                              denaliCdn_apbCoverageMemInstance                         -     @5896                  
            currMemTrans                        object                                                   -     <null>                 
          autoEnableResponses                   integral                                                 1     'h1                    
          autoEnableErrorReporting              integral                                                 1     'h1                    
        memInst                                 cdnApbUvmUserMemInstance                                 -     @5810                  
          memoryCallback                        cdnApbUvmMemoryCallback                                  -     @5962                  
            WriteCbPort                         uvm_analysis_port                                        -     @6011                  
        memoryInst                              cdnApbUvmUserMemInstance                                 -     @4142                  
          memoryCallback                        cdnApbUvmMemoryCallback                                  -     @6053                  
            WriteCbPort                         uvm_analysis_port                                        -     @6101                  
        monitor                                 cdnApbUvmUserMonitor                                     -     @4172                  
          AssertPassCbPort                      uvm_analysis_port                                        -     @4665                  
          BeforeSendCbPort                      uvm_analysis_port                                        -     @4518                  
          CoverageSampleCbPort                  uvm_analysis_port                                        -     @4714                  
          DefaultCbPort                         uvm_analysis_port                                        -     @4222                  
          DriverTransferEndedCbPort             uvm_analysis_port                                        -     @4616                  
          ErrorCbPort                           uvm_analysis_port                                        -     @4273                  
          ErrorImp                              uvm_analysis_imp_cdn_apb_monitor_Error                   -     @4807                  
          MonTransferEndedCbPort                uvm_analysis_port                                        -     @4567                  
          ResetEndedCbPort                      uvm_analysis_port                                        -     @4371                  
          ResetStartedCbPort                    uvm_analysis_port                                        -     @4322                  
          RetrieveItemCbPort                    uvm_analysis_port                                        -     @4420                  
          TransferStartedCbPort                 uvm_analysis_port                                        -     @4469                  
          TransferStartedImp                    uvm_analysis_imp_cdn_apb_transfer_started                -     @4856                  
          monTransferEndedImp                   uvm_analysis_imp_cdn_apb_transfer_ended                  -     @4905                  
          coverageEnable                        integral                                                 1     'h0                    
          disableErrorReporting                 integral                                                 1     'h0                    
          transferStarted                       event                                                    -1    ""                     
          transferEnded                         event                                                    -1    ""                     
        regInst                                 cdnApbUvmUserMemInstance                                 -     @4112                  
          memoryCallback                        cdnApbUvmMemoryCallback                                  -     @6157                  
            WriteCbPort                         uvm_analysis_port                                        -     @6205                  
        sequencer                               cdnApbUvmUserSequencer                                   -     @4943                  
          rsp_export                            uvm_analysis_export                                      -     @4998                  
          seq_item_export                       uvm_seq_item_pull_imp                                    -     @5546                  
          arbitration_queue                     array                                                    0     -                      
          lock_queue                            array                                                    0     -                      
          num_last_reqs                         integral                                                 32    'd1                    
          num_last_rsps                         integral                                                 32    'd1                    
        hdlPath                                 string                                                   16    testbench.master       
        is_active                               uvm_active_passive_enum                                  1     UVM_ACTIVE             
        cfg                                     object                                                   -     <null>                 
      passiveMaster                             cdnApbUvmUserAgent                                       -     @3983                  
        inst                                    cdnApbUvmUserInstance                                    -     @4042                  
          coverMem                              denaliCdn_apbCoverageMemInstance                         -     @7143                  
            currMemTrans                        object                                                   -     <null>                 
          autoEnableResponses                   integral                                                 1     'h1                    
          autoEnableErrorReporting              integral                                                 1     'h1                    
        memInst                                 cdnApbUvmUserMemInstance                                 -     @7101                  
          memoryCallback                        cdnApbUvmMemoryCallback                                  -     @7182                  
            WriteCbPort                         uvm_analysis_port                                        -     @7238                  
        memoryInst                              cdnApbUvmUserMemInstance                                 -     @6302                  
          memoryCallback                        cdnApbUvmMemoryCallback                                  -     @7277                  
            WriteCbPort                         uvm_analysis_port                                        -     @7325                  
        monitor                                 cdnApbUvmUserMonitor                                     -     @6331                  
          AssertPassCbPort                      uvm_analysis_port                                        -     @6841                  
          BeforeSendCbPort                      uvm_analysis_port                                        -     @6697                  
          CoverageSampleCbPort                  uvm_analysis_port                                        -     @6889                  
          DefaultCbPort                         uvm_analysis_port                                        -     @6409                  
          DriverTransferEndedCbPort             uvm_analysis_port                                        -     @6793                  
          ErrorCbPort                           uvm_analysis_port                                        -     @6457                  
          ErrorImp                              uvm_analysis_imp_cdn_apb_monitor_Error                   -     @6970                  
          MonTransferEndedCbPort                uvm_analysis_port                                        -     @6745                  
          ResetEndedCbPort                      uvm_analysis_port                                        -     @6553                  
          ResetStartedCbPort                    uvm_analysis_port                                        -     @6505                  
          RetrieveItemCbPort                    uvm_analysis_port                                        -     @6601                  
          TransferStartedCbPort                 uvm_analysis_port                                        -     @6649                  
          TransferStartedImp                    uvm_analysis_imp_cdn_apb_transfer_started                -     @7018                  
          coverModel                            cdnApbUvmCoverage                                        -     @7378                  
            pInst                               cdnApbUvmUserInstance                                    -     @4042                  
              coverMem                          denaliCdn_apbCoverageMemInstance                         -     @7143                  
                currMemTrans                    object                                                   -     <null>                 
              autoEnableResponses               integral                                                 1     'h1                    
              autoEnableErrorReporting          integral                                                 1     'h1                    
            cover_checks_enable                 integral                                                 1     'h1                    
            req_transfer_ended_enable           integral                                                 1     'h1                    
            req_transfer_ended_amba4_enable     integral                                                 1     'h0                    
          monTransferEndedImp                   uvm_analysis_imp_cdn_apb_transfer_ended                  -     @7066                  
          coverageEnable                        integral                                                 1     'h1                    
          disableErrorReporting                 integral                                                 1     'h0                    
          transferStarted                       event                                                    -1    ""                     
          transferEnded                         event                                                    -1    ""                     
        regInst                                 cdnApbUvmUserMemInstance                                 -     @6272                  
          memoryCallback                        cdnApbUvmMemoryCallback                                  -     @7442                  
            WriteCbPort                         uvm_analysis_port                                        -     @7490                  
        hdlPath                                 string                                                   17    testbench.monitor      
        is_active                               uvm_active_passive_enum                                  1     UVM_PASSIVE            
        cfg                                     object                                                   -     <null>                 
      passiveSlave0                             cdnApbUvmUserAgent                                       -     @4013                  
        inst                                    cdnApbUvmUserInstance                                    -     @6254                  
          coverMem                              denaliCdn_apbCoverageMemInstance                         -     @8414                  
            currMemTrans                        object                                                   -     <null>                 
          autoEnableResponses                   integral                                                 1     'h1                    
          autoEnableErrorReporting              integral                                                 1     'h1                    
        memInst                                 cdnApbUvmUserMemInstance                                 -     @8372                  
          memoryCallback                        cdnApbUvmMemoryCallback                                  -     @8457                  
            WriteCbPort                         uvm_analysis_port                                        -     @8509                  
        memoryInst                              cdnApbUvmUserMemInstance                                 -     @7573                  
          memoryCallback                        cdnApbUvmMemoryCallback                                  -     @8548                  
            WriteCbPort                         uvm_analysis_port                                        -     @8596                  
        monitor                                 cdnApbUvmUserMonitor                                     -     @7602                  
          AssertPassCbPort                      uvm_analysis_port                                        -     @8112                  
          BeforeSendCbPort                      uvm_analysis_port                                        -     @7968                  
          CoverageSampleCbPort                  uvm_analysis_port                                        -     @8160                  
          DefaultCbPort                         uvm_analysis_port                                        -     @7680                  
          DriverTransferEndedCbPort             uvm_analysis_port                                        -     @8064                  
          ErrorCbPort                           uvm_analysis_port                                        -     @7728                  
          ErrorImp                              uvm_analysis_imp_cdn_apb_monitor_Error                   -     @8241                  
          MonTransferEndedCbPort                uvm_analysis_port                                        -     @8016                  
          ResetEndedCbPort                      uvm_analysis_port                                        -     @7824                  
          ResetStartedCbPort                    uvm_analysis_port                                        -     @7776                  
          RetrieveItemCbPort                    uvm_analysis_port                                        -     @7872                  
          TransferStartedCbPort                 uvm_analysis_port                                        -     @7920                  
          TransferStartedImp                    uvm_analysis_imp_cdn_apb_transfer_started                -     @8289                  
          monTransferEndedImp                   uvm_analysis_imp_cdn_apb_transfer_ended                  -     @8337                  
          coverageEnable                        integral                                                 1     'h0                    
          disableErrorReporting                 integral                                                 1     'h0                    
          transferStarted                       event                                                    -1    ""                     
          transferEnded                         event                                                    -1    ""                     
        regInst                                 cdnApbUvmUserMemInstance                                 -     @7543                  
          memoryCallback                        cdnApbUvmMemoryCallback                                  -     @8650                  
            WriteCbPort                         uvm_analysis_port                                        -     @8698                  
        hdlPath                                 string                                                   23    testbench.passiveSlave0
        is_active                               uvm_active_passive_enum                                  1     UVM_PASSIVE            
        cfg                                     object                                                   -     <null>                 
    arbitration_queue                           array                                                    0     -                      
    lock_queue                                  array                                                    0     -                      
    num_last_reqs                               integral                                                 32    'd1                    
    num_last_rsps                               integral                                                 32    'd1                    
--------------------------------------------------------------------------------------------------------------------------------------

UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(211) @ 0: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] UVM Test set eFuse blocks qnty =           3
*Denali* ********** apb VIP agent **********
*Denali*  Env name: testbench.master
*Denali*  Verbosity level: MEDIUM
*Denali* Env topology :
*Denali*  Endianness     : LITTLE
*Denali*  Data width     : 32
*Denali*  Addr width     : 32
*Denali* 
*Denali*  Agent kind         : ACTIVE MASTER
*Denali*  Agent name         : testbench.master
*Denali*  Agent spec_version : AMBA3
*Denali* 
*Denali* ****************************************************************
*Denali* ==========================================================
*Denali* 
*Denali* [0 ns] testbench.master : Reset started
*Denali* [0 ns] testbench.master : Reset started
*Denali* ********** apb VIP agent **********
*Denali*  Env name: testbench.monitor
*Denali*  Verbosity level: NONE
*Denali* Env topology :
*Denali*  Endianness     : LITTLE
*Denali*  Data width     : 32
*Denali*  Addr width     : 32
*Denali* 
*Denali*  Agent kind         : PASSIVE MASTER
*Denali*  Agent name         : testbench.monitor
*Denali*  Agent spec_version : AMBA3
*Denali* 
*Denali* ****************************************************************
*Denali* ==========================================================
*Denali* 
*Denali* ********** apb VIP agent **********
*Denali*  Env name: testbench.passiveSlave0
*Denali*  Verbosity level: NONE
*Denali* Env topology :
*Denali*  Endianness     : LITTLE
*Denali*  Data width     : 32
*Denali*  Addr width     : 32
*Denali* 
*Denali*  Agent kind         : PASSIVE SLAVE
*Denali*  Agent name         : testbench.passiveSlave0
*Denali*  Agent spec_version : AMBA3
*Denali* 
*Denali* ****************************************************************
*Denali* ==========================================================
*Denali* 
Ran until 1 NS + 0
xcelium> uvm_message UVM_LOW *
xcelium> #run 90000us
xcelium> run 500000us
*Denali* [600 ns] testbench.master : Reset ended
*Denali* [600 ns] testbench.master : Reset ended
666.000 (ns) Max accumulative read access time MUST be less than 2 seconds or less than 2 million reads per each bit when CSB=L,LOAD=H,PGENB=H,STROBE=H!

********************************************************************************************
666.000 (ns) Start normal read reading...
********************************************************************************************

777.506 (ns) Read fuse. Address:0000001

********************************************************************************************
1126.000 (ns) End reading...
********************************************************************************************

1342.000 (ns) Max accumulative read access time MUST be less than 2 seconds or less than 2 million reads per each bit when CSB=L,LOAD=H,PGENB=H,STROBE=H!

********************************************************************************************
1342.000 (ns) Start normal read reading...
********************************************************************************************

1453.506 (ns) Read fuse. Address:0000010

********************************************************************************************
1802.000 (ns) End reading...
********************************************************************************************

Current HW config : 00 00 00 00 
Current time :              1954000, cicles from reset :         489
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(471) @ 1994000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(472) @ 1994000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] STATUS_CTRL RW test start
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(473) @ 1994000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 1994000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x000
*Denali* [2010 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 00000000 Data : 0x00000048 Request delay : 4
*Denali* [2014 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@17 address:00000000 direction:WRITE
*Denali* [2014 ns] testbench.monitor : APB_TRACKER:  trans-@19 address:00000000 direction:WRITE
*Denali* [2014 ns] testbench.master : APB_TRACKER:  trans-@21 address:00000000 direction:WRITE
*Denali* [2014 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 00000000 Data : 0x00000048
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 3726000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'0  Data = h'48
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 3726000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'0  Data = h'48
*Denali* [3726 ns] testbench.master : Sent transfer Direction : WRITE Addr : 00000000 Data : 0x00000048 Request delay : 4
*Denali* [3726 ns] testbench.master : Ended transfer Direction : WRITE Addr : 00000000 Data : 0x00000048
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 3726000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'0  Data = h'48
*Denali* [4226 ns] testbench.master : Sending new transfer Direction : READ Addr : 00000000 Data : 00000000 Request delay : 0
*Denali* [4230 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@27 address:00000000 direction:READ
*Denali* [4230 ns] testbench.monitor : APB_TRACKER:  trans-@29 address:00000000 direction:READ
*Denali* [4230 ns] testbench.master : APB_TRACKER:  trans-@31 address:00000000 direction:READ
*Denali* [4230 ns] testbench.master : Starting new transfer Direction : READ Addr : 00000000 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 4234000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'0  Data = h'3000048
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 4234000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'0  Data = h'3000048
*Denali* [4234 ns] testbench.master : Sent transfer Direction : READ Addr : 00000000 Data : 0x03000048 Request delay : 0
*Denali* [4234 ns] testbench.master : Ended transfer Direction : READ Addr : 00000000 Data : 0x03000048
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 4234000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'0  Data = h'3000048
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 4234000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x000, data: 0x03000048
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 4234000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000048, read data: 00000048 (sign bits mask: 0x)
*Denali* [4270 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 00000000 Data : 00000000 Request delay : 8
*Denali* [4274 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@37 address:00000000 direction:WRITE
*Denali* [4274 ns] testbench.monitor : APB_TRACKER:  trans-@39 address:00000000 direction:WRITE
*Denali* [4274 ns] testbench.master : APB_TRACKER:  trans-@41 address:00000000 direction:WRITE
*Denali* [4274 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 00000000 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 5986000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'0  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 5986000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'0  Data = h'0
*Denali* [5986 ns] testbench.master : Sent transfer Direction : WRITE Addr : 00000000 Data : 00000000 Request delay : 8
*Denali* [5986 ns] testbench.master : Ended transfer Direction : WRITE Addr : 00000000 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 5986000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'0  Data = h'0
*Denali* [6026 ns] testbench.master : Sending new transfer Direction : READ Addr : 00000000 Data : 00000000 Request delay : 9
*Denali* [6030 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@47 address:00000000 direction:READ
*Denali* [6030 ns] testbench.monitor : APB_TRACKER:  trans-@49 address:00000000 direction:READ
*Denali* [6030 ns] testbench.master : APB_TRACKER:  trans-@51 address:00000000 direction:READ
*Denali* [6030 ns] testbench.master : Starting new transfer Direction : READ Addr : 00000000 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 6034000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'0  Data = h'3000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 6034000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'0  Data = h'3000000
*Denali* [6034 ns] testbench.master : Sent transfer Direction : READ Addr : 00000000 Data : 0x03000000 Request delay : 9
*Denali* [6034 ns] testbench.master : Ended transfer Direction : READ Addr : 00000000 Data : 0x03000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 6034000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'0  Data = h'3000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 6034000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x000
*Denali* [6066 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 00000000 Data : 0xffffffff Request delay : 7
*Denali* [6070 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@57 address:00000000 direction:WRITE
*Denali* [6070 ns] testbench.monitor : APB_TRACKER:  trans-@59 address:00000000 direction:WRITE
*Denali* [6070 ns] testbench.master : APB_TRACKER:  trans-@61 address:00000000 direction:WRITE
*Denali* [6070 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 00000000 Data : 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 7782000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'0  Data = h'ffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 7782000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'0  Data = h'ffffffff
*Denali* [7782 ns] testbench.master : Sent transfer Direction : WRITE Addr : 00000000 Data : 0xffffffff Request delay : 7
*Denali* [7782 ns] testbench.master : Ended transfer Direction : WRITE Addr : 00000000 Data : 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 7782000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'0  Data = h'ffffffff
*Denali* [8298 ns] testbench.master : Sending new transfer Direction : READ Addr : 00000000 Data : 00000000 Request delay : 4
*Denali* [8302 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@67 address:00000000 direction:READ
*Denali* [8302 ns] testbench.monitor : APB_TRACKER:  trans-@69 address:00000000 direction:READ
*Denali* [8302 ns] testbench.master : APB_TRACKER:  trans-@71 address:00000000 direction:READ
*Denali* [8302 ns] testbench.master : Starting new transfer Direction : READ Addr : 00000000 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 8306000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'0  Data = h'3000048
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 8306000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'0  Data = h'3000048
*Denali* [8306 ns] testbench.master : Sent transfer Direction : READ Addr : 00000000 Data : 0x03000048 Request delay : 4
*Denali* [8306 ns] testbench.master : Ended transfer Direction : READ Addr : 00000000 Data : 0x03000048
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 8306000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'0  Data = h'3000048
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 8306000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x000, data: 0x03000048
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 8306000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000048, read data: 00000048 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(499) @ 8306000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(500) @ 8306000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] STATUS_CTRL RW test passed
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(501) @ 8306000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(513) @ 8306000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(514) @ 8306000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] ADDR RW test start
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(515) @ 8306000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 8306000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x008
*Denali* [8334 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000008 Data : 00000000 Request delay : 6
*Denali* [8338 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@77 address:0x00000008 direction:WRITE
*Denali* [8338 ns] testbench.monitor : APB_TRACKER:  trans-@79 address:0x00000008 direction:WRITE
*Denali* [8338 ns] testbench.master : APB_TRACKER:  trans-@81 address:0x00000008 direction:WRITE
*Denali* [8338 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000008 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 8342000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'8  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 8342000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'8  Data = h'0
*Denali* [8342 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000008 Data : 00000000 Request delay : 6
*Denali* [8342 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000008 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 8342000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'8  Data = h'0
*Denali* [8850 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000008 Data : 00000000 Request delay : 2
*Denali* [8854 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@87 address:0x00000008 direction:READ
*Denali* [8854 ns] testbench.monitor : APB_TRACKER:  trans-@89 address:0x00000008 direction:READ
*Denali* [8854 ns] testbench.master : APB_TRACKER:  trans-@91 address:0x00000008 direction:READ
*Denali* [8854 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000008 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 8858000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'8  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 8858000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'8  Data = h'0
*Denali* [8858 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000008 Data : 00000000 Request delay : 2
*Denali* [8858 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000008 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 8858000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'8  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 8858000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x008, data: 0x00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(410) @ 8858000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x00000fff). R/W data are equal
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 8858000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x008
*Denali* [8890 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000008 Data : 0x00000fff Request delay : 7
*Denali* [8894 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@97 address:0x00000008 direction:WRITE
*Denali* [8894 ns] testbench.monitor : APB_TRACKER:  trans-@99 address:0x00000008 direction:WRITE
*Denali* [8894 ns] testbench.master : APB_TRACKER:  trans-@101 address:0x00000008 direction:WRITE
*Denali* [8894 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000008 Data : 0x00000fff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 8898000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'8  Data = h'fff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 8898000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'8  Data = h'fff
*Denali* [8898 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000008 Data : 0x00000fff Request delay : 7
*Denali* [8898 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000008 Data : 0x00000fff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 8898000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'8  Data = h'fff
*Denali* [9410 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000008 Data : 00000000 Request delay : 3
*Denali* [9414 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@107 address:0x00000008 direction:READ
*Denali* [9414 ns] testbench.monitor : APB_TRACKER:  trans-@109 address:0x00000008 direction:READ
*Denali* [9414 ns] testbench.master : APB_TRACKER:  trans-@111 address:0x00000008 direction:READ
*Denali* [9414 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000008 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 9418000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'8  Data = h'fff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 9418000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'8  Data = h'fff
*Denali* [9418 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000008 Data : 0x00000fff Request delay : 3
*Denali* [9418 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000008 Data : 0x00000fff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 9418000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'8  Data = h'fff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 9418000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x008, data: 0x00000fff
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 9418000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000fff, read data: 00000fff (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 9418000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x008
*Denali* [9458 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000008 Data : 0x00000555 Request delay : 9
*Denali* [9462 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@117 address:0x00000008 direction:WRITE
*Denali* [9462 ns] testbench.monitor : APB_TRACKER:  trans-@119 address:0x00000008 direction:WRITE
*Denali* [9462 ns] testbench.master : APB_TRACKER:  trans-@121 address:0x00000008 direction:WRITE
*Denali* [9462 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000008 Data : 0x00000555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 9466000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'8  Data = h'555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 9466000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'8  Data = h'555
*Denali* [9466 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000008 Data : 0x00000555 Request delay : 9
*Denali* [9466 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000008 Data : 0x00000555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 9466000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'8  Data = h'555
*Denali* [10006 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000008 Data : 00000000 Request delay : 10
*Denali* [10010 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@127 address:0x00000008 direction:READ
*Denali* [10010 ns] testbench.monitor : APB_TRACKER:  trans-@129 address:0x00000008 direction:READ
*Denali* [10010 ns] testbench.master : APB_TRACKER:  trans-@131 address:0x00000008 direction:READ
*Denali* [10010 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000008 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 10014000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'8  Data = h'555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 10014000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'8  Data = h'555
*Denali* [10014 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000008 Data : 0x00000555 Request delay : 10
*Denali* [10014 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000008 Data : 0x00000555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 10014000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'8  Data = h'555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 10014000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x008, data: 0x00000555
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 10014000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000555, read data: 00000555 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 10014000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x008
*Denali* [10042 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000008 Data : 0x00000aaa Request delay : 6
*Denali* [10046 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@137 address:0x00000008 direction:WRITE
*Denali* [10046 ns] testbench.monitor : APB_TRACKER:  trans-@139 address:0x00000008 direction:WRITE
*Denali* [10046 ns] testbench.master : APB_TRACKER:  trans-@141 address:0x00000008 direction:WRITE
*Denali* [10046 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000008 Data : 0x00000aaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 10050000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'8  Data = h'aaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 10050000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'8  Data = h'aaa
*Denali* [10050 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000008 Data : 0x00000aaa Request delay : 6
*Denali* [10050 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000008 Data : 0x00000aaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 10050000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'8  Data = h'aaa
*Denali* [10554 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000008 Data : 00000000 Request delay : 1
*Denali* [10558 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@147 address:0x00000008 direction:READ
*Denali* [10558 ns] testbench.monitor : APB_TRACKER:  trans-@149 address:0x00000008 direction:READ
*Denali* [10558 ns] testbench.master : APB_TRACKER:  trans-@151 address:0x00000008 direction:READ
*Denali* [10558 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000008 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 10562000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'8  Data = h'aaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 10562000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'8  Data = h'aaa
*Denali* [10562 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000008 Data : 0x00000aaa Request delay : 1
*Denali* [10562 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000008 Data : 0x00000aaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 10562000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'8  Data = h'aaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 10562000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x008, data: 0x00000aaa
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 10562000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000aaa, read data: 00000aaa (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 10562000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x008
*Denali* [10606 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000008 Data : 0x0000005a Request delay : 10
*Denali* [10610 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@157 address:0x00000008 direction:WRITE
*Denali* [10610 ns] testbench.monitor : APB_TRACKER:  trans-@159 address:0x00000008 direction:WRITE
*Denali* [10610 ns] testbench.master : APB_TRACKER:  trans-@161 address:0x00000008 direction:WRITE
*Denali* [10610 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000008 Data : 0x0000005a
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 10614000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'8  Data = h'5a
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 10614000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'8  Data = h'5a
*Denali* [10614 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000008 Data : 0x0000005a Request delay : 10
*Denali* [10614 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000008 Data : 0x0000005a
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 10614000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'8  Data = h'5a
*Denali* [11134 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000008 Data : 00000000 Request delay : 5
*Denali* [11138 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@167 address:0x00000008 direction:READ
*Denali* [11138 ns] testbench.monitor : APB_TRACKER:  trans-@169 address:0x00000008 direction:READ
*Denali* [11138 ns] testbench.master : APB_TRACKER:  trans-@171 address:0x00000008 direction:READ
*Denali* [11138 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000008 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 11142000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'8  Data = h'5a
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 11142000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'8  Data = h'5a
*Denali* [11142 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000008 Data : 0x0000005a Request delay : 5
*Denali* [11142 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000008 Data : 0x0000005a
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 11142000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'8  Data = h'5a
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 11142000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x008, data: 0x0000005a
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 11142000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 0000005a, read data: 0000005a (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 11142000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x008
*Denali* [11174 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000008 Data : 0x00000a05 Request delay : 7
*Denali* [11178 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@177 address:0x00000008 direction:WRITE
*Denali* [11178 ns] testbench.monitor : APB_TRACKER:  trans-@179 address:0x00000008 direction:WRITE
*Denali* [11178 ns] testbench.master : APB_TRACKER:  trans-@181 address:0x00000008 direction:WRITE
*Denali* [11178 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000008 Data : 0x00000a05
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 11182000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'8  Data = h'a05
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 11182000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'8  Data = h'a05
*Denali* [11182 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000008 Data : 0x00000a05 Request delay : 7
*Denali* [11182 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000008 Data : 0x00000a05
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 11182000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'8  Data = h'a05
*Denali* [11698 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000008 Data : 00000000 Request delay : 4
*Denali* [11702 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@187 address:0x00000008 direction:READ
*Denali* [11702 ns] testbench.monitor : APB_TRACKER:  trans-@189 address:0x00000008 direction:READ
*Denali* [11702 ns] testbench.master : APB_TRACKER:  trans-@191 address:0x00000008 direction:READ
*Denali* [11702 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000008 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 11706000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'8  Data = h'a05
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 11706000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'8  Data = h'a05
*Denali* [11706 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000008 Data : 0x00000a05 Request delay : 4
*Denali* [11706 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000008 Data : 0x00000a05
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 11706000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'8  Data = h'a05
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 11706000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x008, data: 0x00000a05
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 11706000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000a05, read data: 00000a05 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 11706000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x008
*Denali* [11714 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000008 Data : 0x00000a50 Request delay : 1
*Denali* [11718 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@197 address:0x00000008 direction:WRITE
*Denali* [11718 ns] testbench.monitor : APB_TRACKER:  trans-@199 address:0x00000008 direction:WRITE
*Denali* [11718 ns] testbench.master : APB_TRACKER:  trans-@201 address:0x00000008 direction:WRITE
*Denali* [11718 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000008 Data : 0x00000a50
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 11722000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'8  Data = h'a50
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 11722000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'8  Data = h'a50
*Denali* [11722 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000008 Data : 0x00000a50 Request delay : 1
*Denali* [11722 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000008 Data : 0x00000a50
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 11722000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'8  Data = h'a50
*Denali* [12230 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000008 Data : 00000000 Request delay : 2
*Denali* [12234 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@207 address:0x00000008 direction:READ
*Denali* [12234 ns] testbench.monitor : APB_TRACKER:  trans-@209 address:0x00000008 direction:READ
*Denali* [12234 ns] testbench.master : APB_TRACKER:  trans-@211 address:0x00000008 direction:READ
*Denali* [12234 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000008 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 12238000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'8  Data = h'a50
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 12238000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'8  Data = h'a50
*Denali* [12238 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000008 Data : 0x00000a50 Request delay : 2
*Denali* [12238 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000008 Data : 0x00000a50
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 12238000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'8  Data = h'a50
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 12238000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x008, data: 0x00000a50
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 12238000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000a50, read data: 00000a50 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(535) @ 12238000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(536) @ 12238000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] ADDR RW test passed
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(537) @ 12238000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(543) @ 12238000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(544) @ 12238000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] BLK_SEL RW test start
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(545) @ 12238000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 12238000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x00c
*Denali* [12250 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x0000000c Data : 0x00000001 Request delay : 2
*Denali* [12254 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@217 address:0x0000000c direction:WRITE
*Denali* [12254 ns] testbench.monitor : APB_TRACKER:  trans-@219 address:0x0000000c direction:WRITE
*Denali* [12254 ns] testbench.master : APB_TRACKER:  trans-@221 address:0x0000000c direction:WRITE
*Denali* [12254 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x0000000c Data : 0x00000001
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 12258000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'1
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 12258000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'1
*Denali* [12258 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x0000000c Data : 0x00000001 Request delay : 2
*Denali* [12258 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x0000000c Data : 0x00000001
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 12258000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'1
*Denali* [12798 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x0000000c Data : 00000000 Request delay : 10
*Denali* [12802 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@227 address:0x0000000c direction:READ
*Denali* [12802 ns] testbench.monitor : APB_TRACKER:  trans-@229 address:0x0000000c direction:READ
*Denali* [12802 ns] testbench.master : APB_TRACKER:  trans-@231 address:0x0000000c direction:READ
*Denali* [12802 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x0000000c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 12806000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'c  Data = h'1
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 12806000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'c  Data = h'1
*Denali* [12806 ns] testbench.master : Sent transfer Direction : READ Addr : 0x0000000c Data : 0x00000001 Request delay : 10
*Denali* [12806 ns] testbench.master : Ended transfer Direction : READ Addr : 0x0000000c Data : 0x00000001
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 12806000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'c  Data = h'1
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 12806000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x00c, data: 0x00000001
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 12806000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000001, read data: 00000001 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 12806000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x00c
*Denali* [12830 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x0000000c Data : 00000000 Request delay : 5
*Denali* [12834 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@237 address:0x0000000c direction:WRITE
*Denali* [12834 ns] testbench.monitor : APB_TRACKER:  trans-@239 address:0x0000000c direction:WRITE
*Denali* [12834 ns] testbench.master : APB_TRACKER:  trans-@241 address:0x0000000c direction:WRITE
*Denali* [12834 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x0000000c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 12838000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 12838000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'0
*Denali* [12838 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x0000000c Data : 00000000 Request delay : 5
*Denali* [12838 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x0000000c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 12838000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'0
*Denali* [13342 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x0000000c Data : 00000000 Request delay : 1
*Denali* [13346 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@247 address:0x0000000c direction:READ
*Denali* [13346 ns] testbench.monitor : APB_TRACKER:  trans-@249 address:0x0000000c direction:READ
*Denali* [13346 ns] testbench.master : APB_TRACKER:  trans-@251 address:0x0000000c direction:READ
*Denali* [13346 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x0000000c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 13350000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'c  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 13350000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'c  Data = h'0
*Denali* [13350 ns] testbench.master : Sent transfer Direction : READ Addr : 0x0000000c Data : 00000000 Request delay : 1
*Denali* [13350 ns] testbench.master : Ended transfer Direction : READ Addr : 0x0000000c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 13350000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'c  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 13350000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x00c, data: 0x00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(410) @ 13350000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x00000001). R/W data are equal
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(556) @ 13350000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(557) @ 13350000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] BLK_SEL RW test passed
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(558) @ 13350000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(564) @ 13350000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(565) @ 13350000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RDATA RW test start
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(566) @ 13350000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
*Denali* [13366 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000010 Data : 00000000 Request delay : 3
*Denali* [13370 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@257 address:0x00000010 direction:READ
*Denali* [13370 ns] testbench.monitor : APB_TRACKER:  trans-@259 address:0x00000010 direction:READ
*Denali* [13370 ns] testbench.master : APB_TRACKER:  trans-@261 address:0x00000010 direction:READ
*Denali* [13370 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000010 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 13374000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'10  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 13374000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'10  Data = h'0
*Denali* [13374 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000010 Data : 00000000 Request delay : 3
*Denali* [13374 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000010 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 13374000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'10  Data = h'0
*Denali* [13402 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000010 Data : 0xffffffff Request delay : 6
*Denali* [13406 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@267 address:0x00000010 direction:WRITE
*Denali* [13406 ns] testbench.monitor : APB_TRACKER:  trans-@269 address:0x00000010 direction:WRITE
*Denali* [13406 ns] testbench.master : APB_TRACKER:  trans-@271 address:0x00000010 direction:WRITE
*Denali* [13406 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000010 Data : 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 13410000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'10  Data = h'ffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 13410000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'10  Data = h'ffffffff
*Denali* [13410 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000010 Data : 0xffffffff Request delay : 6
*Denali* [13410 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000010 Data : 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 13410000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'10  Data = h'ffffffff
*Denali* [13450 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000010 Data : 00000000 Request delay : 9
*Denali* [13454 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@277 address:0x00000010 direction:READ
*Denali* [13454 ns] testbench.monitor : APB_TRACKER:  trans-@279 address:0x00000010 direction:READ
*Denali* [13454 ns] testbench.master : APB_TRACKER:  trans-@281 address:0x00000010 direction:READ
*Denali* [13454 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000010 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 13458000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'10  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 13458000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'10  Data = h'0
*Denali* [13458 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000010 Data : 00000000 Request delay : 9
*Denali* [13458 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000010 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 13458000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'10  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(576) @ 13458000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(577) @ 13458000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RDATA RW test passed
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(578) @ 13458000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(584) @ 13458000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(585) @ 13458000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] PD_EXIT_TM RW test start
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(586) @ 13458000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 13458000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           0, test mask: 0x000001ff, test pattern: 0x00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 13458000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x014
*Denali* [13502 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000014 Data : 00000000 Request delay : 10
*Denali* [13506 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@287 address:0x00000014 direction:WRITE
*Denali* [13506 ns] testbench.monitor : APB_TRACKER:  trans-@289 address:0x00000014 direction:WRITE
*Denali* [13506 ns] testbench.master : APB_TRACKER:  trans-@291 address:0x00000014 direction:WRITE
*Denali* [13506 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000014 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 13510000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'14  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 13510000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'14  Data = h'0
*Denali* [13510 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000014 Data : 00000000 Request delay : 10
*Denali* [13510 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000014 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 13510000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'14  Data = h'0
*Denali* [14026 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000014 Data : 00000000 Request delay : 4
*Denali* [14030 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@297 address:0x00000014 direction:READ
*Denali* [14030 ns] testbench.monitor : APB_TRACKER:  trans-@299 address:0x00000014 direction:READ
*Denali* [14030 ns] testbench.master : APB_TRACKER:  trans-@301 address:0x00000014 direction:READ
*Denali* [14030 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000014 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 14034000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'14  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 14034000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'14  Data = h'0
*Denali* [14034 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000014 Data : 00000000 Request delay : 4
*Denali* [14034 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000014 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 14034000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'14  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 14034000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x014, data: 0x00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(410) @ 14034000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x000001ff). R/W data are equal
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 14034000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           1, test mask: 0x000001ff, test pattern: 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 14034000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x014
*Denali* [14066 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000014 Data : 0xffffffff Request delay : 7
*Denali* [14070 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@307 address:0x00000014 direction:WRITE
*Denali* [14070 ns] testbench.monitor : APB_TRACKER:  trans-@309 address:0x00000014 direction:WRITE
*Denali* [14070 ns] testbench.master : APB_TRACKER:  trans-@311 address:0x00000014 direction:WRITE
*Denali* [14070 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000014 Data : 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 14074000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'14  Data = h'ffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 14074000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'14  Data = h'ffffffff
*Denali* [14074 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000014 Data : 0xffffffff Request delay : 7
*Denali* [14074 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000014 Data : 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 14074000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'14  Data = h'ffffffff
*Denali* [14610 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000014 Data : 00000000 Request delay : 9
*Denali* [14614 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@317 address:0x00000014 direction:READ
*Denali* [14614 ns] testbench.monitor : APB_TRACKER:  trans-@319 address:0x00000014 direction:READ
*Denali* [14614 ns] testbench.master : APB_TRACKER:  trans-@321 address:0x00000014 direction:READ
*Denali* [14614 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000014 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 14618000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'14  Data = h'1ff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 14618000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'14  Data = h'1ff
*Denali* [14618 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000014 Data : 0x000001ff Request delay : 9
*Denali* [14618 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000014 Data : 0x000001ff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 14618000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'14  Data = h'1ff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 14618000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x014, data: 0x000001ff
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 14618000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 000001ff, read data: 000001ff (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 14618000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           2, test mask: 0x000001ff, test pattern: 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 14618000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x014
*Denali* [14626 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000014 Data : 0x55555555 Request delay : 1
*Denali* [14630 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@327 address:0x00000014 direction:WRITE
*Denali* [14630 ns] testbench.monitor : APB_TRACKER:  trans-@329 address:0x00000014 direction:WRITE
*Denali* [14630 ns] testbench.master : APB_TRACKER:  trans-@331 address:0x00000014 direction:WRITE
*Denali* [14630 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000014 Data : 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 14634000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'14  Data = h'55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 14634000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'14  Data = h'55555555
*Denali* [14634 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000014 Data : 0x55555555 Request delay : 1
*Denali* [14634 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000014 Data : 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 14634000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'14  Data = h'55555555
*Denali* [15162 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000014 Data : 00000000 Request delay : 7
*Denali* [15166 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@337 address:0x00000014 direction:READ
*Denali* [15166 ns] testbench.monitor : APB_TRACKER:  trans-@339 address:0x00000014 direction:READ
*Denali* [15166 ns] testbench.master : APB_TRACKER:  trans-@341 address:0x00000014 direction:READ
*Denali* [15166 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000014 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 15170000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'14  Data = h'155
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 15170000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'14  Data = h'155
*Denali* [15170 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000014 Data : 0x00000155 Request delay : 7
*Denali* [15170 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000014 Data : 0x00000155
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 15170000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'14  Data = h'155
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 15170000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x014, data: 0x00000155
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 15170000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000155, read data: 00000155 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 15170000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           3, test mask: 0x000001ff, test pattern: 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 15170000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x014
*Denali* [15214 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000014 Data : 0xaaaaaaaa Request delay : 10
*Denali* [15218 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@347 address:0x00000014 direction:WRITE
*Denali* [15218 ns] testbench.monitor : APB_TRACKER:  trans-@349 address:0x00000014 direction:WRITE
*Denali* [15218 ns] testbench.master : APB_TRACKER:  trans-@351 address:0x00000014 direction:WRITE
*Denali* [15218 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000014 Data : 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 15222000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'14  Data = h'aaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 15222000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'14  Data = h'aaaaaaaa
*Denali* [15222 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000014 Data : 0xaaaaaaaa Request delay : 10
*Denali* [15222 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000014 Data : 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 15222000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'14  Data = h'aaaaaaaa
*Denali* [15742 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000014 Data : 00000000 Request delay : 5
*Denali* [15746 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@357 address:0x00000014 direction:READ
*Denali* [15746 ns] testbench.monitor : APB_TRACKER:  trans-@359 address:0x00000014 direction:READ
*Denali* [15746 ns] testbench.master : APB_TRACKER:  trans-@361 address:0x00000014 direction:READ
*Denali* [15746 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000014 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 15750000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'14  Data = h'aa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 15750000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'14  Data = h'aa
*Denali* [15750 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000014 Data : 0x000000aa Request delay : 5
*Denali* [15750 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000014 Data : 0x000000aa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 15750000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'14  Data = h'aa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 15750000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x014, data: 0x000000aa
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 15750000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 000000aa, read data: 000000aa (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 15750000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           4, test mask: 0x000001ff, test pattern: 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 15750000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x014
*Denali* [15790 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000014 Data : 0xc96305af Request delay : 9
*Denali* [15794 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@367 address:0x00000014 direction:WRITE
*Denali* [15794 ns] testbench.monitor : APB_TRACKER:  trans-@369 address:0x00000014 direction:WRITE
*Denali* [15794 ns] testbench.master : APB_TRACKER:  trans-@371 address:0x00000014 direction:WRITE
*Denali* [15794 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000014 Data : 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 15798000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'14  Data = h'c96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 15798000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'14  Data = h'c96305af
*Denali* [15798 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000014 Data : 0xc96305af Request delay : 9
*Denali* [15798 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000014 Data : 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 15798000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'14  Data = h'c96305af
*Denali* [16318 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000014 Data : 00000000 Request delay : 5
*Denali* [16322 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@377 address:0x00000014 direction:READ
*Denali* [16322 ns] testbench.monitor : APB_TRACKER:  trans-@379 address:0x00000014 direction:READ
*Denali* [16322 ns] testbench.master : APB_TRACKER:  trans-@381 address:0x00000014 direction:READ
*Denali* [16322 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000014 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 16326000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'14  Data = h'1af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 16326000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'14  Data = h'1af
*Denali* [16326 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000014 Data : 0x000001af Request delay : 5
*Denali* [16326 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000014 Data : 0x000001af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 16326000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'14  Data = h'1af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 16326000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x014, data: 0x000001af
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 16326000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 000001af, read data: 000001af (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 16326000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           5, test mask: 0x000001ff, test pattern: 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 16326000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x014
*Denali* [16362 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000014 Data : 0x05afc963 Request delay : 8
*Denali* [16366 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@387 address:0x00000014 direction:WRITE
*Denali* [16366 ns] testbench.monitor : APB_TRACKER:  trans-@389 address:0x00000014 direction:WRITE
*Denali* [16366 ns] testbench.master : APB_TRACKER:  trans-@391 address:0x00000014 direction:WRITE
*Denali* [16366 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000014 Data : 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 16370000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'14  Data = h'5afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 16370000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'14  Data = h'5afc963
*Denali* [16370 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000014 Data : 0x05afc963 Request delay : 8
*Denali* [16370 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000014 Data : 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 16370000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'14  Data = h'5afc963
*Denali* [16902 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000014 Data : 00000000 Request delay : 8
*Denali* [16906 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@397 address:0x00000014 direction:READ
*Denali* [16906 ns] testbench.monitor : APB_TRACKER:  trans-@399 address:0x00000014 direction:READ
*Denali* [16906 ns] testbench.master : APB_TRACKER:  trans-@401 address:0x00000014 direction:READ
*Denali* [16906 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000014 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 16910000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'14  Data = h'163
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 16910000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'14  Data = h'163
*Denali* [16910 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000014 Data : 0x00000163 Request delay : 8
*Denali* [16910 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000014 Data : 0x00000163
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 16910000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'14  Data = h'163
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 16910000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x014, data: 0x00000163
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 16910000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000163, read data: 00000163 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 16910000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           6, test mask: 0x000001ff, test pattern: 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 16910000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x014
*Denali* [16918 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000014 Data : 0x305c96af Request delay : 1
*Denali* [16922 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@407 address:0x00000014 direction:WRITE
*Denali* [16922 ns] testbench.monitor : APB_TRACKER:  trans-@409 address:0x00000014 direction:WRITE
*Denali* [16922 ns] testbench.master : APB_TRACKER:  trans-@411 address:0x00000014 direction:WRITE
*Denali* [16922 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000014 Data : 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 16926000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'14  Data = h'305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 16926000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'14  Data = h'305c96af
*Denali* [16926 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000014 Data : 0x305c96af Request delay : 1
*Denali* [16926 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000014 Data : 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 16926000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'14  Data = h'305c96af
*Denali* [17430 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000014 Data : 00000000 Request delay : 1
*Denali* [17434 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@417 address:0x00000014 direction:READ
*Denali* [17434 ns] testbench.monitor : APB_TRACKER:  trans-@419 address:0x00000014 direction:READ
*Denali* [17434 ns] testbench.master : APB_TRACKER:  trans-@421 address:0x00000014 direction:READ
*Denali* [17434 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000014 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 17438000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'14  Data = h'af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 17438000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'14  Data = h'af
*Denali* [17438 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000014 Data : 0x000000af Request delay : 1
*Denali* [17438 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000014 Data : 0x000000af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 17438000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'14  Data = h'af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 17438000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x014, data: 0x000000af
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 17438000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 000000af, read data: 000000af (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(450) @ 17438000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test passed
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(593) @ 17438000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(594) @ 17438000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] PD_EXIT_TM RW test passed
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(595) @ 17438000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(601) @ 17438000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(602) @ 17438000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] PD_ENTER_TM RW test start
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(603) @ 17438000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 17438000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           0, test mask: 0x0000001f, test pattern: 0x00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 17438000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x018
*Denali* [17462 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000018 Data : 00000000 Request delay : 5
*Denali* [17466 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@427 address:0x00000018 direction:WRITE
*Denali* [17466 ns] testbench.monitor : APB_TRACKER:  trans-@429 address:0x00000018 direction:WRITE
*Denali* [17466 ns] testbench.master : APB_TRACKER:  trans-@431 address:0x00000018 direction:WRITE
*Denali* [17466 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000018 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 17470000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'18  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 17470000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'18  Data = h'0
*Denali* [17470 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000018 Data : 00000000 Request delay : 5
*Denali* [17470 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000018 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 17470000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'18  Data = h'0
*Denali* [18010 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000018 Data : 00000000 Request delay : 10
*Denali* [18014 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@437 address:0x00000018 direction:READ
*Denali* [18014 ns] testbench.monitor : APB_TRACKER:  trans-@439 address:0x00000018 direction:READ
*Denali* [18014 ns] testbench.master : APB_TRACKER:  trans-@441 address:0x00000018 direction:READ
*Denali* [18014 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000018 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 18018000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'18  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 18018000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'18  Data = h'0
*Denali* [18018 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000018 Data : 00000000 Request delay : 10
*Denali* [18018 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000018 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 18018000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'18  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 18018000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x018, data: 0x00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(410) @ 18018000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x0000001f). R/W data are equal
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 18018000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           1, test mask: 0x0000001f, test pattern: 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 18018000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x018
*Denali* [18058 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000018 Data : 0xffffffff Request delay : 9
*Denali* [18062 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@447 address:0x00000018 direction:WRITE
*Denali* [18062 ns] testbench.monitor : APB_TRACKER:  trans-@449 address:0x00000018 direction:WRITE
*Denali* [18062 ns] testbench.master : APB_TRACKER:  trans-@451 address:0x00000018 direction:WRITE
*Denali* [18062 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000018 Data : 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 18066000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'18  Data = h'ffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 18066000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'18  Data = h'ffffffff
*Denali* [18066 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000018 Data : 0xffffffff Request delay : 9
*Denali* [18066 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000018 Data : 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 18066000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'18  Data = h'ffffffff
*Denali* [18582 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000018 Data : 00000000 Request delay : 4
*Denali* [18586 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@457 address:0x00000018 direction:READ
*Denali* [18586 ns] testbench.monitor : APB_TRACKER:  trans-@459 address:0x00000018 direction:READ
*Denali* [18586 ns] testbench.master : APB_TRACKER:  trans-@461 address:0x00000018 direction:READ
*Denali* [18586 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000018 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 18590000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'18  Data = h'1f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 18590000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'18  Data = h'1f
*Denali* [18590 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000018 Data : 0x0000001f Request delay : 4
*Denali* [18590 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000018 Data : 0x0000001f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 18590000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'18  Data = h'1f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 18590000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x018, data: 0x0000001f
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 18590000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 0000001f, read data: 0000001f (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 18590000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           2, test mask: 0x0000001f, test pattern: 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 18590000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x018
*Denali* [18626 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000018 Data : 0x55555555 Request delay : 8
*Denali* [18630 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@467 address:0x00000018 direction:WRITE
*Denali* [18630 ns] testbench.monitor : APB_TRACKER:  trans-@469 address:0x00000018 direction:WRITE
*Denali* [18630 ns] testbench.master : APB_TRACKER:  trans-@471 address:0x00000018 direction:WRITE
*Denali* [18630 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000018 Data : 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 18634000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'18  Data = h'55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 18634000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'18  Data = h'55555555
*Denali* [18634 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000018 Data : 0x55555555 Request delay : 8
*Denali* [18634 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000018 Data : 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 18634000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'18  Data = h'55555555
*Denali* [19134 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000018 Data : 00000000 Request delay : 0
*Denali* [19138 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@477 address:0x00000018 direction:READ
*Denali* [19138 ns] testbench.monitor : APB_TRACKER:  trans-@479 address:0x00000018 direction:READ
*Denali* [19138 ns] testbench.master : APB_TRACKER:  trans-@481 address:0x00000018 direction:READ
*Denali* [19138 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000018 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 19142000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'18  Data = h'15
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 19142000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'18  Data = h'15
*Denali* [19142 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000018 Data : 0x00000015 Request delay : 0
*Denali* [19142 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000018 Data : 0x00000015
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 19142000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'18  Data = h'15
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 19142000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x018, data: 0x00000015
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 19142000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000015, read data: 00000015 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 19142000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           3, test mask: 0x0000001f, test pattern: 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 19142000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x018
*Denali* [19158 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000018 Data : 0xaaaaaaaa Request delay : 3
*Denali* [19162 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@487 address:0x00000018 direction:WRITE
*Denali* [19162 ns] testbench.monitor : APB_TRACKER:  trans-@489 address:0x00000018 direction:WRITE
*Denali* [19162 ns] testbench.master : APB_TRACKER:  trans-@491 address:0x00000018 direction:WRITE
*Denali* [19162 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000018 Data : 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 19166000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'18  Data = h'aaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 19166000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'18  Data = h'aaaaaaaa
*Denali* [19166 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000018 Data : 0xaaaaaaaa Request delay : 3
*Denali* [19166 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000018 Data : 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 19166000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'18  Data = h'aaaaaaaa
*Denali* [19706 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000018 Data : 00000000 Request delay : 10
*Denali* [19710 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@497 address:0x00000018 direction:READ
*Denali* [19710 ns] testbench.monitor : APB_TRACKER:  trans-@499 address:0x00000018 direction:READ
*Denali* [19710 ns] testbench.master : APB_TRACKER:  trans-@501 address:0x00000018 direction:READ
*Denali* [19710 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000018 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 19714000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'18  Data = h'a
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 19714000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'18  Data = h'a
*Denali* [19714 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000018 Data : 0x0000000a Request delay : 10
*Denali* [19714 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000018 Data : 0x0000000a
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 19714000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'18  Data = h'a
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 19714000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x018, data: 0x0000000a
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 19714000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 0000000a, read data: 0000000a (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 19714000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           4, test mask: 0x0000001f, test pattern: 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 19714000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x018
*Denali* [19730 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000018 Data : 0xc96305af Request delay : 3
*Denali* [19734 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@507 address:0x00000018 direction:WRITE
*Denali* [19734 ns] testbench.monitor : APB_TRACKER:  trans-@509 address:0x00000018 direction:WRITE
*Denali* [19734 ns] testbench.master : APB_TRACKER:  trans-@511 address:0x00000018 direction:WRITE
*Denali* [19734 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000018 Data : 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 19738000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'18  Data = h'c96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 19738000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'18  Data = h'c96305af
*Denali* [19738 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000018 Data : 0xc96305af Request delay : 3
*Denali* [19738 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000018 Data : 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 19738000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'18  Data = h'c96305af
*Denali* [20242 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000018 Data : 00000000 Request delay : 1
*Denali* [20246 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@517 address:0x00000018 direction:READ
*Denali* [20246 ns] testbench.monitor : APB_TRACKER:  trans-@519 address:0x00000018 direction:READ
*Denali* [20246 ns] testbench.master : APB_TRACKER:  trans-@521 address:0x00000018 direction:READ
*Denali* [20246 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000018 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 20250000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'18  Data = h'f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 20250000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'18  Data = h'f
*Denali* [20250 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000018 Data : 0x0000000f Request delay : 1
*Denali* [20250 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000018 Data : 0x0000000f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 20250000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'18  Data = h'f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 20250000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x018, data: 0x0000000f
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 20250000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 0000000f, read data: 0000000f (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 20250000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           5, test mask: 0x0000001f, test pattern: 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 20250000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x018
*Denali* [20262 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000018 Data : 0x05afc963 Request delay : 2
*Denali* [20266 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@527 address:0x00000018 direction:WRITE
*Denali* [20266 ns] testbench.monitor : APB_TRACKER:  trans-@529 address:0x00000018 direction:WRITE
*Denali* [20266 ns] testbench.master : APB_TRACKER:  trans-@531 address:0x00000018 direction:WRITE
*Denali* [20266 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000018 Data : 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 20270000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'18  Data = h'5afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 20270000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'18  Data = h'5afc963
*Denali* [20270 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000018 Data : 0x05afc963 Request delay : 2
*Denali* [20270 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000018 Data : 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 20270000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'18  Data = h'5afc963
*Denali* [20786 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000018 Data : 00000000 Request delay : 4
*Denali* [20790 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@537 address:0x00000018 direction:READ
*Denali* [20790 ns] testbench.monitor : APB_TRACKER:  trans-@539 address:0x00000018 direction:READ
*Denali* [20790 ns] testbench.master : APB_TRACKER:  trans-@541 address:0x00000018 direction:READ
*Denali* [20790 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000018 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 20794000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'18  Data = h'3
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 20794000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'18  Data = h'3
*Denali* [20794 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000018 Data : 0x00000003 Request delay : 4
*Denali* [20794 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000018 Data : 0x00000003
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 20794000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'18  Data = h'3
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 20794000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x018, data: 0x00000003
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 20794000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000003, read data: 00000003 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 20794000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           6, test mask: 0x0000001f, test pattern: 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 20794000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x018
*Denali* [20826 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000018 Data : 0x305c96af Request delay : 7
*Denali* [20830 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@547 address:0x00000018 direction:WRITE
*Denali* [20830 ns] testbench.monitor : APB_TRACKER:  trans-@549 address:0x00000018 direction:WRITE
*Denali* [20830 ns] testbench.master : APB_TRACKER:  trans-@551 address:0x00000018 direction:WRITE
*Denali* [20830 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000018 Data : 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 20834000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'18  Data = h'305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 20834000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'18  Data = h'305c96af
*Denali* [20834 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000018 Data : 0x305c96af Request delay : 7
*Denali* [20834 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000018 Data : 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 20834000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'18  Data = h'305c96af
*Denali* [21370 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000018 Data : 00000000 Request delay : 9
*Denali* [21374 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@557 address:0x00000018 direction:READ
*Denali* [21374 ns] testbench.monitor : APB_TRACKER:  trans-@559 address:0x00000018 direction:READ
*Denali* [21374 ns] testbench.master : APB_TRACKER:  trans-@561 address:0x00000018 direction:READ
*Denali* [21374 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000018 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 21378000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'18  Data = h'f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 21378000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'18  Data = h'f
*Denali* [21378 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000018 Data : 0x0000000f Request delay : 9
*Denali* [21378 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000018 Data : 0x0000000f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 21378000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'18  Data = h'f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 21378000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x018, data: 0x0000000f
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 21378000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 0000000f, read data: 0000000f (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(450) @ 21378000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test passed
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(610) @ 21378000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(611) @ 21378000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] PD_ENTER_TM RW test passed
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(612) @ 21378000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(619) @ 21378000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(620) @ 21378000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] PS_TM RW test start
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(621) @ 21378000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 21378000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           0, test mask: 0x0000001f, test pattern: 0x00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 21378000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x01c
*Denali* [21414 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x0000001c Data : 00000000 Request delay : 8
*Denali* [21418 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@567 address:0x0000001c direction:WRITE
*Denali* [21418 ns] testbench.monitor : APB_TRACKER:  trans-@569 address:0x0000001c direction:WRITE
*Denali* [21418 ns] testbench.master : APB_TRACKER:  trans-@571 address:0x0000001c direction:WRITE
*Denali* [21418 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x0000001c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 21422000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'1c  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 21422000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'1c  Data = h'0
*Denali* [21422 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x0000001c Data : 00000000 Request delay : 8
*Denali* [21422 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x0000001c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 21422000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'1c  Data = h'0
*Denali* [21934 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x0000001c Data : 00000000 Request delay : 3
*Denali* [21938 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@577 address:0x0000001c direction:READ
*Denali* [21938 ns] testbench.monitor : APB_TRACKER:  trans-@579 address:0x0000001c direction:READ
*Denali* [21938 ns] testbench.master : APB_TRACKER:  trans-@581 address:0x0000001c direction:READ
*Denali* [21938 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x0000001c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 21942000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'1c  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 21942000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'1c  Data = h'0
*Denali* [21942 ns] testbench.master : Sent transfer Direction : READ Addr : 0x0000001c Data : 00000000 Request delay : 3
*Denali* [21942 ns] testbench.master : Ended transfer Direction : READ Addr : 0x0000001c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 21942000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'1c  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 21942000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x01c, data: 0x00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(410) @ 21942000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x0000001f). R/W data are equal
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 21942000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           1, test mask: 0x0000001f, test pattern: 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 21942000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x01c
*Denali* [21970 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x0000001c Data : 0xffffffff Request delay : 6
*Denali* [21974 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@587 address:0x0000001c direction:WRITE
*Denali* [21974 ns] testbench.monitor : APB_TRACKER:  trans-@589 address:0x0000001c direction:WRITE
*Denali* [21974 ns] testbench.master : APB_TRACKER:  trans-@591 address:0x0000001c direction:WRITE
*Denali* [21974 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x0000001c Data : 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 21978000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'1c  Data = h'ffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 21978000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'1c  Data = h'ffffffff
*Denali* [21978 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x0000001c Data : 0xffffffff Request delay : 6
*Denali* [21978 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x0000001c Data : 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 21978000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'1c  Data = h'ffffffff
*Denali* [22506 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x0000001c Data : 00000000 Request delay : 7
*Denali* [22510 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@597 address:0x0000001c direction:READ
*Denali* [22510 ns] testbench.monitor : APB_TRACKER:  trans-@599 address:0x0000001c direction:READ
*Denali* [22510 ns] testbench.master : APB_TRACKER:  trans-@601 address:0x0000001c direction:READ
*Denali* [22510 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x0000001c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 22514000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'1c  Data = h'3f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 22514000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'1c  Data = h'3f
*Denali* [22514 ns] testbench.master : Sent transfer Direction : READ Addr : 0x0000001c Data : 0x0000003f Request delay : 7
*Denali* [22514 ns] testbench.master : Ended transfer Direction : READ Addr : 0x0000001c Data : 0x0000003f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 22514000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'1c  Data = h'3f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 22514000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x01c, data: 0x0000003f
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 22514000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 0000001f, read data: 0000001f (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 22514000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           2, test mask: 0x0000001f, test pattern: 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 22514000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x01c
*Denali* [22518 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x0000001c Data : 0x55555555 Request delay : 0
*Denali* [22522 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@607 address:0x0000001c direction:WRITE
*Denali* [22522 ns] testbench.monitor : APB_TRACKER:  trans-@609 address:0x0000001c direction:WRITE
*Denali* [22522 ns] testbench.master : APB_TRACKER:  trans-@611 address:0x0000001c direction:WRITE
*Denali* [22522 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x0000001c Data : 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 22526000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'1c  Data = h'55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 22526000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'1c  Data = h'55555555
*Denali* [22526 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x0000001c Data : 0x55555555 Request delay : 0
*Denali* [22526 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x0000001c Data : 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 22526000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'1c  Data = h'55555555
*Denali* [23054 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x0000001c Data : 00000000 Request delay : 7
*Denali* [23058 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@617 address:0x0000001c direction:READ
*Denali* [23058 ns] testbench.monitor : APB_TRACKER:  trans-@619 address:0x0000001c direction:READ
*Denali* [23058 ns] testbench.master : APB_TRACKER:  trans-@621 address:0x0000001c direction:READ
*Denali* [23058 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x0000001c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 23062000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'1c  Data = h'15
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 23062000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'1c  Data = h'15
*Denali* [23062 ns] testbench.master : Sent transfer Direction : READ Addr : 0x0000001c Data : 0x00000015 Request delay : 7
*Denali* [23062 ns] testbench.master : Ended transfer Direction : READ Addr : 0x0000001c Data : 0x00000015
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 23062000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'1c  Data = h'15
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 23062000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x01c, data: 0x00000015
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 23062000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000015, read data: 00000015 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 23062000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           3, test mask: 0x0000001f, test pattern: 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 23062000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x01c
*Denali* [23098 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x0000001c Data : 0xaaaaaaaa Request delay : 8
*Denali* [23102 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@627 address:0x0000001c direction:WRITE
*Denali* [23102 ns] testbench.monitor : APB_TRACKER:  trans-@629 address:0x0000001c direction:WRITE
*Denali* [23102 ns] testbench.master : APB_TRACKER:  trans-@631 address:0x0000001c direction:WRITE
*Denali* [23102 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x0000001c Data : 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 23106000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'1c  Data = h'aaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 23106000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'1c  Data = h'aaaaaaaa
*Denali* [23106 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x0000001c Data : 0xaaaaaaaa Request delay : 8
*Denali* [23106 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x0000001c Data : 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 23106000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'1c  Data = h'aaaaaaaa
*Denali* [23622 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x0000001c Data : 00000000 Request delay : 4
*Denali* [23626 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@637 address:0x0000001c direction:READ
*Denali* [23626 ns] testbench.monitor : APB_TRACKER:  trans-@639 address:0x0000001c direction:READ
*Denali* [23626 ns] testbench.master : APB_TRACKER:  trans-@641 address:0x0000001c direction:READ
*Denali* [23626 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x0000001c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 23630000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'1c  Data = h'2a
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 23630000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'1c  Data = h'2a
*Denali* [23630 ns] testbench.master : Sent transfer Direction : READ Addr : 0x0000001c Data : 0x0000002a Request delay : 4
*Denali* [23630 ns] testbench.master : Ended transfer Direction : READ Addr : 0x0000001c Data : 0x0000002a
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 23630000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'1c  Data = h'2a
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 23630000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x01c, data: 0x0000002a
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 23630000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 0000000a, read data: 0000000a (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 23630000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           4, test mask: 0x0000001f, test pattern: 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 23630000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x01c
*Denali* [23662 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x0000001c Data : 0xc96305af Request delay : 7
*Denali* [23666 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@647 address:0x0000001c direction:WRITE
*Denali* [23666 ns] testbench.monitor : APB_TRACKER:  trans-@649 address:0x0000001c direction:WRITE
*Denali* [23666 ns] testbench.master : APB_TRACKER:  trans-@651 address:0x0000001c direction:WRITE
*Denali* [23666 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x0000001c Data : 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 23670000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'1c  Data = h'c96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 23670000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'1c  Data = h'c96305af
*Denali* [23670 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x0000001c Data : 0xc96305af Request delay : 7
*Denali* [23670 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x0000001c Data : 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 23670000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'1c  Data = h'c96305af
*Denali* [24198 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x0000001c Data : 00000000 Request delay : 7
*Denali* [24202 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@657 address:0x0000001c direction:READ
*Denali* [24202 ns] testbench.monitor : APB_TRACKER:  trans-@659 address:0x0000001c direction:READ
*Denali* [24202 ns] testbench.master : APB_TRACKER:  trans-@661 address:0x0000001c direction:READ
*Denali* [24202 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x0000001c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 24206000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'1c  Data = h'2f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 24206000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'1c  Data = h'2f
*Denali* [24206 ns] testbench.master : Sent transfer Direction : READ Addr : 0x0000001c Data : 0x0000002f Request delay : 7
*Denali* [24206 ns] testbench.master : Ended transfer Direction : READ Addr : 0x0000001c Data : 0x0000002f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 24206000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'1c  Data = h'2f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 24206000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x01c, data: 0x0000002f
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 24206000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 0000000f, read data: 0000000f (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 24206000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           5, test mask: 0x0000001f, test pattern: 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 24206000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x01c
*Denali* [24234 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x0000001c Data : 0x05afc963 Request delay : 6
*Denali* [24238 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@667 address:0x0000001c direction:WRITE
*Denali* [24238 ns] testbench.monitor : APB_TRACKER:  trans-@669 address:0x0000001c direction:WRITE
*Denali* [24238 ns] testbench.master : APB_TRACKER:  trans-@671 address:0x0000001c direction:WRITE
*Denali* [24238 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x0000001c Data : 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 24242000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'1c  Data = h'5afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 24242000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'1c  Data = h'5afc963
*Denali* [24242 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x0000001c Data : 0x05afc963 Request delay : 6
*Denali* [24242 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x0000001c Data : 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 24242000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'1c  Data = h'5afc963
*Denali* [24766 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x0000001c Data : 00000000 Request delay : 6
*Denali* [24770 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@677 address:0x0000001c direction:READ
*Denali* [24770 ns] testbench.monitor : APB_TRACKER:  trans-@679 address:0x0000001c direction:READ
*Denali* [24770 ns] testbench.master : APB_TRACKER:  trans-@681 address:0x0000001c direction:READ
*Denali* [24770 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x0000001c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 24774000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'1c  Data = h'23
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 24774000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'1c  Data = h'23
*Denali* [24774 ns] testbench.master : Sent transfer Direction : READ Addr : 0x0000001c Data : 0x00000023 Request delay : 6
*Denali* [24774 ns] testbench.master : Ended transfer Direction : READ Addr : 0x0000001c Data : 0x00000023
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 24774000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'1c  Data = h'23
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 24774000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x01c, data: 0x00000023
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 24774000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000003, read data: 00000003 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 24774000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           6, test mask: 0x0000001f, test pattern: 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 24774000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x01c
*Denali* [24814 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x0000001c Data : 0x305c96af Request delay : 9
*Denali* [24818 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@687 address:0x0000001c direction:WRITE
*Denali* [24818 ns] testbench.monitor : APB_TRACKER:  trans-@689 address:0x0000001c direction:WRITE
*Denali* [24818 ns] testbench.master : APB_TRACKER:  trans-@691 address:0x0000001c direction:WRITE
*Denali* [24818 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x0000001c Data : 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 24822000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'1c  Data = h'305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 24822000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'1c  Data = h'305c96af
*Denali* [24822 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x0000001c Data : 0x305c96af Request delay : 9
*Denali* [24822 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x0000001c Data : 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 24822000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'1c  Data = h'305c96af
*Denali* [25362 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x0000001c Data : 00000000 Request delay : 10
*Denali* [25366 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@697 address:0x0000001c direction:READ
*Denali* [25366 ns] testbench.monitor : APB_TRACKER:  trans-@699 address:0x0000001c direction:READ
*Denali* [25366 ns] testbench.master : APB_TRACKER:  trans-@701 address:0x0000001c direction:READ
*Denali* [25366 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x0000001c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 25370000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'1c  Data = h'2f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 25370000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'1c  Data = h'2f
*Denali* [25370 ns] testbench.master : Sent transfer Direction : READ Addr : 0x0000001c Data : 0x0000002f Request delay : 10
*Denali* [25370 ns] testbench.master : Ended transfer Direction : READ Addr : 0x0000001c Data : 0x0000002f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 25370000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'1c  Data = h'2f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 25370000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x01c, data: 0x0000002f
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 25370000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 0000000f, read data: 0000000f (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(450) @ 25370000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test passed
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(627) @ 25370000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(628) @ 25370000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] PS_TM RW test passed
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(629) @ 25370000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(636) @ 25370000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(637) @ 25370000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] CTRL_TO_STRB_TM RW test start
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(638) @ 25370000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 25370000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           0, test mask: 0x00000007, test pattern: 0x00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 25370000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x020
*Denali* [25386 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000020 Data : 00000000 Request delay : 3
*Denali* [25390 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@707 address:0x00000020 direction:WRITE
*Denali* [25390 ns] testbench.monitor : APB_TRACKER:  trans-@709 address:0x00000020 direction:WRITE
*Denali* [25390 ns] testbench.master : APB_TRACKER:  trans-@711 address:0x00000020 direction:WRITE
*Denali* [25390 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000020 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 25394000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'20  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 25394000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'20  Data = h'0
*Denali* [25394 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000020 Data : 00000000 Request delay : 3
*Denali* [25394 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000020 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 25394000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'20  Data = h'0
*Denali* [25910 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000020 Data : 00000000 Request delay : 4
*Denali* [25914 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@717 address:0x00000020 direction:READ
*Denali* [25914 ns] testbench.monitor : APB_TRACKER:  trans-@719 address:0x00000020 direction:READ
*Denali* [25914 ns] testbench.master : APB_TRACKER:  trans-@721 address:0x00000020 direction:READ
*Denali* [25914 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000020 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 25918000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'20  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 25918000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'20  Data = h'0
*Denali* [25918 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000020 Data : 00000000 Request delay : 4
*Denali* [25918 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000020 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 25918000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'20  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 25918000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x020, data: 0x00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(410) @ 25918000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x00000007). R/W data are equal
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 25918000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           1, test mask: 0x00000007, test pattern: 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 25918000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x020
*Denali* [25950 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000020 Data : 0xffffffff Request delay : 7
*Denali* [25954 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@727 address:0x00000020 direction:WRITE
*Denali* [25954 ns] testbench.monitor : APB_TRACKER:  trans-@729 address:0x00000020 direction:WRITE
*Denali* [25954 ns] testbench.master : APB_TRACKER:  trans-@731 address:0x00000020 direction:WRITE
*Denali* [25954 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000020 Data : 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 25958000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'20  Data = h'ffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 25958000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'20  Data = h'ffffffff
*Denali* [25958 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000020 Data : 0xffffffff Request delay : 7
*Denali* [25958 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000020 Data : 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 25958000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'20  Data = h'ffffffff
*Denali* [26470 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000020 Data : 00000000 Request delay : 3
*Denali* [26474 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@737 address:0x00000020 direction:READ
*Denali* [26474 ns] testbench.monitor : APB_TRACKER:  trans-@739 address:0x00000020 direction:READ
*Denali* [26474 ns] testbench.master : APB_TRACKER:  trans-@741 address:0x00000020 direction:READ
*Denali* [26474 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000020 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 26478000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'20  Data = h'f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 26478000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'20  Data = h'f
*Denali* [26478 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000020 Data : 0x0000000f Request delay : 3
*Denali* [26478 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000020 Data : 0x0000000f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 26478000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'20  Data = h'f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 26478000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x020, data: 0x0000000f
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 26478000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000007, read data: 00000007 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 26478000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           2, test mask: 0x00000007, test pattern: 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 26478000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x020
*Denali* [26490 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000020 Data : 0x55555555 Request delay : 2
*Denali* [26494 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@747 address:0x00000020 direction:WRITE
*Denali* [26494 ns] testbench.monitor : APB_TRACKER:  trans-@749 address:0x00000020 direction:WRITE
*Denali* [26494 ns] testbench.master : APB_TRACKER:  trans-@751 address:0x00000020 direction:WRITE
*Denali* [26494 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000020 Data : 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 26498000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'20  Data = h'55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 26498000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'20  Data = h'55555555
*Denali* [26498 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000020 Data : 0x55555555 Request delay : 2
*Denali* [26498 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000020 Data : 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 26498000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'20  Data = h'55555555
*Denali* [26998 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000020 Data : 00000000 Request delay : 0
*Denali* [27002 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@757 address:0x00000020 direction:READ
*Denali* [27002 ns] testbench.monitor : APB_TRACKER:  trans-@759 address:0x00000020 direction:READ
*Denali* [27002 ns] testbench.master : APB_TRACKER:  trans-@761 address:0x00000020 direction:READ
*Denali* [27002 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000020 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 27006000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'20  Data = h'5
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 27006000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'20  Data = h'5
*Denali* [27006 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000020 Data : 0x00000005 Request delay : 0
*Denali* [27006 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000020 Data : 0x00000005
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 27006000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'20  Data = h'5
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 27006000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x020, data: 0x00000005
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 27006000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000005, read data: 00000005 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 27006000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           3, test mask: 0x00000007, test pattern: 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 27006000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x020
*Denali* [27026 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000020 Data : 0xaaaaaaaa Request delay : 4
*Denali* [27030 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@767 address:0x00000020 direction:WRITE
*Denali* [27030 ns] testbench.monitor : APB_TRACKER:  trans-@769 address:0x00000020 direction:WRITE
*Denali* [27030 ns] testbench.master : APB_TRACKER:  trans-@771 address:0x00000020 direction:WRITE
*Denali* [27030 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000020 Data : 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 27034000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'20  Data = h'aaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 27034000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'20  Data = h'aaaaaaaa
*Denali* [27034 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000020 Data : 0xaaaaaaaa Request delay : 4
*Denali* [27034 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000020 Data : 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 27034000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'20  Data = h'aaaaaaaa
*Denali* [27562 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000020 Data : 00000000 Request delay : 7
*Denali* [27566 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@777 address:0x00000020 direction:READ
*Denali* [27566 ns] testbench.monitor : APB_TRACKER:  trans-@779 address:0x00000020 direction:READ
*Denali* [27566 ns] testbench.master : APB_TRACKER:  trans-@781 address:0x00000020 direction:READ
*Denali* [27566 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000020 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 27570000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'20  Data = h'a
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 27570000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'20  Data = h'a
*Denali* [27570 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000020 Data : 0x0000000a Request delay : 7
*Denali* [27570 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000020 Data : 0x0000000a
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 27570000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'20  Data = h'a
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 27570000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x020, data: 0x0000000a
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 27570000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000002, read data: 00000002 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 27570000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           4, test mask: 0x00000007, test pattern: 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 27570000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x020
*Denali* [27574 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000020 Data : 0xc96305af Request delay : 0
*Denali* [27578 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@787 address:0x00000020 direction:WRITE
*Denali* [27578 ns] testbench.monitor : APB_TRACKER:  trans-@789 address:0x00000020 direction:WRITE
*Denali* [27578 ns] testbench.master : APB_TRACKER:  trans-@791 address:0x00000020 direction:WRITE
*Denali* [27578 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000020 Data : 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 27582000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'20  Data = h'c96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 27582000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'20  Data = h'c96305af
*Denali* [27582 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000020 Data : 0xc96305af Request delay : 0
*Denali* [27582 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000020 Data : 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 27582000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'20  Data = h'c96305af
*Denali* [28106 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000020 Data : 00000000 Request delay : 6
*Denali* [28110 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@797 address:0x00000020 direction:READ
*Denali* [28110 ns] testbench.monitor : APB_TRACKER:  trans-@799 address:0x00000020 direction:READ
*Denali* [28110 ns] testbench.master : APB_TRACKER:  trans-@801 address:0x00000020 direction:READ
*Denali* [28110 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000020 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 28114000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'20  Data = h'f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 28114000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'20  Data = h'f
*Denali* [28114 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000020 Data : 0x0000000f Request delay : 6
*Denali* [28114 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000020 Data : 0x0000000f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 28114000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'20  Data = h'f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 28114000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x020, data: 0x0000000f
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 28114000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000007, read data: 00000007 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 28114000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           5, test mask: 0x00000007, test pattern: 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 28114000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x020
*Denali* [28130 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000020 Data : 0x05afc963 Request delay : 3
*Denali* [28134 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@807 address:0x00000020 direction:WRITE
*Denali* [28134 ns] testbench.monitor : APB_TRACKER:  trans-@809 address:0x00000020 direction:WRITE
*Denali* [28134 ns] testbench.master : APB_TRACKER:  trans-@811 address:0x00000020 direction:WRITE
*Denali* [28134 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000020 Data : 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 28138000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'20  Data = h'5afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 28138000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'20  Data = h'5afc963
*Denali* [28138 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000020 Data : 0x05afc963 Request delay : 3
*Denali* [28138 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000020 Data : 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 28138000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'20  Data = h'5afc963
*Denali* [28670 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000020 Data : 00000000 Request delay : 8
*Denali* [28674 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@817 address:0x00000020 direction:READ
*Denali* [28674 ns] testbench.monitor : APB_TRACKER:  trans-@819 address:0x00000020 direction:READ
*Denali* [28674 ns] testbench.master : APB_TRACKER:  trans-@821 address:0x00000020 direction:READ
*Denali* [28674 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000020 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 28678000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'20  Data = h'3
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 28678000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'20  Data = h'3
*Denali* [28678 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000020 Data : 0x00000003 Request delay : 8
*Denali* [28678 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000020 Data : 0x00000003
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 28678000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'20  Data = h'3
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 28678000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x020, data: 0x00000003
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 28678000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000003, read data: 00000003 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 28678000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           6, test mask: 0x00000007, test pattern: 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 28678000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x020
*Denali* [28686 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000020 Data : 0x305c96af Request delay : 1
*Denali* [28690 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@827 address:0x00000020 direction:WRITE
*Denali* [28690 ns] testbench.monitor : APB_TRACKER:  trans-@829 address:0x00000020 direction:WRITE
*Denali* [28690 ns] testbench.master : APB_TRACKER:  trans-@831 address:0x00000020 direction:WRITE
*Denali* [28690 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000020 Data : 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 28694000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'20  Data = h'305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 28694000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'20  Data = h'305c96af
*Denali* [28694 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000020 Data : 0x305c96af Request delay : 1
*Denali* [28694 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000020 Data : 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 28694000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'20  Data = h'305c96af
*Denali* [29202 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000020 Data : 00000000 Request delay : 2
*Denali* [29206 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@837 address:0x00000020 direction:READ
*Denali* [29206 ns] testbench.monitor : APB_TRACKER:  trans-@839 address:0x00000020 direction:READ
*Denali* [29206 ns] testbench.master : APB_TRACKER:  trans-@841 address:0x00000020 direction:READ
*Denali* [29206 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000020 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 29210000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'20  Data = h'f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 29210000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'20  Data = h'f
*Denali* [29210 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000020 Data : 0x0000000f Request delay : 2
*Denali* [29210 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000020 Data : 0x0000000f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 29210000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'20  Data = h'f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 29210000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x020, data: 0x0000000f
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 29210000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000007, read data: 00000007 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(450) @ 29210000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test passed
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(644) @ 29210000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(645) @ 29210000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] CTRL_TO_STRB_TM RW test passed
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(646) @ 29210000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(653) @ 29210000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(654) @ 29210000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] NSTRB_TO_NCTRL_TM RW test start
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(655) @ 29210000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 29210000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           0, test mask: 0x00000007, test pattern: 0x00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 29210000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x024
*Denali* [29234 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000024 Data : 00000000 Request delay : 5
*Denali* [29238 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@847 address:0x00000024 direction:WRITE
*Denali* [29238 ns] testbench.monitor : APB_TRACKER:  trans-@849 address:0x00000024 direction:WRITE
*Denali* [29238 ns] testbench.master : APB_TRACKER:  trans-@851 address:0x00000024 direction:WRITE
*Denali* [29238 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000024 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 29242000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'24  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 29242000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'24  Data = h'0
*Denali* [29242 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000024 Data : 00000000 Request delay : 5
*Denali* [29242 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000024 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 29242000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'24  Data = h'0
*Denali* [29770 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000024 Data : 00000000 Request delay : 7
*Denali* [29774 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@857 address:0x00000024 direction:READ
*Denali* [29774 ns] testbench.monitor : APB_TRACKER:  trans-@859 address:0x00000024 direction:READ
*Denali* [29774 ns] testbench.master : APB_TRACKER:  trans-@861 address:0x00000024 direction:READ
*Denali* [29774 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000024 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 29778000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'24  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 29778000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'24  Data = h'0
*Denali* [29778 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000024 Data : 00000000 Request delay : 7
*Denali* [29778 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000024 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 29778000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'24  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 29778000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x024, data: 0x00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(410) @ 29778000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x00000007). R/W data are equal
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 29778000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           1, test mask: 0x00000007, test pattern: 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 29778000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x024
*Denali* [29782 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000024 Data : 0xffffffff Request delay : 0
*Denali* [29786 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@867 address:0x00000024 direction:WRITE
*Denali* [29786 ns] testbench.monitor : APB_TRACKER:  trans-@869 address:0x00000024 direction:WRITE
*Denali* [29786 ns] testbench.master : APB_TRACKER:  trans-@871 address:0x00000024 direction:WRITE
*Denali* [29786 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000024 Data : 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 29790000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'24  Data = h'ffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 29790000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'24  Data = h'ffffffff
*Denali* [29790 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000024 Data : 0xffffffff Request delay : 0
*Denali* [29790 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000024 Data : 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 29790000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'24  Data = h'ffffffff
*Denali* [30302 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000024 Data : 00000000 Request delay : 3
*Denali* [30306 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@877 address:0x00000024 direction:READ
*Denali* [30306 ns] testbench.monitor : APB_TRACKER:  trans-@879 address:0x00000024 direction:READ
*Denali* [30306 ns] testbench.master : APB_TRACKER:  trans-@881 address:0x00000024 direction:READ
*Denali* [30306 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000024 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 30310000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'24  Data = h'f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 30310000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'24  Data = h'f
*Denali* [30310 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000024 Data : 0x0000000f Request delay : 3
*Denali* [30310 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000024 Data : 0x0000000f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 30310000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'24  Data = h'f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 30310000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x024, data: 0x0000000f
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 30310000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000007, read data: 00000007 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 30310000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           2, test mask: 0x00000007, test pattern: 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 30310000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x024
*Denali* [30338 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000024 Data : 0x55555555 Request delay : 6
*Denali* [30342 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@887 address:0x00000024 direction:WRITE
*Denali* [30342 ns] testbench.monitor : APB_TRACKER:  trans-@889 address:0x00000024 direction:WRITE
*Denali* [30342 ns] testbench.master : APB_TRACKER:  trans-@891 address:0x00000024 direction:WRITE
*Denali* [30342 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000024 Data : 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 30346000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'24  Data = h'55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 30346000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'24  Data = h'55555555
*Denali* [30346 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000024 Data : 0x55555555 Request delay : 6
*Denali* [30346 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000024 Data : 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 30346000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'24  Data = h'55555555
*Denali* [30886 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000024 Data : 00000000 Request delay : 10
*Denali* [30890 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@897 address:0x00000024 direction:READ
*Denali* [30890 ns] testbench.monitor : APB_TRACKER:  trans-@899 address:0x00000024 direction:READ
*Denali* [30890 ns] testbench.master : APB_TRACKER:  trans-@901 address:0x00000024 direction:READ
*Denali* [30890 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000024 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 30894000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'24  Data = h'5
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 30894000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'24  Data = h'5
*Denali* [30894 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000024 Data : 0x00000005 Request delay : 10
*Denali* [30894 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000024 Data : 0x00000005
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 30894000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'24  Data = h'5
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 30894000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x024, data: 0x00000005
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 30894000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000005, read data: 00000005 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 30894000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           3, test mask: 0x00000007, test pattern: 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 30894000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x024
*Denali* [30906 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000024 Data : 0xaaaaaaaa Request delay : 2
*Denali* [30910 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@907 address:0x00000024 direction:WRITE
*Denali* [30910 ns] testbench.monitor : APB_TRACKER:  trans-@909 address:0x00000024 direction:WRITE
*Denali* [30910 ns] testbench.master : APB_TRACKER:  trans-@911 address:0x00000024 direction:WRITE
*Denali* [30910 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000024 Data : 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 30914000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'24  Data = h'aaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 30914000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'24  Data = h'aaaaaaaa
*Denali* [30914 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000024 Data : 0xaaaaaaaa Request delay : 2
*Denali* [30914 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000024 Data : 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 30914000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'24  Data = h'aaaaaaaa
*Denali* [31422 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000024 Data : 00000000 Request delay : 2
*Denali* [31426 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@917 address:0x00000024 direction:READ
*Denali* [31426 ns] testbench.monitor : APB_TRACKER:  trans-@919 address:0x00000024 direction:READ
*Denali* [31426 ns] testbench.master : APB_TRACKER:  trans-@921 address:0x00000024 direction:READ
*Denali* [31426 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000024 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 31430000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'24  Data = h'a
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 31430000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'24  Data = h'a
*Denali* [31430 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000024 Data : 0x0000000a Request delay : 2
*Denali* [31430 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000024 Data : 0x0000000a
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 31430000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'24  Data = h'a
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 31430000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x024, data: 0x0000000a
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 31430000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000002, read data: 00000002 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 31430000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           4, test mask: 0x00000007, test pattern: 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 31430000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x024
*Denali* [31438 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000024 Data : 0xc96305af Request delay : 1
*Denali* [31442 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@927 address:0x00000024 direction:WRITE
*Denali* [31442 ns] testbench.monitor : APB_TRACKER:  trans-@929 address:0x00000024 direction:WRITE
*Denali* [31442 ns] testbench.master : APB_TRACKER:  trans-@931 address:0x00000024 direction:WRITE
*Denali* [31442 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000024 Data : 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 31446000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'24  Data = h'c96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 31446000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'24  Data = h'c96305af
*Denali* [31446 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000024 Data : 0xc96305af Request delay : 1
*Denali* [31446 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000024 Data : 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 31446000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'24  Data = h'c96305af
*Denali* [31986 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000024 Data : 00000000 Request delay : 10
*Denali* [31990 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@937 address:0x00000024 direction:READ
*Denali* [31990 ns] testbench.monitor : APB_TRACKER:  trans-@939 address:0x00000024 direction:READ
*Denali* [31990 ns] testbench.master : APB_TRACKER:  trans-@941 address:0x00000024 direction:READ
*Denali* [31990 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000024 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 31994000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'24  Data = h'f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 31994000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'24  Data = h'f
*Denali* [31994 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000024 Data : 0x0000000f Request delay : 10
*Denali* [31994 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000024 Data : 0x0000000f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 31994000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'24  Data = h'f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 31994000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x024, data: 0x0000000f
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 31994000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000007, read data: 00000007 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 31994000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           5, test mask: 0x00000007, test pattern: 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 31994000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x024
*Denali* [32010 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000024 Data : 0x05afc963 Request delay : 3
*Denali* [32014 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@947 address:0x00000024 direction:WRITE
*Denali* [32014 ns] testbench.monitor : APB_TRACKER:  trans-@949 address:0x00000024 direction:WRITE
*Denali* [32014 ns] testbench.master : APB_TRACKER:  trans-@951 address:0x00000024 direction:WRITE
*Denali* [32014 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000024 Data : 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 32018000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'24  Data = h'5afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 32018000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'24  Data = h'5afc963
*Denali* [32018 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000024 Data : 0x05afc963 Request delay : 3
*Denali* [32018 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000024 Data : 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 32018000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'24  Data = h'5afc963
*Denali* [32534 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000024 Data : 00000000 Request delay : 4
*Denali* [32538 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@957 address:0x00000024 direction:READ
*Denali* [32538 ns] testbench.monitor : APB_TRACKER:  trans-@959 address:0x00000024 direction:READ
*Denali* [32538 ns] testbench.master : APB_TRACKER:  trans-@961 address:0x00000024 direction:READ
*Denali* [32538 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000024 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 32542000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'24  Data = h'3
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 32542000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'24  Data = h'3
*Denali* [32542 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000024 Data : 0x00000003 Request delay : 4
*Denali* [32542 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000024 Data : 0x00000003
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 32542000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'24  Data = h'3
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 32542000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x024, data: 0x00000003
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 32542000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000003, read data: 00000003 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 32542000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           6, test mask: 0x00000007, test pattern: 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 32542000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x024
*Denali* [32558 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000024 Data : 0x305c96af Request delay : 3
*Denali* [32562 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@967 address:0x00000024 direction:WRITE
*Denali* [32562 ns] testbench.monitor : APB_TRACKER:  trans-@969 address:0x00000024 direction:WRITE
*Denali* [32562 ns] testbench.master : APB_TRACKER:  trans-@971 address:0x00000024 direction:WRITE
*Denali* [32562 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000024 Data : 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 32566000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'24  Data = h'305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 32566000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'24  Data = h'305c96af
*Denali* [32566 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000024 Data : 0x305c96af Request delay : 3
*Denali* [32566 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000024 Data : 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 32566000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'24  Data = h'305c96af
*Denali* [33078 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000024 Data : 00000000 Request delay : 3
*Denali* [33082 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@977 address:0x00000024 direction:READ
*Denali* [33082 ns] testbench.monitor : APB_TRACKER:  trans-@979 address:0x00000024 direction:READ
*Denali* [33082 ns] testbench.master : APB_TRACKER:  trans-@981 address:0x00000024 direction:READ
*Denali* [33082 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000024 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 33086000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'24  Data = h'f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 33086000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'24  Data = h'f
*Denali* [33086 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000024 Data : 0x0000000f Request delay : 3
*Denali* [33086 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000024 Data : 0x0000000f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 33086000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'24  Data = h'f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 33086000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x024, data: 0x0000000f
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 33086000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000007, read data: 00000007 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(450) @ 33086000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test passed
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(661) @ 33086000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(662) @ 33086000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] NSTRB_TO_NCTRL_TM RW test passed
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(663) @ 33086000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(671) @ 33086000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(672) @ 33086000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] PGM_TM RW test start
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(673) @ 33086000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 33086000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           0, test mask: 0x00001fff, test pattern: 0x00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 33086000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x028
*Denali* [33114 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000028 Data : 00000000 Request delay : 6
*Denali* [33118 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@987 address:0x00000028 direction:WRITE
*Denali* [33118 ns] testbench.monitor : APB_TRACKER:  trans-@989 address:0x00000028 direction:WRITE
*Denali* [33118 ns] testbench.master : APB_TRACKER:  trans-@991 address:0x00000028 direction:WRITE
*Denali* [33118 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000028 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 33122000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'28  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 33122000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'28  Data = h'0
*Denali* [33122 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000028 Data : 00000000 Request delay : 6
*Denali* [33122 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000028 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 33122000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'28  Data = h'0
*Denali* [33658 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000028 Data : 00000000 Request delay : 9
*Denali* [33662 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@997 address:0x00000028 direction:READ
*Denali* [33662 ns] testbench.monitor : APB_TRACKER:  trans-@999 address:0x00000028 direction:READ
*Denali* [33662 ns] testbench.master : APB_TRACKER:  trans-@1001 address:0x00000028 direction:READ
*Denali* [33662 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000028 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 33666000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'28  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 33666000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'28  Data = h'0
*Denali* [33666 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000028 Data : 00000000 Request delay : 9
*Denali* [33666 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000028 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 33666000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'28  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 33666000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x028, data: 0x00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(410) @ 33666000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x00001fff). R/W data are equal
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 33666000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           1, test mask: 0x00001fff, test pattern: 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 33666000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x028
*Denali* [33674 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000028 Data : 0xffffffff Request delay : 1
*Denali* [33678 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1007 address:0x00000028 direction:WRITE
*Denali* [33678 ns] testbench.monitor : APB_TRACKER:  trans-@1009 address:0x00000028 direction:WRITE
*Denali* [33678 ns] testbench.master : APB_TRACKER:  trans-@1011 address:0x00000028 direction:WRITE
*Denali* [33678 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000028 Data : 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 33682000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'28  Data = h'ffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 33682000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'28  Data = h'ffffffff
*Denali* [33682 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000028 Data : 0xffffffff Request delay : 1
*Denali* [33682 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000028 Data : 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 33682000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'28  Data = h'ffffffff
*Denali* [34202 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000028 Data : 00000000 Request delay : 5
*Denali* [34206 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1017 address:0x00000028 direction:READ
*Denali* [34206 ns] testbench.monitor : APB_TRACKER:  trans-@1019 address:0x00000028 direction:READ
*Denali* [34206 ns] testbench.master : APB_TRACKER:  trans-@1021 address:0x00000028 direction:READ
*Denali* [34206 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000028 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 34210000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'28  Data = h'1fff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 34210000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'28  Data = h'1fff
*Denali* [34210 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000028 Data : 0x00001fff Request delay : 5
*Denali* [34210 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000028 Data : 0x00001fff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 34210000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'28  Data = h'1fff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 34210000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x028, data: 0x00001fff
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 34210000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00001fff, read data: 00001fff (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 34210000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           2, test mask: 0x00001fff, test pattern: 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 34210000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x028
*Denali* [34246 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000028 Data : 0x55555555 Request delay : 8
*Denali* [34250 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1027 address:0x00000028 direction:WRITE
*Denali* [34250 ns] testbench.monitor : APB_TRACKER:  trans-@1029 address:0x00000028 direction:WRITE
*Denali* [34250 ns] testbench.master : APB_TRACKER:  trans-@1031 address:0x00000028 direction:WRITE
*Denali* [34250 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000028 Data : 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 34254000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'28  Data = h'55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 34254000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'28  Data = h'55555555
*Denali* [34254 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000028 Data : 0x55555555 Request delay : 8
*Denali* [34254 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000028 Data : 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 34254000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'28  Data = h'55555555
*Denali* [34762 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000028 Data : 00000000 Request delay : 2
*Denali* [34766 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1037 address:0x00000028 direction:READ
*Denali* [34766 ns] testbench.monitor : APB_TRACKER:  trans-@1039 address:0x00000028 direction:READ
*Denali* [34766 ns] testbench.master : APB_TRACKER:  trans-@1041 address:0x00000028 direction:READ
*Denali* [34766 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000028 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 34770000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'28  Data = h'1555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 34770000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'28  Data = h'1555
*Denali* [34770 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000028 Data : 0x00001555 Request delay : 2
*Denali* [34770 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000028 Data : 0x00001555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 34770000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'28  Data = h'1555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 34770000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x028, data: 0x00001555
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 34770000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00001555, read data: 00001555 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 34770000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           3, test mask: 0x00001fff, test pattern: 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 34770000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x028
*Denali* [34794 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000028 Data : 0xaaaaaaaa Request delay : 5
*Denali* [34798 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1047 address:0x00000028 direction:WRITE
*Denali* [34798 ns] testbench.monitor : APB_TRACKER:  trans-@1049 address:0x00000028 direction:WRITE
*Denali* [34798 ns] testbench.master : APB_TRACKER:  trans-@1051 address:0x00000028 direction:WRITE
*Denali* [34798 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000028 Data : 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 34802000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'28  Data = h'aaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 34802000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'28  Data = h'aaaaaaaa
*Denali* [34802 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000028 Data : 0xaaaaaaaa Request delay : 5
*Denali* [34802 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000028 Data : 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 34802000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'28  Data = h'aaaaaaaa
*Denali* [35342 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000028 Data : 00000000 Request delay : 10
*Denali* [35346 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1057 address:0x00000028 direction:READ
*Denali* [35346 ns] testbench.monitor : APB_TRACKER:  trans-@1059 address:0x00000028 direction:READ
*Denali* [35346 ns] testbench.master : APB_TRACKER:  trans-@1061 address:0x00000028 direction:READ
*Denali* [35346 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000028 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 35350000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'28  Data = h'aaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 35350000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'28  Data = h'aaa
*Denali* [35350 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000028 Data : 0x00000aaa Request delay : 10
*Denali* [35350 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000028 Data : 0x00000aaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 35350000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'28  Data = h'aaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 35350000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x028, data: 0x00000aaa
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 35350000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000aaa, read data: 00000aaa (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 35350000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           4, test mask: 0x00001fff, test pattern: 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 35350000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x028
*Denali* [35362 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000028 Data : 0xc96305af Request delay : 2
*Denali* [35366 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1067 address:0x00000028 direction:WRITE
*Denali* [35366 ns] testbench.monitor : APB_TRACKER:  trans-@1069 address:0x00000028 direction:WRITE
*Denali* [35366 ns] testbench.master : APB_TRACKER:  trans-@1071 address:0x00000028 direction:WRITE
*Denali* [35366 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000028 Data : 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 35370000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'28  Data = h'c96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 35370000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'28  Data = h'c96305af
*Denali* [35370 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000028 Data : 0xc96305af Request delay : 2
*Denali* [35370 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000028 Data : 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 35370000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'28  Data = h'c96305af
*Denali* [35874 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000028 Data : 00000000 Request delay : 1
*Denali* [35878 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1077 address:0x00000028 direction:READ
*Denali* [35878 ns] testbench.monitor : APB_TRACKER:  trans-@1079 address:0x00000028 direction:READ
*Denali* [35878 ns] testbench.master : APB_TRACKER:  trans-@1081 address:0x00000028 direction:READ
*Denali* [35878 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000028 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 35882000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'28  Data = h'5af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 35882000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'28  Data = h'5af
*Denali* [35882 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000028 Data : 0x000005af Request delay : 1
*Denali* [35882 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000028 Data : 0x000005af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 35882000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'28  Data = h'5af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 35882000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x028, data: 0x000005af
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 35882000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 000005af, read data: 000005af (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 35882000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           5, test mask: 0x00001fff, test pattern: 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 35882000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x028
*Denali* [35894 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000028 Data : 0x05afc963 Request delay : 2
*Denali* [35898 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1087 address:0x00000028 direction:WRITE
*Denali* [35898 ns] testbench.monitor : APB_TRACKER:  trans-@1089 address:0x00000028 direction:WRITE
*Denali* [35898 ns] testbench.master : APB_TRACKER:  trans-@1091 address:0x00000028 direction:WRITE
*Denali* [35898 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000028 Data : 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 35902000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'28  Data = h'5afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 35902000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'28  Data = h'5afc963
*Denali* [35902 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000028 Data : 0x05afc963 Request delay : 2
*Denali* [35902 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000028 Data : 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 35902000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'28  Data = h'5afc963
*Denali* [36410 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000028 Data : 00000000 Request delay : 2
*Denali* [36414 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1097 address:0x00000028 direction:READ
*Denali* [36414 ns] testbench.monitor : APB_TRACKER:  trans-@1099 address:0x00000028 direction:READ
*Denali* [36414 ns] testbench.master : APB_TRACKER:  trans-@1101 address:0x00000028 direction:READ
*Denali* [36414 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000028 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 36418000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'28  Data = h'963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 36418000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'28  Data = h'963
*Denali* [36418 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000028 Data : 0x00000963 Request delay : 2
*Denali* [36418 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000028 Data : 0x00000963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 36418000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'28  Data = h'963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 36418000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x028, data: 0x00000963
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 36418000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000963, read data: 00000963 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 36418000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           6, test mask: 0x00001fff, test pattern: 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 36418000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x028
*Denali* [36446 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000028 Data : 0x305c96af Request delay : 6
*Denali* [36450 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1107 address:0x00000028 direction:WRITE
*Denali* [36450 ns] testbench.monitor : APB_TRACKER:  trans-@1109 address:0x00000028 direction:WRITE
*Denali* [36450 ns] testbench.master : APB_TRACKER:  trans-@1111 address:0x00000028 direction:WRITE
*Denali* [36450 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000028 Data : 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 36454000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'28  Data = h'305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 36454000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'28  Data = h'305c96af
*Denali* [36454 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000028 Data : 0x305c96af Request delay : 6
*Denali* [36454 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000028 Data : 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 36454000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'28  Data = h'305c96af
*Denali* [36978 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000028 Data : 00000000 Request delay : 6
*Denali* [36982 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1117 address:0x00000028 direction:READ
*Denali* [36982 ns] testbench.monitor : APB_TRACKER:  trans-@1119 address:0x00000028 direction:READ
*Denali* [36982 ns] testbench.master : APB_TRACKER:  trans-@1121 address:0x00000028 direction:READ
*Denali* [36982 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000028 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 36986000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'28  Data = h'16af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 36986000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'28  Data = h'16af
*Denali* [36986 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000028 Data : 0x000016af Request delay : 6
*Denali* [36986 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000028 Data : 0x000016af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 36986000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'28  Data = h'16af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 36986000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x028, data: 0x000016af
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 36986000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 000016af, read data: 000016af (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(450) @ 36986000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test passed
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(679) @ 36986000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(680) @ 36986000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] PGM_TM RW test passed
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(681) @ 36986000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(689) @ 36986000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(690) @ 36986000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RD_TM RW test start
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(691) @ 36986000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 36986000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           0, test mask: 0x0000001f, test pattern: 0x00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 36986000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x02c
*Denali* [37026 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x0000002c Data : 00000000 Request delay : 9
*Denali* [37030 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1127 address:0x0000002c direction:WRITE
*Denali* [37030 ns] testbench.monitor : APB_TRACKER:  trans-@1129 address:0x0000002c direction:WRITE
*Denali* [37030 ns] testbench.master : APB_TRACKER:  trans-@1131 address:0x0000002c direction:WRITE
*Denali* [37030 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x0000002c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 37034000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'2c  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 37034000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'2c  Data = h'0
*Denali* [37034 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x0000002c Data : 00000000 Request delay : 9
*Denali* [37034 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x0000002c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 37034000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'2c  Data = h'0
*Denali* [37570 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x0000002c Data : 00000000 Request delay : 9
*Denali* [37574 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1137 address:0x0000002c direction:READ
*Denali* [37574 ns] testbench.monitor : APB_TRACKER:  trans-@1139 address:0x0000002c direction:READ
*Denali* [37574 ns] testbench.master : APB_TRACKER:  trans-@1141 address:0x0000002c direction:READ
*Denali* [37574 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x0000002c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 37578000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'2c  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 37578000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'2c  Data = h'0
*Denali* [37578 ns] testbench.master : Sent transfer Direction : READ Addr : 0x0000002c Data : 00000000 Request delay : 9
*Denali* [37578 ns] testbench.master : Ended transfer Direction : READ Addr : 0x0000002c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 37578000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'2c  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 37578000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x02c, data: 0x00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(410) @ 37578000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x0000001f). R/W data are equal
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 37578000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           1, test mask: 0x0000001f, test pattern: 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 37578000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x02c
*Denali* [37586 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x0000002c Data : 0xffffffff Request delay : 1
*Denali* [37590 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1147 address:0x0000002c direction:WRITE
*Denali* [37590 ns] testbench.monitor : APB_TRACKER:  trans-@1149 address:0x0000002c direction:WRITE
*Denali* [37590 ns] testbench.master : APB_TRACKER:  trans-@1151 address:0x0000002c direction:WRITE
*Denali* [37590 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x0000002c Data : 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 37594000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'2c  Data = h'ffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 37594000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'2c  Data = h'ffffffff
*Denali* [37594 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x0000002c Data : 0xffffffff Request delay : 1
*Denali* [37594 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x0000002c Data : 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 37594000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'2c  Data = h'ffffffff
*Denali* [38114 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x0000002c Data : 00000000 Request delay : 5
*Denali* [38118 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1157 address:0x0000002c direction:READ
*Denali* [38118 ns] testbench.monitor : APB_TRACKER:  trans-@1159 address:0x0000002c direction:READ
*Denali* [38118 ns] testbench.master : APB_TRACKER:  trans-@1161 address:0x0000002c direction:READ
*Denali* [38118 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x0000002c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 38122000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'2c  Data = h'7f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 38122000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'2c  Data = h'7f
*Denali* [38122 ns] testbench.master : Sent transfer Direction : READ Addr : 0x0000002c Data : 0x0000007f Request delay : 5
*Denali* [38122 ns] testbench.master : Ended transfer Direction : READ Addr : 0x0000002c Data : 0x0000007f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 38122000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'2c  Data = h'7f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 38122000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x02c, data: 0x0000007f
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 38122000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 0000001f, read data: 0000001f (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 38122000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           2, test mask: 0x0000001f, test pattern: 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 38122000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x02c
*Denali* [38158 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x0000002c Data : 0x55555555 Request delay : 8
*Denali* [38162 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1167 address:0x0000002c direction:WRITE
*Denali* [38162 ns] testbench.monitor : APB_TRACKER:  trans-@1169 address:0x0000002c direction:WRITE
*Denali* [38162 ns] testbench.master : APB_TRACKER:  trans-@1171 address:0x0000002c direction:WRITE
*Denali* [38162 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x0000002c Data : 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 38166000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'2c  Data = h'55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 38166000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'2c  Data = h'55555555
*Denali* [38166 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x0000002c Data : 0x55555555 Request delay : 8
*Denali* [38166 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x0000002c Data : 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 38166000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'2c  Data = h'55555555
*Denali* [38670 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x0000002c Data : 00000000 Request delay : 1
*Denali* [38674 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1177 address:0x0000002c direction:READ
*Denali* [38674 ns] testbench.monitor : APB_TRACKER:  trans-@1179 address:0x0000002c direction:READ
*Denali* [38674 ns] testbench.master : APB_TRACKER:  trans-@1181 address:0x0000002c direction:READ
*Denali* [38674 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x0000002c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 38678000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'2c  Data = h'55
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 38678000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'2c  Data = h'55
*Denali* [38678 ns] testbench.master : Sent transfer Direction : READ Addr : 0x0000002c Data : 0x00000055 Request delay : 1
*Denali* [38678 ns] testbench.master : Ended transfer Direction : READ Addr : 0x0000002c Data : 0x00000055
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 38678000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'2c  Data = h'55
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 38678000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x02c, data: 0x00000055
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 38678000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000015, read data: 00000015 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 38678000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           3, test mask: 0x0000001f, test pattern: 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 38678000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x02c
*Denali* [38698 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x0000002c Data : 0xaaaaaaaa Request delay : 4
*Denali* [38702 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1187 address:0x0000002c direction:WRITE
*Denali* [38702 ns] testbench.monitor : APB_TRACKER:  trans-@1189 address:0x0000002c direction:WRITE
*Denali* [38702 ns] testbench.master : APB_TRACKER:  trans-@1191 address:0x0000002c direction:WRITE
*Denali* [38702 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x0000002c Data : 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 38706000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'2c  Data = h'aaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 38706000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'2c  Data = h'aaaaaaaa
*Denali* [38706 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x0000002c Data : 0xaaaaaaaa Request delay : 4
*Denali* [38706 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x0000002c Data : 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 38706000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'2c  Data = h'aaaaaaaa
*Denali* [39206 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x0000002c Data : 00000000 Request delay : 0
*Denali* [39210 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1197 address:0x0000002c direction:READ
*Denali* [39210 ns] testbench.monitor : APB_TRACKER:  trans-@1199 address:0x0000002c direction:READ
*Denali* [39210 ns] testbench.master : APB_TRACKER:  trans-@1201 address:0x0000002c direction:READ
*Denali* [39210 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x0000002c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 39214000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'2c  Data = h'2a
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 39214000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'2c  Data = h'2a
*Denali* [39214 ns] testbench.master : Sent transfer Direction : READ Addr : 0x0000002c Data : 0x0000002a Request delay : 0
*Denali* [39214 ns] testbench.master : Ended transfer Direction : READ Addr : 0x0000002c Data : 0x0000002a
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 39214000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'2c  Data = h'2a
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 39214000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x02c, data: 0x0000002a
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 39214000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 0000000a, read data: 0000000a (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 39214000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           4, test mask: 0x0000001f, test pattern: 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 39214000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x02c
*Denali* [39230 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x0000002c Data : 0xc96305af Request delay : 3
*Denali* [39234 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1207 address:0x0000002c direction:WRITE
*Denali* [39234 ns] testbench.monitor : APB_TRACKER:  trans-@1209 address:0x0000002c direction:WRITE
*Denali* [39234 ns] testbench.master : APB_TRACKER:  trans-@1211 address:0x0000002c direction:WRITE
*Denali* [39234 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x0000002c Data : 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 39238000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'2c  Data = h'c96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 39238000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'2c  Data = h'c96305af
*Denali* [39238 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x0000002c Data : 0xc96305af Request delay : 3
*Denali* [39238 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x0000002c Data : 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 39238000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'2c  Data = h'c96305af
*Denali* [39746 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x0000002c Data : 00000000 Request delay : 2
*Denali* [39750 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1217 address:0x0000002c direction:READ
*Denali* [39750 ns] testbench.monitor : APB_TRACKER:  trans-@1219 address:0x0000002c direction:READ
*Denali* [39750 ns] testbench.master : APB_TRACKER:  trans-@1221 address:0x0000002c direction:READ
*Denali* [39750 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x0000002c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 39754000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'2c  Data = h'2f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 39754000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'2c  Data = h'2f
*Denali* [39754 ns] testbench.master : Sent transfer Direction : READ Addr : 0x0000002c Data : 0x0000002f Request delay : 2
*Denali* [39754 ns] testbench.master : Ended transfer Direction : READ Addr : 0x0000002c Data : 0x0000002f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 39754000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'2c  Data = h'2f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 39754000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x02c, data: 0x0000002f
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 39754000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 0000000f, read data: 0000000f (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 39754000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           5, test mask: 0x0000001f, test pattern: 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 39754000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x02c
*Denali* [39770 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x0000002c Data : 0x05afc963 Request delay : 3
*Denali* [39774 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1227 address:0x0000002c direction:WRITE
*Denali* [39774 ns] testbench.monitor : APB_TRACKER:  trans-@1229 address:0x0000002c direction:WRITE
*Denali* [39774 ns] testbench.master : APB_TRACKER:  trans-@1231 address:0x0000002c direction:WRITE
*Denali* [39774 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x0000002c Data : 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 39778000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'2c  Data = h'5afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 39778000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'2c  Data = h'5afc963
*Denali* [39778 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x0000002c Data : 0x05afc963 Request delay : 3
*Denali* [39778 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x0000002c Data : 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 39778000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'2c  Data = h'5afc963
*Denali* [40286 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x0000002c Data : 00000000 Request delay : 2
*Denali* [40290 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1237 address:0x0000002c direction:READ
*Denali* [40290 ns] testbench.monitor : APB_TRACKER:  trans-@1239 address:0x0000002c direction:READ
*Denali* [40290 ns] testbench.master : APB_TRACKER:  trans-@1241 address:0x0000002c direction:READ
*Denali* [40290 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x0000002c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 40294000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'2c  Data = h'63
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 40294000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'2c  Data = h'63
*Denali* [40294 ns] testbench.master : Sent transfer Direction : READ Addr : 0x0000002c Data : 0x00000063 Request delay : 2
*Denali* [40294 ns] testbench.master : Ended transfer Direction : READ Addr : 0x0000002c Data : 0x00000063
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 40294000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'2c  Data = h'63
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 40294000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x02c, data: 0x00000063
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 40294000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000003, read data: 00000003 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 40294000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           6, test mask: 0x0000001f, test pattern: 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 40294000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x02c
*Denali* [40322 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x0000002c Data : 0x305c96af Request delay : 6
*Denali* [40326 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1247 address:0x0000002c direction:WRITE
*Denali* [40326 ns] testbench.monitor : APB_TRACKER:  trans-@1249 address:0x0000002c direction:WRITE
*Denali* [40326 ns] testbench.master : APB_TRACKER:  trans-@1251 address:0x0000002c direction:WRITE
*Denali* [40326 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x0000002c Data : 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 40330000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'2c  Data = h'305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 40330000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'2c  Data = h'305c96af
*Denali* [40330 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x0000002c Data : 0x305c96af Request delay : 6
*Denali* [40330 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x0000002c Data : 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 40330000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'2c  Data = h'305c96af
*Denali* [40842 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x0000002c Data : 00000000 Request delay : 3
*Denali* [40846 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1257 address:0x0000002c direction:READ
*Denali* [40846 ns] testbench.monitor : APB_TRACKER:  trans-@1259 address:0x0000002c direction:READ
*Denali* [40846 ns] testbench.master : APB_TRACKER:  trans-@1261 address:0x0000002c direction:READ
*Denali* [40846 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x0000002c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 40850000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'2c  Data = h'2f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 40850000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'2c  Data = h'2f
*Denali* [40850 ns] testbench.master : Sent transfer Direction : READ Addr : 0x0000002c Data : 0x0000002f Request delay : 3
*Denali* [40850 ns] testbench.master : Ended transfer Direction : READ Addr : 0x0000002c Data : 0x0000002f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 40850000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'2c  Data = h'2f
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 40850000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x02c, data: 0x0000002f
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 40850000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 0000000f, read data: 0000000f (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(450) @ 40850000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test passed
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(697) @ 40850000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(698) @ 40850000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RD_TM RW test passed
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(699) @ 40850000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(707) @ 40850000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(708) @ 40850000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] ACCESS_MASK RW test start
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(709) @ 40850000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(712) @ 40850000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] ACCESS_MASK for block           0 test started
*Denali* [40878 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x0000000c Data : 00000000 Request delay : 6
*Denali* [40882 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1267 address:0x0000000c direction:WRITE
*Denali* [40882 ns] testbench.monitor : APB_TRACKER:  trans-@1269 address:0x0000000c direction:WRITE
*Denali* [40882 ns] testbench.master : APB_TRACKER:  trans-@1271 address:0x0000000c direction:WRITE
*Denali* [40882 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x0000000c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 40886000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 40886000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'0
*Denali* [40886 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x0000000c Data : 00000000 Request delay : 6
*Denali* [40886 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x0000000c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 40886000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 40886000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           0, test mask: 0x00000000, test pattern: 0x00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 40886000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x030
*Denali* [40902 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000030 Data : 00000000 Request delay : 3
*Denali* [40906 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1277 address:0x00000030 direction:WRITE
*Denali* [40906 ns] testbench.monitor : APB_TRACKER:  trans-@1279 address:0x00000030 direction:WRITE
*Denali* [40906 ns] testbench.master : APB_TRACKER:  trans-@1281 address:0x00000030 direction:WRITE
*Denali* [40906 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 40910000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 40910000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'0
*Denali* [40910 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000030 Data : 00000000 Request delay : 3
*Denali* [40910 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 40910000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'0
*Denali* [41450 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000030 Data : 00000000 Request delay : 10
*Denali* [41454 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1287 address:0x00000030 direction:READ
*Denali* [41454 ns] testbench.monitor : APB_TRACKER:  trans-@1289 address:0x00000030 direction:READ
*Denali* [41454 ns] testbench.master : APB_TRACKER:  trans-@1291 address:0x00000030 direction:READ
*Denali* [41454 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 41458000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 41458000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'0
*Denali* [41458 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000030 Data : 00000000 Request delay : 10
*Denali* [41458 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 41458000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 41458000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x030, data: 0x00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(410) @ 41458000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x00000000). R/W data are equal
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 41458000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           1, test mask: 0x00000000, test pattern: 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 41458000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x030
*Denali* [41498 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000030 Data : 0xffffffff Request delay : 9
*Denali* [41502 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1297 address:0x00000030 direction:WRITE
*Denali* [41502 ns] testbench.monitor : APB_TRACKER:  trans-@1299 address:0x00000030 direction:WRITE
*Denali* [41502 ns] testbench.master : APB_TRACKER:  trans-@1301 address:0x00000030 direction:WRITE
*Denali* [41502 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000030 Data : 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 41506000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'ffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 41506000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'ffffffff
*Denali* [41506 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000030 Data : 0xffffffff Request delay : 9
*Denali* [41506 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000030 Data : 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 41506000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'ffffffff
*Denali* [42026 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000030 Data : 00000000 Request delay : 5
*Denali* [42030 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1307 address:0x00000030 direction:READ
*Denali* [42030 ns] testbench.monitor : APB_TRACKER:  trans-@1309 address:0x00000030 direction:READ
*Denali* [42030 ns] testbench.master : APB_TRACKER:  trans-@1311 address:0x00000030 direction:READ
*Denali* [42030 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 42034000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'ffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 42034000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'ffffffff
*Denali* [42034 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000030 Data : 0xffffffff Request delay : 5
*Denali* [42034 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000030 Data : 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 42034000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'ffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 42034000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x030, data: 0xffffffff
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 42034000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 42034000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           2, test mask: 0x00000000, test pattern: 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 42034000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x030
*Denali* [42062 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000030 Data : 0x55555555 Request delay : 6
*Denali* [42066 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1317 address:0x00000030 direction:WRITE
*Denali* [42066 ns] testbench.monitor : APB_TRACKER:  trans-@1319 address:0x00000030 direction:WRITE
*Denali* [42066 ns] testbench.master : APB_TRACKER:  trans-@1321 address:0x00000030 direction:WRITE
*Denali* [42066 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000030 Data : 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 42070000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 42070000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'55555555
*Denali* [42070 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000030 Data : 0x55555555 Request delay : 6
*Denali* [42070 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000030 Data : 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 42070000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'55555555
*Denali* [42610 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000030 Data : 00000000 Request delay : 10
*Denali* [42614 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1327 address:0x00000030 direction:READ
*Denali* [42614 ns] testbench.monitor : APB_TRACKER:  trans-@1329 address:0x00000030 direction:READ
*Denali* [42614 ns] testbench.master : APB_TRACKER:  trans-@1331 address:0x00000030 direction:READ
*Denali* [42614 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 42618000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 42618000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'55555555
*Denali* [42618 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000030 Data : 0x55555555 Request delay : 10
*Denali* [42618 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000030 Data : 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 42618000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 42618000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x030, data: 0x55555555
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 42618000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 42618000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           3, test mask: 0x00000000, test pattern: 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 42618000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x030
*Denali* [42626 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000030 Data : 0xaaaaaaaa Request delay : 1
*Denali* [42630 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1337 address:0x00000030 direction:WRITE
*Denali* [42630 ns] testbench.monitor : APB_TRACKER:  trans-@1339 address:0x00000030 direction:WRITE
*Denali* [42630 ns] testbench.master : APB_TRACKER:  trans-@1341 address:0x00000030 direction:WRITE
*Denali* [42630 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000030 Data : 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 42634000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'aaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 42634000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'aaaaaaaa
*Denali* [42634 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000030 Data : 0xaaaaaaaa Request delay : 1
*Denali* [42634 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000030 Data : 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 42634000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'aaaaaaaa
*Denali* [43170 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000030 Data : 00000000 Request delay : 9
*Denali* [43174 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1347 address:0x00000030 direction:READ
*Denali* [43174 ns] testbench.monitor : APB_TRACKER:  trans-@1349 address:0x00000030 direction:READ
*Denali* [43174 ns] testbench.master : APB_TRACKER:  trans-@1351 address:0x00000030 direction:READ
*Denali* [43174 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 43178000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'aaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 43178000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'aaaaaaaa
*Denali* [43178 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000030 Data : 0xaaaaaaaa Request delay : 9
*Denali* [43178 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000030 Data : 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 43178000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'aaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 43178000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x030, data: 0xaaaaaaaa
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 43178000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 43178000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           4, test mask: 0x00000000, test pattern: 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 43178000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x030
*Denali* [43182 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000030 Data : 0xc96305af Request delay : 0
*Denali* [43186 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1357 address:0x00000030 direction:WRITE
*Denali* [43186 ns] testbench.monitor : APB_TRACKER:  trans-@1359 address:0x00000030 direction:WRITE
*Denali* [43186 ns] testbench.master : APB_TRACKER:  trans-@1361 address:0x00000030 direction:WRITE
*Denali* [43186 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000030 Data : 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 43190000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'c96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 43190000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'c96305af
*Denali* [43190 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000030 Data : 0xc96305af Request delay : 0
*Denali* [43190 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000030 Data : 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 43190000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'c96305af
*Denali* [43694 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000030 Data : 00000000 Request delay : 1
*Denali* [43698 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1367 address:0x00000030 direction:READ
*Denali* [43698 ns] testbench.monitor : APB_TRACKER:  trans-@1369 address:0x00000030 direction:READ
*Denali* [43698 ns] testbench.master : APB_TRACKER:  trans-@1371 address:0x00000030 direction:READ
*Denali* [43698 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 43702000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'c96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 43702000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'c96305af
*Denali* [43702 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000030 Data : 0xc96305af Request delay : 1
*Denali* [43702 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000030 Data : 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 43702000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'c96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 43702000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x030, data: 0xc96305af
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 43702000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 43702000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           5, test mask: 0x00000000, test pattern: 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 43702000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x030
*Denali* [43726 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000030 Data : 0x05afc963 Request delay : 5
*Denali* [43730 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1377 address:0x00000030 direction:WRITE
*Denali* [43730 ns] testbench.monitor : APB_TRACKER:  trans-@1379 address:0x00000030 direction:WRITE
*Denali* [43730 ns] testbench.master : APB_TRACKER:  trans-@1381 address:0x00000030 direction:WRITE
*Denali* [43730 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000030 Data : 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 43734000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'5afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 43734000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'5afc963
*Denali* [43734 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000030 Data : 0x05afc963 Request delay : 5
*Denali* [43734 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000030 Data : 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 43734000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'5afc963
*Denali* [44242 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000030 Data : 00000000 Request delay : 2
*Denali* [44246 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1387 address:0x00000030 direction:READ
*Denali* [44246 ns] testbench.monitor : APB_TRACKER:  trans-@1389 address:0x00000030 direction:READ
*Denali* [44246 ns] testbench.master : APB_TRACKER:  trans-@1391 address:0x00000030 direction:READ
*Denali* [44246 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 44250000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'5afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 44250000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'5afc963
*Denali* [44250 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000030 Data : 0x05afc963 Request delay : 2
*Denali* [44250 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000030 Data : 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 44250000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'5afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 44250000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x030, data: 0x05afc963
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 44250000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 44250000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           6, test mask: 0x00000000, test pattern: 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 44250000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x030
*Denali* [44274 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000030 Data : 0x305c96af Request delay : 5
*Denali* [44278 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1397 address:0x00000030 direction:WRITE
*Denali* [44278 ns] testbench.monitor : APB_TRACKER:  trans-@1399 address:0x00000030 direction:WRITE
*Denali* [44278 ns] testbench.master : APB_TRACKER:  trans-@1401 address:0x00000030 direction:WRITE
*Denali* [44278 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000030 Data : 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 44282000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 44282000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'305c96af
*Denali* [44282 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000030 Data : 0x305c96af Request delay : 5
*Denali* [44282 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000030 Data : 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 44282000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'305c96af
*Denali* [44790 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000030 Data : 00000000 Request delay : 2
*Denali* [44794 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1407 address:0x00000030 direction:READ
*Denali* [44794 ns] testbench.monitor : APB_TRACKER:  trans-@1409 address:0x00000030 direction:READ
*Denali* [44794 ns] testbench.master : APB_TRACKER:  trans-@1411 address:0x00000030 direction:READ
*Denali* [44794 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 44798000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 44798000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'305c96af
*Denali* [44798 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000030 Data : 0x305c96af Request delay : 2
*Denali* [44798 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000030 Data : 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 44798000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 44798000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x030, data: 0x305c96af
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 44798000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(450) @ 44798000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test passed
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(719) @ 44798000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] ACCESS_MASK for block           0 test finished
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(712) @ 44798000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] ACCESS_MASK for block           1 test started
*Denali* [44802 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x0000000c Data : 0x00000001 Request delay : 0
*Denali* [44806 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1417 address:0x0000000c direction:WRITE
*Denali* [44806 ns] testbench.monitor : APB_TRACKER:  trans-@1419 address:0x0000000c direction:WRITE
*Denali* [44806 ns] testbench.master : APB_TRACKER:  trans-@1421 address:0x0000000c direction:WRITE
*Denali* [44806 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x0000000c Data : 0x00000001
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 44810000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'1
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 44810000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'1
*Denali* [44810 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x0000000c Data : 0x00000001 Request delay : 0
*Denali* [44810 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x0000000c Data : 0x00000001
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 44810000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'1
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 44810000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           0, test mask: 0x00000000, test pattern: 0x00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 44810000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x030
*Denali* [44834 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000030 Data : 00000000 Request delay : 5
*Denali* [44838 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1427 address:0x00000030 direction:WRITE
*Denali* [44838 ns] testbench.monitor : APB_TRACKER:  trans-@1429 address:0x00000030 direction:WRITE
*Denali* [44838 ns] testbench.master : APB_TRACKER:  trans-@1431 address:0x00000030 direction:WRITE
*Denali* [44838 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 44842000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 44842000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'0
*Denali* [44842 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000030 Data : 00000000 Request delay : 5
*Denali* [44842 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 44842000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'0
*Denali* [45374 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000030 Data : 00000000 Request delay : 8
*Denali* [45378 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1437 address:0x00000030 direction:READ
*Denali* [45378 ns] testbench.monitor : APB_TRACKER:  trans-@1439 address:0x00000030 direction:READ
*Denali* [45378 ns] testbench.master : APB_TRACKER:  trans-@1441 address:0x00000030 direction:READ
*Denali* [45378 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 45382000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 45382000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'0
*Denali* [45382 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000030 Data : 00000000 Request delay : 8
*Denali* [45382 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 45382000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 45382000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x030, data: 0x00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(410) @ 45382000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x00000000). R/W data are equal
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 45382000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           1, test mask: 0x00000000, test pattern: 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 45382000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x030
*Denali* [45394 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000030 Data : 0xffffffff Request delay : 2
*Denali* [45398 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1447 address:0x00000030 direction:WRITE
*Denali* [45398 ns] testbench.monitor : APB_TRACKER:  trans-@1449 address:0x00000030 direction:WRITE
*Denali* [45398 ns] testbench.master : APB_TRACKER:  trans-@1451 address:0x00000030 direction:WRITE
*Denali* [45398 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000030 Data : 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 45402000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'ffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 45402000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'ffffffff
*Denali* [45402 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000030 Data : 0xffffffff Request delay : 2
*Denali* [45402 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000030 Data : 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 45402000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'ffffffff
*Denali* [45910 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000030 Data : 00000000 Request delay : 2
*Denali* [45914 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1457 address:0x00000030 direction:READ
*Denali* [45914 ns] testbench.monitor : APB_TRACKER:  trans-@1459 address:0x00000030 direction:READ
*Denali* [45914 ns] testbench.master : APB_TRACKER:  trans-@1461 address:0x00000030 direction:READ
*Denali* [45914 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 45918000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'ffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 45918000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'ffffffff
*Denali* [45918 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000030 Data : 0xffffffff Request delay : 2
*Denali* [45918 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000030 Data : 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 45918000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'ffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 45918000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x030, data: 0xffffffff
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 45918000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 45918000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           2, test mask: 0x00000000, test pattern: 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 45918000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x030
*Denali* [45922 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000030 Data : 0x55555555 Request delay : 0
*Denali* [45926 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1467 address:0x00000030 direction:WRITE
*Denali* [45926 ns] testbench.monitor : APB_TRACKER:  trans-@1469 address:0x00000030 direction:WRITE
*Denali* [45926 ns] testbench.master : APB_TRACKER:  trans-@1471 address:0x00000030 direction:WRITE
*Denali* [45926 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000030 Data : 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 45930000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 45930000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'55555555
*Denali* [45930 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000030 Data : 0x55555555 Request delay : 0
*Denali* [45930 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000030 Data : 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 45930000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'55555555
*Denali* [46466 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000030 Data : 00000000 Request delay : 9
*Denali* [46470 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1477 address:0x00000030 direction:READ
*Denali* [46470 ns] testbench.monitor : APB_TRACKER:  trans-@1479 address:0x00000030 direction:READ
*Denali* [46470 ns] testbench.master : APB_TRACKER:  trans-@1481 address:0x00000030 direction:READ
*Denali* [46470 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 46474000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 46474000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'55555555
*Denali* [46474 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000030 Data : 0x55555555 Request delay : 9
*Denali* [46474 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000030 Data : 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 46474000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 46474000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x030, data: 0x55555555
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 46474000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 46474000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           3, test mask: 0x00000000, test pattern: 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 46474000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x030
*Denali* [46482 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000030 Data : 0xaaaaaaaa Request delay : 1
*Denali* [46486 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1487 address:0x00000030 direction:WRITE
*Denali* [46486 ns] testbench.monitor : APB_TRACKER:  trans-@1489 address:0x00000030 direction:WRITE
*Denali* [46486 ns] testbench.master : APB_TRACKER:  trans-@1491 address:0x00000030 direction:WRITE
*Denali* [46486 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000030 Data : 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 46490000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'aaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 46490000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'aaaaaaaa
*Denali* [46490 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000030 Data : 0xaaaaaaaa Request delay : 1
*Denali* [46490 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000030 Data : 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 46490000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'aaaaaaaa
*Denali* [47022 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000030 Data : 00000000 Request delay : 8
*Denali* [47026 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1497 address:0x00000030 direction:READ
*Denali* [47026 ns] testbench.monitor : APB_TRACKER:  trans-@1499 address:0x00000030 direction:READ
*Denali* [47026 ns] testbench.master : APB_TRACKER:  trans-@1501 address:0x00000030 direction:READ
*Denali* [47026 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 47030000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'aaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 47030000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'aaaaaaaa
*Denali* [47030 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000030 Data : 0xaaaaaaaa Request delay : 8
*Denali* [47030 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000030 Data : 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 47030000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'aaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 47030000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x030, data: 0xaaaaaaaa
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 47030000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 47030000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           4, test mask: 0x00000000, test pattern: 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 47030000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x030
*Denali* [47038 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000030 Data : 0xc96305af Request delay : 1
*Denali* [47042 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1507 address:0x00000030 direction:WRITE
*Denali* [47042 ns] testbench.monitor : APB_TRACKER:  trans-@1509 address:0x00000030 direction:WRITE
*Denali* [47042 ns] testbench.master : APB_TRACKER:  trans-@1511 address:0x00000030 direction:WRITE
*Denali* [47042 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000030 Data : 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 47046000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'c96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 47046000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'c96305af
*Denali* [47046 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000030 Data : 0xc96305af Request delay : 1
*Denali* [47046 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000030 Data : 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 47046000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'c96305af
*Denali* [47582 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000030 Data : 00000000 Request delay : 9
*Denali* [47586 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1517 address:0x00000030 direction:READ
*Denali* [47586 ns] testbench.monitor : APB_TRACKER:  trans-@1519 address:0x00000030 direction:READ
*Denali* [47586 ns] testbench.master : APB_TRACKER:  trans-@1521 address:0x00000030 direction:READ
*Denali* [47586 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 47590000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'c96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 47590000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'c96305af
*Denali* [47590 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000030 Data : 0xc96305af Request delay : 9
*Denali* [47590 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000030 Data : 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 47590000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'c96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 47590000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x030, data: 0xc96305af
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 47590000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 47590000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           5, test mask: 0x00000000, test pattern: 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 47590000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x030
*Denali* [47606 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000030 Data : 0x05afc963 Request delay : 3
*Denali* [47610 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1527 address:0x00000030 direction:WRITE
*Denali* [47610 ns] testbench.monitor : APB_TRACKER:  trans-@1529 address:0x00000030 direction:WRITE
*Denali* [47610 ns] testbench.master : APB_TRACKER:  trans-@1531 address:0x00000030 direction:WRITE
*Denali* [47610 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000030 Data : 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 47614000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'5afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 47614000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'5afc963
*Denali* [47614 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000030 Data : 0x05afc963 Request delay : 3
*Denali* [47614 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000030 Data : 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 47614000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'5afc963
*Denali* [48150 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000030 Data : 00000000 Request delay : 9
*Denali* [48154 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1537 address:0x00000030 direction:READ
*Denali* [48154 ns] testbench.monitor : APB_TRACKER:  trans-@1539 address:0x00000030 direction:READ
*Denali* [48154 ns] testbench.master : APB_TRACKER:  trans-@1541 address:0x00000030 direction:READ
*Denali* [48154 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 48158000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'5afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 48158000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'5afc963
*Denali* [48158 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000030 Data : 0x05afc963 Request delay : 9
*Denali* [48158 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000030 Data : 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 48158000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'5afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 48158000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x030, data: 0x05afc963
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 48158000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 48158000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           6, test mask: 0x00000000, test pattern: 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 48158000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x030
*Denali* [48198 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000030 Data : 0x305c96af Request delay : 9
*Denali* [48202 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1547 address:0x00000030 direction:WRITE
*Denali* [48202 ns] testbench.monitor : APB_TRACKER:  trans-@1549 address:0x00000030 direction:WRITE
*Denali* [48202 ns] testbench.master : APB_TRACKER:  trans-@1551 address:0x00000030 direction:WRITE
*Denali* [48202 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000030 Data : 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 48206000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 48206000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'305c96af
*Denali* [48206 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000030 Data : 0x305c96af Request delay : 9
*Denali* [48206 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000030 Data : 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 48206000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'305c96af
*Denali* [48742 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000030 Data : 00000000 Request delay : 9
*Denali* [48746 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1557 address:0x00000030 direction:READ
*Denali* [48746 ns] testbench.monitor : APB_TRACKER:  trans-@1559 address:0x00000030 direction:READ
*Denali* [48746 ns] testbench.master : APB_TRACKER:  trans-@1561 address:0x00000030 direction:READ
*Denali* [48746 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 48750000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 48750000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'305c96af
*Denali* [48750 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000030 Data : 0x305c96af Request delay : 9
*Denali* [48750 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000030 Data : 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 48750000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 48750000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x030, data: 0x305c96af
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 48750000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(450) @ 48750000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test passed
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(719) @ 48750000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] ACCESS_MASK for block           1 test finished
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(712) @ 48750000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] ACCESS_MASK for block           2 test started
*Denali* [48762 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x0000000c Data : 0x00000002 Request delay : 2
*Denali* [48766 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1567 address:0x0000000c direction:WRITE
*Denali* [48766 ns] testbench.monitor : APB_TRACKER:  trans-@1569 address:0x0000000c direction:WRITE
*Denali* [48766 ns] testbench.master : APB_TRACKER:  trans-@1571 address:0x0000000c direction:WRITE
*Denali* [48766 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x0000000c Data : 0x00000002
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 48770000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'2
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 48770000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'2
*Denali* [48770 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x0000000c Data : 0x00000002 Request delay : 2
*Denali* [48770 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x0000000c Data : 0x00000002
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 48770000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'2
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 48770000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           0, test mask: 0x00000000, test pattern: 0x00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 48770000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x030
*Denali* [48774 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000030 Data : 00000000 Request delay : 0
*Denali* [48778 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1577 address:0x00000030 direction:WRITE
*Denali* [48778 ns] testbench.monitor : APB_TRACKER:  trans-@1579 address:0x00000030 direction:WRITE
*Denali* [48778 ns] testbench.master : APB_TRACKER:  trans-@1581 address:0x00000030 direction:WRITE
*Denali* [48778 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 48782000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 48782000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'0
*Denali* [48782 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000030 Data : 00000000 Request delay : 0
*Denali* [48782 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 48782000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'0
*Denali* [49306 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000030 Data : 00000000 Request delay : 6
*Denali* [49310 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1587 address:0x00000030 direction:READ
*Denali* [49310 ns] testbench.monitor : APB_TRACKER:  trans-@1589 address:0x00000030 direction:READ
*Denali* [49310 ns] testbench.master : APB_TRACKER:  trans-@1591 address:0x00000030 direction:READ
*Denali* [49310 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 49314000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 49314000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'0
*Denali* [49314 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000030 Data : 00000000 Request delay : 6
*Denali* [49314 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 49314000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 49314000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x030, data: 0x00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(410) @ 49314000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x00000000). R/W data are equal
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 49314000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           1, test mask: 0x00000000, test pattern: 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 49314000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x030
*Denali* [49358 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000030 Data : 0xffffffff Request delay : 10
*Denali* [49362 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1597 address:0x00000030 direction:WRITE
*Denali* [49362 ns] testbench.monitor : APB_TRACKER:  trans-@1599 address:0x00000030 direction:WRITE
*Denali* [49362 ns] testbench.master : APB_TRACKER:  trans-@1601 address:0x00000030 direction:WRITE
*Denali* [49362 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000030 Data : 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 49366000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'ffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 49366000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'ffffffff
*Denali* [49366 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000030 Data : 0xffffffff Request delay : 10
*Denali* [49366 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000030 Data : 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 49366000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'ffffffff
*Denali* [49902 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000030 Data : 00000000 Request delay : 9
*Denali* [49906 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1607 address:0x00000030 direction:READ
*Denali* [49906 ns] testbench.monitor : APB_TRACKER:  trans-@1609 address:0x00000030 direction:READ
*Denali* [49906 ns] testbench.master : APB_TRACKER:  trans-@1611 address:0x00000030 direction:READ
*Denali* [49906 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 49910000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'ffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 49910000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'ffffffff
*Denali* [49910 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000030 Data : 0xffffffff Request delay : 9
*Denali* [49910 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000030 Data : 0xffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 49910000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'ffffffff
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 49910000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x030, data: 0xffffffff
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 49910000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 49910000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           2, test mask: 0x00000000, test pattern: 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 49910000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x030
*Denali* [49954 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000030 Data : 0x55555555 Request delay : 10
*Denali* [49958 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1617 address:0x00000030 direction:WRITE
*Denali* [49958 ns] testbench.monitor : APB_TRACKER:  trans-@1619 address:0x00000030 direction:WRITE
*Denali* [49958 ns] testbench.master : APB_TRACKER:  trans-@1621 address:0x00000030 direction:WRITE
*Denali* [49958 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000030 Data : 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 49962000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 49962000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'55555555
*Denali* [49962 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000030 Data : 0x55555555 Request delay : 10
*Denali* [49962 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000030 Data : 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 49962000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'55555555
*Denali* [50486 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000030 Data : 00000000 Request delay : 6
*Denali* [50490 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1627 address:0x00000030 direction:READ
*Denali* [50490 ns] testbench.monitor : APB_TRACKER:  trans-@1629 address:0x00000030 direction:READ
*Denali* [50490 ns] testbench.master : APB_TRACKER:  trans-@1631 address:0x00000030 direction:READ
*Denali* [50490 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 50494000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 50494000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'55555555
*Denali* [50494 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000030 Data : 0x55555555 Request delay : 6
*Denali* [50494 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000030 Data : 0x55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 50494000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'55555555
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 50494000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x030, data: 0x55555555
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 50494000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 50494000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           3, test mask: 0x00000000, test pattern: 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 50494000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x030
*Denali* [50534 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000030 Data : 0xaaaaaaaa Request delay : 9
*Denali* [50538 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1637 address:0x00000030 direction:WRITE
*Denali* [50538 ns] testbench.monitor : APB_TRACKER:  trans-@1639 address:0x00000030 direction:WRITE
*Denali* [50538 ns] testbench.master : APB_TRACKER:  trans-@1641 address:0x00000030 direction:WRITE
*Denali* [50538 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000030 Data : 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 50542000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'aaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 50542000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'aaaaaaaa
*Denali* [50542 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000030 Data : 0xaaaaaaaa Request delay : 9
*Denali* [50542 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000030 Data : 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 50542000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'aaaaaaaa
*Denali* [51066 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000030 Data : 00000000 Request delay : 6
*Denali* [51070 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1647 address:0x00000030 direction:READ
*Denali* [51070 ns] testbench.monitor : APB_TRACKER:  trans-@1649 address:0x00000030 direction:READ
*Denali* [51070 ns] testbench.master : APB_TRACKER:  trans-@1651 address:0x00000030 direction:READ
*Denali* [51070 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 51074000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'aaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 51074000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'aaaaaaaa
*Denali* [51074 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000030 Data : 0xaaaaaaaa Request delay : 6
*Denali* [51074 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000030 Data : 0xaaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 51074000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'aaaaaaaa
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 51074000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x030, data: 0xaaaaaaaa
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 51074000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 51074000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           4, test mask: 0x00000000, test pattern: 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 51074000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x030
*Denali* [51078 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000030 Data : 0xc96305af Request delay : 0
*Denali* [51082 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1657 address:0x00000030 direction:WRITE
*Denali* [51082 ns] testbench.monitor : APB_TRACKER:  trans-@1659 address:0x00000030 direction:WRITE
*Denali* [51082 ns] testbench.master : APB_TRACKER:  trans-@1661 address:0x00000030 direction:WRITE
*Denali* [51082 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000030 Data : 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 51086000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'c96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 51086000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'c96305af
*Denali* [51086 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000030 Data : 0xc96305af Request delay : 0
*Denali* [51086 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000030 Data : 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 51086000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'c96305af
*Denali* [51610 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000030 Data : 00000000 Request delay : 6
*Denali* [51614 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1667 address:0x00000030 direction:READ
*Denali* [51614 ns] testbench.monitor : APB_TRACKER:  trans-@1669 address:0x00000030 direction:READ
*Denali* [51614 ns] testbench.master : APB_TRACKER:  trans-@1671 address:0x00000030 direction:READ
*Denali* [51614 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 51618000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'c96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 51618000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'c96305af
*Denali* [51618 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000030 Data : 0xc96305af Request delay : 6
*Denali* [51618 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000030 Data : 0xc96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 51618000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'c96305af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 51618000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x030, data: 0xc96305af
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 51618000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 51618000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           5, test mask: 0x00000000, test pattern: 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 51618000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x030
*Denali* [51638 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000030 Data : 0x05afc963 Request delay : 4
*Denali* [51642 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1677 address:0x00000030 direction:WRITE
*Denali* [51642 ns] testbench.monitor : APB_TRACKER:  trans-@1679 address:0x00000030 direction:WRITE
*Denali* [51642 ns] testbench.master : APB_TRACKER:  trans-@1681 address:0x00000030 direction:WRITE
*Denali* [51642 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000030 Data : 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 51646000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'5afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 51646000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'5afc963
*Denali* [51646 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000030 Data : 0x05afc963 Request delay : 4
*Denali* [51646 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000030 Data : 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 51646000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'5afc963
*Denali* [52170 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000030 Data : 00000000 Request delay : 6
*Denali* [52174 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1687 address:0x00000030 direction:READ
*Denali* [52174 ns] testbench.monitor : APB_TRACKER:  trans-@1689 address:0x00000030 direction:READ
*Denali* [52174 ns] testbench.master : APB_TRACKER:  trans-@1691 address:0x00000030 direction:READ
*Denali* [52174 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52178000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'5afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52178000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'5afc963
*Denali* [52178 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000030 Data : 0x05afc963 Request delay : 6
*Denali* [52178 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000030 Data : 0x05afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52178000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'5afc963
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 52178000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x030, data: 0x05afc963
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 52178000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(440) @ 52178000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test iteration           6, test mask: 0x00000000, test pattern: 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(383) @ 52178000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Try to write register: 0x030
*Denali* [52182 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000030 Data : 0x305c96af Request delay : 0
*Denali* [52186 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1697 address:0x00000030 direction:WRITE
*Denali* [52186 ns] testbench.monitor : APB_TRACKER:  trans-@1699 address:0x00000030 direction:WRITE
*Denali* [52186 ns] testbench.master : APB_TRACKER:  trans-@1701 address:0x00000030 direction:WRITE
*Denali* [52186 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000030 Data : 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52190000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52190000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'305c96af
*Denali* [52190 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000030 Data : 0x305c96af Request delay : 0
*Denali* [52190 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000030 Data : 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52190000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'305c96af
*Denali* [52722 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000030 Data : 00000000 Request delay : 8
*Denali* [52726 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1707 address:0x00000030 direction:READ
*Denali* [52726 ns] testbench.monitor : APB_TRACKER:  trans-@1709 address:0x00000030 direction:READ
*Denali* [52726 ns] testbench.master : APB_TRACKER:  trans-@1711 address:0x00000030 direction:READ
*Denali* [52726 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52730000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52730000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'305c96af
*Denali* [52730 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000030 Data : 0x305c96af Request delay : 8
*Denali* [52730 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000030 Data : 0x305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52730000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'305c96af
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(389) @ 52730000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] Read data from register: 0x030, data: 0x305c96af
                        `uvm_info(get_type_name(), $sformatf("REG RW TEST: OK. Written data: %x, read data: %x (sign bits mask: 0x%h)", wdata, rdata), UVM_LOW);
                                                                                                                                                              |
xmsim: *W,SYSFMW (./apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv,404|158): Number of arguments to $sformatf/$psprintf does not match the provided format string .
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(404) @ 52730000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] REG RW TEST: OK. Written data: 00000000, read data: 00000000 (sign bits mask: 0x)
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(450) @ 52730000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] RW test passed
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(719) @ 52730000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] ACCESS_MASK for block           2 test finished
*Denali* [52754 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x0000000c Data : 00000000 Request delay : 5
*Denali* [52758 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1717 address:0x0000000c direction:WRITE
*Denali* [52758 ns] testbench.monitor : APB_TRACKER:  trans-@1719 address:0x0000000c direction:WRITE
*Denali* [52758 ns] testbench.master : APB_TRACKER:  trans-@1721 address:0x0000000c direction:WRITE
*Denali* [52758 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x0000000c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52762000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52762000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'0
*Denali* [52762 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x0000000c Data : 00000000 Request delay : 5
*Denali* [52762 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x0000000c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52762000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'0
*Denali* [52786 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000030 Data : 0x00000010 Request delay : 5
*Denali* [52790 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1727 address:0x00000030 direction:WRITE
*Denali* [52790 ns] testbench.monitor : APB_TRACKER:  trans-@1729 address:0x00000030 direction:WRITE
*Denali* [52790 ns] testbench.master : APB_TRACKER:  trans-@1731 address:0x00000030 direction:WRITE
*Denali* [52790 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000030 Data : 0x00000010
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52794000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'10
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52794000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'10
*Denali* [52794 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000030 Data : 0x00000010 Request delay : 5
*Denali* [52794 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000030 Data : 0x00000010
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52794000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'10
*Denali* [52818 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x0000000c Data : 0x00000001 Request delay : 5
*Denali* [52822 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1737 address:0x0000000c direction:WRITE
*Denali* [52822 ns] testbench.monitor : APB_TRACKER:  trans-@1739 address:0x0000000c direction:WRITE
*Denali* [52822 ns] testbench.master : APB_TRACKER:  trans-@1741 address:0x0000000c direction:WRITE
*Denali* [52822 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x0000000c Data : 0x00000001
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52826000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'1
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52826000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'1
*Denali* [52826 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x0000000c Data : 0x00000001 Request delay : 5
*Denali* [52826 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x0000000c Data : 0x00000001
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52826000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'1
*Denali* [52854 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000030 Data : 0x00000022 Request delay : 6
*Denali* [52858 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1747 address:0x00000030 direction:WRITE
*Denali* [52858 ns] testbench.monitor : APB_TRACKER:  trans-@1749 address:0x00000030 direction:WRITE
*Denali* [52858 ns] testbench.master : APB_TRACKER:  trans-@1751 address:0x00000030 direction:WRITE
*Denali* [52858 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000030 Data : 0x00000022
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52862000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'22
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52862000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'22
*Denali* [52862 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000030 Data : 0x00000022 Request delay : 6
*Denali* [52862 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000030 Data : 0x00000022
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52862000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'22
*Denali* [52894 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x0000000c Data : 0x00000002 Request delay : 7
*Denali* [52898 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1757 address:0x0000000c direction:WRITE
*Denali* [52898 ns] testbench.monitor : APB_TRACKER:  trans-@1759 address:0x0000000c direction:WRITE
*Denali* [52898 ns] testbench.master : APB_TRACKER:  trans-@1761 address:0x0000000c direction:WRITE
*Denali* [52898 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x0000000c Data : 0x00000002
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52902000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'2
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52902000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'2
*Denali* [52902 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x0000000c Data : 0x00000002 Request delay : 7
*Denali* [52902 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x0000000c Data : 0x00000002
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52902000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'2
*Denali* [52910 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000030 Data : 0x00000048 Request delay : 1
*Denali* [52914 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1767 address:0x00000030 direction:WRITE
*Denali* [52914 ns] testbench.monitor : APB_TRACKER:  trans-@1769 address:0x00000030 direction:WRITE
*Denali* [52914 ns] testbench.master : APB_TRACKER:  trans-@1771 address:0x00000030 direction:WRITE
*Denali* [52914 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000030 Data : 0x00000048
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52918000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'48
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52918000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'48
*Denali* [52918 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000030 Data : 0x00000048 Request delay : 1
*Denali* [52918 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000030 Data : 0x00000048
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52918000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'30  Data = h'48
*Denali* [52938 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x0000000c Data : 00000000 Request delay : 4
*Denali* [52942 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1777 address:0x0000000c direction:WRITE
*Denali* [52942 ns] testbench.monitor : APB_TRACKER:  trans-@1779 address:0x0000000c direction:WRITE
*Denali* [52942 ns] testbench.master : APB_TRACKER:  trans-@1781 address:0x0000000c direction:WRITE
*Denali* [52942 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x0000000c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52946000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52946000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'0
*Denali* [52946 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x0000000c Data : 00000000 Request delay : 4
*Denali* [52946 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x0000000c Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52946000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'0
*Denali* [52950 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000030 Data : 00000000 Request delay : 0
*Denali* [52954 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1787 address:0x00000030 direction:READ
*Denali* [52954 ns] testbench.monitor : APB_TRACKER:  trans-@1789 address:0x00000030 direction:READ
*Denali* [52954 ns] testbench.master : APB_TRACKER:  trans-@1791 address:0x00000030 direction:READ
*Denali* [52954 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52958000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'10
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52958000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'10
*Denali* [52958 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000030 Data : 0x00000010 Request delay : 0
*Denali* [52958 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000030 Data : 0x00000010
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52958000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'10
*Denali* [52978 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x0000000c Data : 0x00000001 Request delay : 4
*Denali* [52982 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1797 address:0x0000000c direction:WRITE
*Denali* [52982 ns] testbench.monitor : APB_TRACKER:  trans-@1799 address:0x0000000c direction:WRITE
*Denali* [52982 ns] testbench.master : APB_TRACKER:  trans-@1801 address:0x0000000c direction:WRITE
*Denali* [52982 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x0000000c Data : 0x00000001
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52986000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'1
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52986000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'1
*Denali* [52986 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x0000000c Data : 0x00000001 Request delay : 4
*Denali* [52986 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x0000000c Data : 0x00000001
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 52986000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'1
*Denali* [53018 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000030 Data : 00000000 Request delay : 7
*Denali* [53022 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1807 address:0x00000030 direction:READ
*Denali* [53022 ns] testbench.monitor : APB_TRACKER:  trans-@1809 address:0x00000030 direction:READ
*Denali* [53022 ns] testbench.master : APB_TRACKER:  trans-@1811 address:0x00000030 direction:READ
*Denali* [53022 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 53026000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'22
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 53026000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'22
*Denali* [53026 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000030 Data : 0x00000022 Request delay : 7
*Denali* [53026 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000030 Data : 0x00000022
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 53026000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'22
*Denali* [53062 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x0000000c Data : 0x00000002 Request delay : 8
*Denali* [53066 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1817 address:0x0000000c direction:WRITE
*Denali* [53066 ns] testbench.monitor : APB_TRACKER:  trans-@1819 address:0x0000000c direction:WRITE
*Denali* [53066 ns] testbench.master : APB_TRACKER:  trans-@1821 address:0x0000000c direction:WRITE
*Denali* [53066 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x0000000c Data : 0x00000002
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 53070000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'2
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 53070000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'2
*Denali* [53070 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x0000000c Data : 0x00000002 Request delay : 8
*Denali* [53070 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x0000000c Data : 0x00000002
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 53070000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'c  Data = h'2
*Denali* [53078 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000030 Data : 00000000 Request delay : 1
*Denali* [53082 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1827 address:0x00000030 direction:READ
*Denali* [53082 ns] testbench.monitor : APB_TRACKER:  trans-@1829 address:0x00000030 direction:READ
*Denali* [53082 ns] testbench.master : APB_TRACKER:  trans-@1831 address:0x00000030 direction:READ
*Denali* [53082 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000030 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 53086000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'48
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 53086000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'48
*Denali* [53086 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000030 Data : 0x00000048 Request delay : 1
*Denali* [53086 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000030 Data : 0x00000048
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 53086000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'30  Data = h'48
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(737) @ 53086000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(738) @ 53086000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] ACCESS_MASK RW test passed
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(739) @ 53086000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(748) @ 53086000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(749) @ 53086000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] ACCESS_LOCK RW test start
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(750) @ 53086000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
*Denali* [53098 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000034 Data : 00000000 Request delay : 2
*Denali* [53102 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1837 address:0x00000034 direction:READ
*Denali* [53102 ns] testbench.monitor : APB_TRACKER:  trans-@1839 address:0x00000034 direction:READ
*Denali* [53102 ns] testbench.master : APB_TRACKER:  trans-@1841 address:0x00000034 direction:READ
*Denali* [53102 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000034 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 53106000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'34  Data = h'0
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 53106000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'34  Data = h'0
*Denali* [53106 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000034 Data : 00000000 Request delay : 2
*Denali* [53106 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000034 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 53106000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'34  Data = h'0
*Denali* [53146 ns] testbench.master : Sending new transfer Direction : WRITE Addr : 0x00000034 Data : 0x00000001 Request delay : 9
*Denali* [53150 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1847 address:0x00000034 direction:WRITE
*Denali* [53150 ns] testbench.monitor : APB_TRACKER:  trans-@1849 address:0x00000034 direction:WRITE
*Denali* [53150 ns] testbench.master : APB_TRACKER:  trans-@1851 address:0x00000034 direction:WRITE
*Denali* [53150 ns] testbench.master : Starting new transfer Direction : WRITE Addr : 0x00000034 Data : 0x00000001
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 53154000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended WRITE Transfer: Address = h'34  Data = h'1
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 53154000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'34  Data = h'1
*Denali* [53154 ns] testbench.master : Sent transfer Direction : WRITE Addr : 0x00000034 Data : 0x00000001 Request delay : 9
*Denali* [53154 ns] testbench.master : Ended transfer Direction : WRITE Addr : 0x00000034 Data : 0x00000001
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 53154000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended WRITE Transfer: Address = h'34  Data = h'1
*Denali* [53162 ns] testbench.master : Sending new transfer Direction : READ Addr : 0x00000034 Data : 00000000 Request delay : 1
*Denali* [53166 ns] testbench.passiveSlave0 : APB_TRACKER:  trans-@1857 address:0x00000034 direction:READ
*Denali* [53166 ns] testbench.monitor : APB_TRACKER:  trans-@1859 address:0x00000034 direction:READ
*Denali* [53166 ns] testbench.master : APB_TRACKER:  trans-@1861 address:0x00000034 direction:READ
*Denali* [53166 ns] testbench.master : Starting new transfer Direction : READ Addr : 0x00000034 Data : 00000000
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 53170000: uvm_test_top.ApbSve0.myUvmEnv.passiveSlave0.monitor [MONITOR] Ended  READ Transfer: Address = h'34  Data = h'1
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 53170000: uvm_test_top.ApbSve0.myUvmEnv.passiveMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'34  Data = h'1
*Denali* [53170 ns] testbench.master : Sent transfer Direction : READ Addr : 0x00000034 Data : 0x00000001 Request delay : 1
*Denali* [53170 ns] testbench.master : Ended transfer Direction : READ Addr : 0x00000034 Data : 0x00000001
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserMonitor.sv(76) @ 53170000: uvm_test_top.ApbSve0.myUvmEnv.activeMaster.monitor [MONITOR] Ended  READ Transfer: Address = h'34  Data = h'1
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(771) @ 53170000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(772) @ 53170000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] ACCESS_LOCK RW test passed
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(773) @ 53170000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] -----------------------------------------------
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(776) @ 53170000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] ***********************************************
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(777) @ 53170000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [RESULT: ] eFUSE register test - OK
UVM_INFO /home/user16/workspace/PROJ/sim/standalone_sim/cdns_apb_vip_efuse/apb_vip_src/cdnApbUvmUserVirtualSeqLib.sv(778) @ 53170000: uvm_test_top.ApbSve0.vs@@myEfuseRegisterRWTestSeq [myEfuseRegisterRWTestSeq] ***********************************************

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  969
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[MONITOR]   555
[RESULT: ]     1
[RNTST]     1
[cdnApbUvmUserEnv]     2
[cdnApbUvmUserSve]     1
[myEfuseRegisterRWTestSeq]   410
xm_specman is doing end-of-test operations
Checking the test ...
Checking is complete - 0 DUT errors, 0 DUT warnings.
Wrote 1 cover_struct to ./cov_work/scope/cdn_apb_psif_api_top_sn1/sn.ucd

All traced sequence drivers in sys:
----------------------------------
       driver                        screen tracing   sent     pending    current
  0.  sys.vr_ad_tlm_if.proxy_driver      NONE        virtual               -

End-of-test operations are completed
*Denali* [53170 ns] testbench.passiveSlave0 : 	End of Test Summary: 	Write transfers sent: 96 	Read transfers sent: 89
*Denali* [53170 ns] testbench.monitor : 	End of Test Summary: 	Write transfers sent: 96 	Read transfers sent: 89
*Denali* [53170 ns] testbench.master : 	End of Test Summary: 	Write transfers sent: 96 	Read transfers sent: 89
Simulation complete via $finish(1) at time 53170 NS + 55
/storage/eda/cadence/2020/RHELx86/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
xcelium> exit
TOOL:	xrun(64)	20.09-s002: Exiting on Oct 14, 2019 at 05:23:47 MSK  (total: 00:00:10)
