ModuleName IsDefused
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b0
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 280 ,Y1: 240 ,X2: 328 ,Y2: 240
Edge X1: 328 ,Y1: 240 ,X2: 328 ,Y2: 608
End
Branches
Branch Left: 328 ,Top: 360
BranchStrList
7
End
Branch Left: 328 ,Top: 376
BranchStrList
6
End
Branch Left: 328 ,Top: 392
BranchStrList
5
End
Branch Left: 328 ,Top: 408
BranchStrList
4
End
Branch Left: 328 ,Top: 424
BranchStrList
3
End
Branch Left: 328 ,Top: 440
BranchStrList
2
End
Branch Left: 328 ,Top: 456
BranchStrList
1
End
Branch Left: 328 ,Top: 472
BranchStrList
0
End
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 328 ,Y1: 472 ,X2: 448 ,Y2: 472
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 328 ,Y1: 456 ,X2: 448 ,Y2: 456
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 328 ,Y1: 440 ,X2: 448 ,Y2: 440
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 328 ,Y1: 424 ,X2: 448 ,Y2: 424
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 328 ,Y1: 408 ,X2: 448 ,Y2: 408
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 328 ,Y1: 392 ,X2: 448 ,Y2: 392
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 328 ,Y1: 376 ,X2: 448 ,Y2: 376
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 328 ,Y1: 360 ,X2: 448 ,Y2: 360
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 512 ,Y1: 416 ,X2: 624 ,Y2: 416
End
Branches
End
End
Ports
Port Left: 280 Top: 240 ,Orientation: 0
Portname: in ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
7
,Width:
8
,RV:
0
Port Left: 624 Top: 416 ,Orientation: 0
Portname: out ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 448 Top: 360
Name: s0
LibraryName: PNULib
IpName: PNU_AND8
SymbolParameters
End
End
Texts
End
Links
End
