Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto bf1f987b4e24440e97ce5acc191bf0c1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shiftreg_sim_behav xil_defaultlib.shiftreg_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX2_to_1
Compiling module xil_defaultlib.MUX4_to_1
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.shiftreg
Compiling module xil_defaultlib.shiftreg_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot shiftreg_sim_behav
