\hypertarget{classar_1_1chip8_1_1cpu}{}\doxysection{ar\+::chip8\+::cpu Class Reference}
\label{classar_1_1chip8_1_1cpu}\index{ar::chip8::cpu@{ar::chip8::cpu}}


Class representing CHIP8\textquotesingle{}s CPU emulator.  




{\ttfamily \#include $<$cpu.\+hpp$>$}

\doxysubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classar_1_1chip8_1_1cpu_acd785581945998466490b3ee45e90440}{cpu}} (\mbox{\hyperlink{classar_1_1chip8_1_1ram__memory}{ar\+::chip8\+::ram\+\_\+memory}} \&ram\+\_\+link, \mbox{\hyperlink{classar_1_1chip8_1_1gpu}{ar\+::chip8\+::gpu}} \&gpu\+\_\+link, \mbox{\hyperlink{classar_1_1chip8_1_1controller}{ar\+::chip8\+::controller}} \&controller\+\_\+link)
\begin{DoxyCompactList}\small\item\em Default constructor. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_ad98be8ad6059d518fe57be1d2c798d25}\label{classar_1_1chip8_1_1cpu_ad98be8ad6059d518fe57be1d2c798d25}} 
void {\bfseries tick\+\_\+timers} ()
\begin{DoxyCompactList}\small\item\em Indicate that timers should be updated (should update at 60hz) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a28c655eda78c7a382d3b2305b981251e}\label{classar_1_1chip8_1_1cpu_a28c655eda78c7a382d3b2305b981251e}} 
void {\bfseries tick} ()
\begin{DoxyCompactList}\small\item\em Fetch -\/ decode -\/ execute a single instruction (should run at 600hz \mbox{[}cpu clock speed\mbox{]}) \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Private Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a6cdb9911eabd829f6a6c65ae7a5a3f56}\label{classar_1_1chip8_1_1cpu_a6cdb9911eabd829f6a6c65ae7a5a3f56}} 
void {\bfseries increment\+\_\+program\+\_\+counter} ()
\begin{DoxyCompactList}\small\item\em Increments program counter to the next instruction after fetch has completed. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_af1c37462b0719082b067b8f05fc946d7}\label{classar_1_1chip8_1_1cpu_af1c37462b0719082b067b8f05fc946d7}} 
void {\bfseries fetch} ()
\begin{DoxyCompactList}\small\item\em Fetch parth of fetch -\/ decode -\/ execute loop. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_ad96afdfc4bf777bd483d08d6b206c477}\label{classar_1_1chip8_1_1cpu_ad96afdfc4bf777bd483d08d6b206c477}} 
void {\bfseries decode\+\_\+and\+\_\+execute} ()
\begin{DoxyCompactList}\small\item\em Decode and execute part of fetch -\/ decode -\/ execute loop. \end{DoxyCompactList}\item 
ar\+\_\+byte \mbox{\hyperlink{classar_1_1chip8_1_1cpu_adf467517a900ef1a8a5f720f6af82469}{get\+\_\+x\+\_\+argument\+\_\+from\+\_\+opcode}} ()
\begin{DoxyCompactList}\small\item\em Get argument X from the opcode. \end{DoxyCompactList}\item 
ar\+\_\+byte \mbox{\hyperlink{classar_1_1chip8_1_1cpu_a007088b1781d6ed0283bdfa031fe8fc3}{get\+\_\+y\+\_\+argument\+\_\+from\+\_\+opcode}} ()
\begin{DoxyCompactList}\small\item\em Get argument Y from the opcode. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{classar_1_1chip8_1_1cpu_a2fe67540bd155a612c7b2891dbb59435}{get\+\_\+nnn\+\_\+argument\+\_\+from\+\_\+opcode}} ()
\begin{DoxyCompactList}\small\item\em Get argument NNN from the opcode. \end{DoxyCompactList}\item 
ar\+\_\+byte \mbox{\hyperlink{classar_1_1chip8_1_1cpu_aec2a38e54cc85d119771509e5ffb8731}{get\+\_\+nn\+\_\+argument\+\_\+from\+\_\+opcode}} ()
\begin{DoxyCompactList}\small\item\em Get argument NN from the opcode. \end{DoxyCompactList}\item 
ar\+\_\+byte \mbox{\hyperlink{classar_1_1chip8_1_1cpu_a23f598389f7d46268239d49449aeaf13}{get\+\_\+n\+\_\+argument\+\_\+from\+\_\+opcode}} ()
\begin{DoxyCompactList}\small\item\em Get argument N from the opcode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a388ed5794ea1ae9241dbf9ea2af9d911}\label{classar_1_1chip8_1_1cpu_a388ed5794ea1ae9241dbf9ea2af9d911}} 
void {\bfseries clear\+\_\+screen} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x00\+E0 -\/\texorpdfstring{$>$}{>} Send clear screen job to GPU. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a88d0af31cf66e8f9a58bc7d10421ee57}\label{classar_1_1chip8_1_1cpu_a88d0af31cf66e8f9a58bc7d10421ee57}} 
void {\bfseries fn\+\_\+return} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x00\+EE -\/\texorpdfstring{$>$}{>} Return from a function. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a9dd3a8b2be39a46e21cf1da3304cd8f4}\label{classar_1_1chip8_1_1cpu_a9dd3a8b2be39a46e21cf1da3304cd8f4}} 
void {\bfseries jump} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x1\+NNN -\/\texorpdfstring{$>$}{>} Jump to address NNN. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a137428b95385aee1caddd1f7798b767f}\label{classar_1_1chip8_1_1cpu_a137428b95385aee1caddd1f7798b767f}} 
void {\bfseries fn\+\_\+call} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x2\+NNN, 0x0\+NNN -\/\texorpdfstring{$>$}{>} Call function at NNN. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a6d4ac9e6603b4a0cd436dc4f95a8faf7}\label{classar_1_1chip8_1_1cpu_a6d4ac9e6603b4a0cd436dc4f95a8faf7}} 
void {\bfseries skip\+\_\+if\+\_\+vx\+\_\+eq\+\_\+nn} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x3\+XNN -\/\texorpdfstring{$>$}{>} Skip next instruction if value in if VX == NN. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a6eb2b1dfee197be77f770dd799902812}\label{classar_1_1chip8_1_1cpu_a6eb2b1dfee197be77f770dd799902812}} 
void {\bfseries skip\+\_\+if\+\_\+vx\+\_\+neq\+\_\+nn} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x4\+XNN -\/\texorpdfstring{$>$}{>} Skip next instruction if value in VX != NN. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a1f2340449472ce97e8e01f969e29edc9}\label{classar_1_1chip8_1_1cpu_a1f2340449472ce97e8e01f969e29edc9}} 
void {\bfseries skip\+\_\+if\+\_\+vx\+\_\+eq\+\_\+vy} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x5\+XN0 -\/\texorpdfstring{$>$}{>} Skip next instruction if value in VX == value in VY. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a771aa93ac33504bc22eb90232de45d03}\label{classar_1_1chip8_1_1cpu_a771aa93ac33504bc22eb90232de45d03}} 
void {\bfseries set\+\_\+vx\+\_\+to\+\_\+nn} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x6\+XNN -\/\texorpdfstring{$>$}{>} Set VX to NN. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_ac9a14167f5848660779d3e38542f88e0}\label{classar_1_1chip8_1_1cpu_ac9a14167f5848660779d3e38542f88e0}} 
void {\bfseries set\+\_\+add\+\_\+nn\+\_\+to\+\_\+vx} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x7\+XNN -\/\texorpdfstring{$>$}{>} Add NN to VX. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_af5209e60fd23d135ae83b0455ce1f908}\label{classar_1_1chip8_1_1cpu_af5209e60fd23d135ae83b0455ce1f908}} 
void {\bfseries set\+\_\+vx\+\_\+to\+\_\+vy} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x8\+XY0 -\/\texorpdfstring{$>$}{>} Set VX to value in VY. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a841a2128ca5d1705e0d42233fd9dbc02}\label{classar_1_1chip8_1_1cpu_a841a2128ca5d1705e0d42233fd9dbc02}} 
void {\bfseries set\+\_\+vx\+\_\+to\+\_\+vx\+\_\+or\+\_\+vy} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x8\+XY1 -\/\texorpdfstring{$>$}{>} Set VX to VX $\vert$ VY. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a09724bc0a5d0d18494e3816f445c2dfe}\label{classar_1_1chip8_1_1cpu_a09724bc0a5d0d18494e3816f445c2dfe}} 
void {\bfseries set\+\_\+vx\+\_\+to\+\_\+vx\+\_\+and\+\_\+vy} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x8\+XY2 -\/\texorpdfstring{$>$}{>} Set VX to VX \& VY. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a58f1c2b2bcb6a4018448be9fb8502c04}\label{classar_1_1chip8_1_1cpu_a58f1c2b2bcb6a4018448be9fb8502c04}} 
void {\bfseries set\+\_\+vx\+\_\+to\+\_\+vx\+\_\+xor\+\_\+vy} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x8\+XY3 -\/\texorpdfstring{$>$}{>} Set VX to VX $\sim$ VY. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_ad7f3c63936fcf33bda406f48bad4b642}\label{classar_1_1chip8_1_1cpu_ad7f3c63936fcf33bda406f48bad4b642}} 
void {\bfseries add\+\_\+vy\+\_\+to\+\_\+vx} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x8\+XY4 -\/\texorpdfstring{$>$}{>} Add value in VY to VX. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_aebc9965ea19c845d333e018b8fb9e204}\label{classar_1_1chip8_1_1cpu_aebc9965ea19c845d333e018b8fb9e204}} 
void {\bfseries sub\+\_\+vy\+\_\+from\+\_\+vx} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x8\+XY5 -\/\texorpdfstring{$>$}{>} Subtract value in VY from VX. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_afeeaf8223f4af33812d3a0a8046f5985}\label{classar_1_1chip8_1_1cpu_afeeaf8223f4af33812d3a0a8046f5985}} 
void {\bfseries store\+\_\+least\+\_\+sig\+\_\+vx} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x8\+XY6 -\/\texorpdfstring{$>$}{>} Store least significant bit from value in VX in VF and shift VX to the right by 1. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_aa82f4240575d4b0f14cf563339121f81}\label{classar_1_1chip8_1_1cpu_aa82f4240575d4b0f14cf563339121f81}} 
void {\bfseries set\+\_\+vx\+\_\+to\+\_\+vy\+\_\+sub\+\_\+vx} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x8\+XY7 -\/\texorpdfstring{$>$}{>} Set VX to value in VY minus value in VX. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_affff26b6b9612e64d5941fe2dd79d365}\label{classar_1_1chip8_1_1cpu_affff26b6b9612e64d5941fe2dd79d365}} 
void {\bfseries store\+\_\+most\+\_\+sig\+\_\+vx} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x8\+XYE -\/\texorpdfstring{$>$}{>} Store most significant bit from value in VX in VF and shift VX to the left by 1. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_aaa9aba9bb0744a02bef23c11a6f9f2f4}\label{classar_1_1chip8_1_1cpu_aaa9aba9bb0744a02bef23c11a6f9f2f4}} 
void {\bfseries skip\+\_\+if\+\_\+vx\+\_\+neq\+\_\+vy} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x9\+XY0 -\/\texorpdfstring{$>$}{>} Skip next instruction if value in VX != value in VY. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a2c5a078fa66eba0f21609c62d1f84478}\label{classar_1_1chip8_1_1cpu_a2c5a078fa66eba0f21609c62d1f84478}} 
void {\bfseries set\+\_\+i\+\_\+to\+\_\+nnn} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x\+ANNN -\/\texorpdfstring{$>$}{>} Set special register I to NNN. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_ab21380b7e256c96f5dd3cec0b5a562b7}\label{classar_1_1chip8_1_1cpu_ab21380b7e256c96f5dd3cec0b5a562b7}} 
void {\bfseries jump\+\_\+add\+\_\+v0} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x\+BNNN -\/\texorpdfstring{$>$}{>} Jump to address (NNN + value in V0) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a27e2f3cff2c7721229ec1f020da490d6}\label{classar_1_1chip8_1_1cpu_a27e2f3cff2c7721229ec1f020da490d6}} 
void {\bfseries set\+\_\+vx\+\_\+to\+\_\+rand\+\_\+and\+\_\+nn} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x\+CXNN -\/\texorpdfstring{$>$}{>} Set VX to NN \& Random number. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a5a285453cda06d62dfa97db3d2295cca}\label{classar_1_1chip8_1_1cpu_a5a285453cda06d62dfa97db3d2295cca}} 
void {\bfseries draw} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x\+DXYN -\/\texorpdfstring{$>$}{>} Send draw job to GPU. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a831321a5e21240f8a7e77146176e75b6}\label{classar_1_1chip8_1_1cpu_a831321a5e21240f8a7e77146176e75b6}} 
void {\bfseries skip\+\_\+if\+\_\+vx\+\_\+key\+\_\+pressed} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x\+EX9E -\/\texorpdfstring{$>$}{>} Skip next instruction if key with index stored in VX is pressed. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a7a2c27a9a3be724cac3306f5a89bee14}\label{classar_1_1chip8_1_1cpu_a7a2c27a9a3be724cac3306f5a89bee14}} 
void {\bfseries skip\+\_\+if\+\_\+vx\+\_\+key\+\_\+not\+\_\+pressed} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x\+EXA1 -\/\texorpdfstring{$>$}{>} SKip next instruction if key with index stored in VX is NOT pressed. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_aae5fba2f0f867af99651c74d26c776a3}\label{classar_1_1chip8_1_1cpu_aae5fba2f0f867af99651c74d26c776a3}} 
void {\bfseries set\+\_\+vx\+\_\+to\+\_\+delay\+\_\+timer} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x\+FX07 -\/\texorpdfstring{$>$}{>} Set VX to value of delay timer. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a271fda058323ec4a569dec486737e217}\label{classar_1_1chip8_1_1cpu_a271fda058323ec4a569dec486737e217}} 
void {\bfseries set\+\_\+vx\+\_\+to\+\_\+wait\+\_\+get\+\_\+key} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x\+FX0A -\/\texorpdfstring{$>$}{>} Wait for key press and store its index in VX. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a1f2b0bd079bd84dc29622406dd99c0f2}\label{classar_1_1chip8_1_1cpu_a1f2b0bd079bd84dc29622406dd99c0f2}} 
void {\bfseries set\+\_\+delay\+\_\+timer\+\_\+to\+\_\+vx} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x\+FX15 -\/\texorpdfstring{$>$}{>} Set delay timer to value in VX. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a282b188159d3e801f8981900dee0806e}\label{classar_1_1chip8_1_1cpu_a282b188159d3e801f8981900dee0806e}} 
void {\bfseries set\+\_\+sound\+\_\+timer\+\_\+to\+\_\+vx} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x\+FX18 -\/\texorpdfstring{$>$}{>} Set sound timer to value in VX. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a328d577c2cff6e3200068d24ebabef2a}\label{classar_1_1chip8_1_1cpu_a328d577c2cff6e3200068d24ebabef2a}} 
void {\bfseries add\+\_\+vx\+\_\+to\+\_\+i} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x\+FX1E -\/\texorpdfstring{$>$}{>} Add VX to special register I. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a3f7871b15d454aa945b9df729037d709}\label{classar_1_1chip8_1_1cpu_a3f7871b15d454aa945b9df729037d709}} 
void {\bfseries set\+\_\+i\+\_\+to\+\_\+sprite\+\_\+location\+\_\+for\+\_\+vx} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x\+FX29 -\/\texorpdfstring{$>$}{>} Set I to location of the sprite for the font character with index stored in VX. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a33990c661bf142a7daaa7795b10fb85d}\label{classar_1_1chip8_1_1cpu_a33990c661bf142a7daaa7795b10fb85d}} 
void {\bfseries store\+\_\+vcx\+\_\+bcd\+\_\+at\+\_\+i} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x\+FX33 -\/\texorpdfstring{$>$}{>} Stored binary-\/coded decimal representation of value in VX at address in I. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a44f565f0e3fbbd86d732d80b63672bfc}\label{classar_1_1chip8_1_1cpu_a44f565f0e3fbbd86d732d80b63672bfc}} 
void {\bfseries dump\+\_\+general\+\_\+registers\+\_\+at\+\_\+i} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x\+FX55 -\/\texorpdfstring{$>$}{>} Dump values in general registers from V0 to VX to memory starting at address in I. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_aeb1e2ab44033c95b8fa986a3670acaa4}\label{classar_1_1chip8_1_1cpu_aeb1e2ab44033c95b8fa986a3670acaa4}} 
void {\bfseries fill\+\_\+general\+\_\+registers\+\_\+from\+\_\+i} ()
\begin{DoxyCompactList}\small\item\em Opcode 0x\+FX65 -\/\texorpdfstring{$>$}{>} Restore values from general registers from V0 to VX from memory starting at I. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_abdeebc327a16dd91a533c749e073addc}\label{classar_1_1chip8_1_1cpu_abdeebc327a16dd91a533c749e073addc}} 
\mbox{\hyperlink{classar_1_1chip8_1_1gpu}{ar\+::chip8\+::gpu}} \& {\bfseries \+\_\+gpu\+\_\+link}
\begin{DoxyCompactList}\small\item\em Reference to GPU so that CPU can access and control it. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_ad56472506497e08ec211d70380bff179}\label{classar_1_1chip8_1_1cpu_ad56472506497e08ec211d70380bff179}} 
\mbox{\hyperlink{classar_1_1chip8_1_1ram__memory}{ar\+::chip8\+::ram\+\_\+memory}} \& {\bfseries \+\_\+ram\+\_\+link}
\begin{DoxyCompactList}\small\item\em Reference to RAM so that CPU can access it. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a36067ba151d8dfe3556ad1f054625697}\label{classar_1_1chip8_1_1cpu_a36067ba151d8dfe3556ad1f054625697}} 
\mbox{\hyperlink{classar_1_1chip8_1_1controller}{ar\+::chip8\+::controller}} \& {\bfseries \+\_\+controller\+\_\+link}
\begin{DoxyCompactList}\small\item\em Reference to controller so that CPU can access and control it. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_adf3a0bf7b54acfa1c1a9498a98e86aaf}\label{classar_1_1chip8_1_1cpu_adf3a0bf7b54acfa1c1a9498a98e86aaf}} 
std\+::stack$<$ uint16\+\_\+t $>$ {\bfseries \+\_\+call\+\_\+stack} \{\}
\begin{DoxyCompactList}\small\item\em Stack for function calls. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a141692beb6d6f5a1569759230f4fc118}\label{classar_1_1chip8_1_1cpu_a141692beb6d6f5a1569759230f4fc118}} 
uint16\+\_\+t {\bfseries \+\_\+encoded\+\_\+instruction} = 0x0000
\begin{DoxyCompactList}\small\item\em Last encoded instruction (opcode) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a6e4a016f45358cd2aeb44c1b57a0151d}\label{classar_1_1chip8_1_1cpu_a6e4a016f45358cd2aeb44c1b57a0151d}} 
std\+::array$<$ ar\+\_\+byte, \mbox{\hyperlink{namespacear_1_1chip8_a73205d901d0b090d6bb7d92c32b98592}{ar\+::chip8\+::\+GENERAL\+\_\+\+REGISTER\+\_\+\+COUNT}} $>$ {\bfseries \+\_\+general\+\_\+registers} \{ 0 \}
\begin{DoxyCompactList}\small\item\em General registers, used by game developers for anything they want, they are also called V0...VF. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{classar_1_1chip8_1_1cpu_a3c4ebb3f79ec8209f56d00b98375d296}{\+\_\+special\+\_\+register\+\_\+pc}} = 0x200
\begin{DoxyCompactList}\small\item\em Program Counter -\/ special register that tracks the address of current instruction. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_ad436a69a91509ae91f46f2d50dc2d845}\label{classar_1_1chip8_1_1cpu_ad436a69a91509ae91f46f2d50dc2d845}} 
uint16\+\_\+t {\bfseries \+\_\+special\+\_\+register\+\_\+i} = 0x0000
\begin{DoxyCompactList}\small\item\em Special register called \textquotesingle{}address register\textquotesingle{}, used by several instructions as a memory pointer. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a8e25cbdb536c37d42e10aea7feec66e8}\label{classar_1_1chip8_1_1cpu_a8e25cbdb536c37d42e10aea7feec66e8}} 
ar\+\_\+byte {\bfseries \+\_\+sound\+\_\+timer} = 0x00
\begin{DoxyCompactList}\small\item\em Counts down at 60hz until 0. When the value reaches 0 a BEEP sound is played. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_af9ecf74777738c16223afb6b97a36ab2}\label{classar_1_1chip8_1_1cpu_af9ecf74777738c16223afb6b97a36ab2}} 
ar\+\_\+byte {\bfseries \+\_\+delay\+\_\+timer} = 0x00
\begin{DoxyCompactList}\small\item\em Counts down at 60hz until 0. Used by games to time events, can be set and read by instructions. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Class representing CHIP8\textquotesingle{}s CPU emulator. 

\doxysubsection{Constructor \& Destructor Documentation}
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_acd785581945998466490b3ee45e90440}\label{classar_1_1chip8_1_1cpu_acd785581945998466490b3ee45e90440}} 
\index{ar::chip8::cpu@{ar::chip8::cpu}!cpu@{cpu}}
\index{cpu@{cpu}!ar::chip8::cpu@{ar::chip8::cpu}}
\doxysubsubsection{\texorpdfstring{cpu()}{cpu()}}
{\footnotesize\ttfamily ar\+::chip8\+::cpu\+::cpu (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classar_1_1chip8_1_1ram__memory}{ar\+::chip8\+::ram\+\_\+memory}} \&}]{ram\+\_\+link,  }\item[{\mbox{\hyperlink{classar_1_1chip8_1_1gpu}{ar\+::chip8\+::gpu}} \&}]{gpu\+\_\+link,  }\item[{\mbox{\hyperlink{classar_1_1chip8_1_1controller}{ar\+::chip8\+::controller}} \&}]{controller\+\_\+link }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [explicit]}}



Default constructor. 


\begin{DoxyParams}{Parameters}
{\em ram\+\_\+link} & Link to the RAM object \\
\hline
{\em gpu\+\_\+link} & Link to the GPU object \\
\hline
{\em controller\+\_\+link} & Link to the controller object \\
\hline
\end{DoxyParams}


\doxysubsection{Member Function Documentation}
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a23f598389f7d46268239d49449aeaf13}\label{classar_1_1chip8_1_1cpu_a23f598389f7d46268239d49449aeaf13}} 
\index{ar::chip8::cpu@{ar::chip8::cpu}!get\_n\_argument\_from\_opcode@{get\_n\_argument\_from\_opcode}}
\index{get\_n\_argument\_from\_opcode@{get\_n\_argument\_from\_opcode}!ar::chip8::cpu@{ar::chip8::cpu}}
\doxysubsubsection{\texorpdfstring{get\_n\_argument\_from\_opcode()}{get\_n\_argument\_from\_opcode()}}
{\footnotesize\ttfamily ar\+\_\+byte ar\+::chip8\+::cpu\+::get\+\_\+n\+\_\+argument\+\_\+from\+\_\+opcode (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Get argument N from the opcode. 

\begin{DoxyReturn}{Returns}
Value of argument at position 0x000N 
\end{DoxyReturn}
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_aec2a38e54cc85d119771509e5ffb8731}\label{classar_1_1chip8_1_1cpu_aec2a38e54cc85d119771509e5ffb8731}} 
\index{ar::chip8::cpu@{ar::chip8::cpu}!get\_nn\_argument\_from\_opcode@{get\_nn\_argument\_from\_opcode}}
\index{get\_nn\_argument\_from\_opcode@{get\_nn\_argument\_from\_opcode}!ar::chip8::cpu@{ar::chip8::cpu}}
\doxysubsubsection{\texorpdfstring{get\_nn\_argument\_from\_opcode()}{get\_nn\_argument\_from\_opcode()}}
{\footnotesize\ttfamily ar\+\_\+byte ar\+::chip8\+::cpu\+::get\+\_\+nn\+\_\+argument\+\_\+from\+\_\+opcode (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Get argument NN from the opcode. 

\begin{DoxyReturn}{Returns}
Value of argument at position 0x00\+NN 
\end{DoxyReturn}
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a2fe67540bd155a612c7b2891dbb59435}\label{classar_1_1chip8_1_1cpu_a2fe67540bd155a612c7b2891dbb59435}} 
\index{ar::chip8::cpu@{ar::chip8::cpu}!get\_nnn\_argument\_from\_opcode@{get\_nnn\_argument\_from\_opcode}}
\index{get\_nnn\_argument\_from\_opcode@{get\_nnn\_argument\_from\_opcode}!ar::chip8::cpu@{ar::chip8::cpu}}
\doxysubsubsection{\texorpdfstring{get\_nnn\_argument\_from\_opcode()}{get\_nnn\_argument\_from\_opcode()}}
{\footnotesize\ttfamily uint16\+\_\+t ar\+::chip8\+::cpu\+::get\+\_\+nnn\+\_\+argument\+\_\+from\+\_\+opcode (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Get argument NNN from the opcode. 

\begin{DoxyReturn}{Returns}
Value of argument at position 0x0\+NNN 
\end{DoxyReturn}
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_adf467517a900ef1a8a5f720f6af82469}\label{classar_1_1chip8_1_1cpu_adf467517a900ef1a8a5f720f6af82469}} 
\index{ar::chip8::cpu@{ar::chip8::cpu}!get\_x\_argument\_from\_opcode@{get\_x\_argument\_from\_opcode}}
\index{get\_x\_argument\_from\_opcode@{get\_x\_argument\_from\_opcode}!ar::chip8::cpu@{ar::chip8::cpu}}
\doxysubsubsection{\texorpdfstring{get\_x\_argument\_from\_opcode()}{get\_x\_argument\_from\_opcode()}}
{\footnotesize\ttfamily ar\+\_\+byte ar\+::chip8\+::cpu\+::get\+\_\+x\+\_\+argument\+\_\+from\+\_\+opcode (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Get argument X from the opcode. 

\begin{DoxyReturn}{Returns}
Value of argument at position 0x0\+X00 
\end{DoxyReturn}
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a007088b1781d6ed0283bdfa031fe8fc3}\label{classar_1_1chip8_1_1cpu_a007088b1781d6ed0283bdfa031fe8fc3}} 
\index{ar::chip8::cpu@{ar::chip8::cpu}!get\_y\_argument\_from\_opcode@{get\_y\_argument\_from\_opcode}}
\index{get\_y\_argument\_from\_opcode@{get\_y\_argument\_from\_opcode}!ar::chip8::cpu@{ar::chip8::cpu}}
\doxysubsubsection{\texorpdfstring{get\_y\_argument\_from\_opcode()}{get\_y\_argument\_from\_opcode()}}
{\footnotesize\ttfamily ar\+\_\+byte ar\+::chip8\+::cpu\+::get\+\_\+y\+\_\+argument\+\_\+from\+\_\+opcode (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Get argument Y from the opcode. 

\begin{DoxyReturn}{Returns}
Value of argument at position 0x00\+Y0 
\end{DoxyReturn}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{classar_1_1chip8_1_1cpu_a3c4ebb3f79ec8209f56d00b98375d296}\label{classar_1_1chip8_1_1cpu_a3c4ebb3f79ec8209f56d00b98375d296}} 
\index{ar::chip8::cpu@{ar::chip8::cpu}!\_special\_register\_pc@{\_special\_register\_pc}}
\index{\_special\_register\_pc@{\_special\_register\_pc}!ar::chip8::cpu@{ar::chip8::cpu}}
\doxysubsubsection{\texorpdfstring{\_special\_register\_pc}{\_special\_register\_pc}}
{\footnotesize\ttfamily uint16\+\_\+t ar\+::chip8\+::cpu\+::\+\_\+special\+\_\+register\+\_\+pc = 0x200\hspace{0.3cm}{\ttfamily [private]}}



Program Counter -\/ special register that tracks the address of current instruction. 

\begin{DoxyRemark}{Remarks}
CHIP8 always starts execution at 0x200 address, right after font area of memory 
\end{DoxyRemark}


The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/\+Users/daniel/\+Developer/access-\/to-\/retro/access-\/to-\/retro/chip8-\/virtual-\/console/src/emulator/\mbox{\hyperlink{cpu_8hpp}{cpu.\+hpp}}\item 
/\+Users/daniel/\+Developer/access-\/to-\/retro/access-\/to-\/retro/chip8-\/virtual-\/console/src/emulator/cpu.\+cpp\end{DoxyCompactItemize}
