Loading plugins phase: Elapsed time ==> 0s.729ms
Initializing data phase: Elapsed time ==> 9s.685ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Mike\Documents\PulseSensor\Pulser1.cydsn\Pulser1.cyprj -d CY8C5568AXI-060 -s C:\Users\Mike\Documents\PulseSensor\Pulser1.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: prj.M0245: information: PSoC 5LP provides many improvements over PSoC 5. Learn more about migrating to PSoC 5LP at www.cypress.com/go/PSoC5LP
 * Pulser1 ()

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 17s.116ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.427ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Pulser1.v
Program  :   C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mike\Documents\PulseSensor\Pulser1.cydsn\Pulser1.cyprj -dcpsoc3 Pulser1.v -verilog
======================================================================

======================================================================
Compiling:  Pulser1.v
Program  :   C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mike\Documents\PulseSensor\Pulser1.cydsn\Pulser1.cyprj -dcpsoc3 Pulser1.v -verilog
======================================================================

======================================================================
Compiling:  Pulser1.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mike\Documents\PulseSensor\Pulser1.cydsn\Pulser1.cyprj -dcpsoc3 -verilog Pulser1.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Jan 04 18:17:51 2013


======================================================================
Compiling:  Pulser1.v
Program  :   vpp
Options  :    -yv2 -q10 Pulser1.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Jan 04 18:17:51 2013

Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_60\AMux_v1_60.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_30\CapSense_CSD_AMux_v3_30.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_30\CapSense_CSD_MeasureCh_v3_30.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_30\CapSense_CSD_ClockGen_v3_30.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_30\B_PWM_v2_30.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PrISM_v2_20\PrISM_v2_20.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_20\BShiftReg_v2_20.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Pulser1.ctl'.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_30\B_PWM_v2_30.v (line 684, col 42):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_30\B_PWM_v2_30.v (line 704, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Pulser1.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mike\Documents\PulseSensor\Pulser1.cydsn\Pulser1.cyprj -dcpsoc3 -verilog Pulser1.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Jan 04 18:17:54 2013

Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Mike\Documents\PulseSensor\Pulser1.cydsn\codegentemp\Pulser1.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Mike\Documents\PulseSensor\Pulser1.cydsn\codegentemp\Pulser1.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_60\AMux_v1_60.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_30\CapSense_CSD_AMux_v3_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_30\CapSense_CSD_MeasureCh_v3_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_30\CapSense_CSD_ClockGen_v3_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_30\B_PWM_v2_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PrISM_v2_20\PrISM_v2_20.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_20\BShiftReg_v2_20.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Pulser1.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mike\Documents\PulseSensor\Pulser1.cydsn\Pulser1.cyprj -dcpsoc3 -verilog Pulser1.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Jan 04 18:17:58 2013

Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Mike\Documents\PulseSensor\Pulser1.cydsn\codegentemp\Pulser1.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Mike\Documents\PulseSensor\Pulser1.cydsn\codegentemp\Pulser1.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_60\AMux_v1_60.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_30\CapSense_CSD_AMux_v3_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_30\CapSense_CSD_MeasureCh_v3_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_30\CapSense_CSD_ClockGen_v3_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_30\B_PWM_v2_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PrISM_v2_20\PrISM_v2_20.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BShiftReg_v2_20\BShiftReg_v2_20.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC_PulseIn:Net_7\
	\ADC_PulseIn:Net_8\
	\IDAC8_PulseIR:Net_157\
	\CapSense_1:CompCH0:Net_9\
	\CapSense_1:IdacCH0:Net_194\
	\CapSense_1:MeasureCH0:cmp_in_inv\
	\CapSense_1:ShieldSignal\
	\CapSense_1:Net_1358\
	\CapSense_1:ClockGen:ch1en\
	\CapSense_1:Net_374\
	\CapSense_1:Net_458\
	Net_38
	Net_36
	\UART_Debug:BUART:reset_sr\
	Net_70
	Net_71
	\UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_66
	\UART_Debug:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_Debug:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_Debug:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_Debug:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_Debug:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_Debug:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_Debug:BUART:sRX:MODULE_5:lt\
	\UART_Debug:BUART:sRX:MODULE_5:eq\
	\UART_Debug:BUART:sRX:MODULE_5:gt\
	\UART_Debug:BUART:sRX:MODULE_5:gte\
	\UART_Debug:BUART:sRX:MODULE_5:lte\
	\UART_Net:BUART:reset_sr\
	Net_92
	Net_93
	\UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\UART_Net:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\UART_Net:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_88
	\UART_Net:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\UART_Net:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\UART_Net:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\UART_Net:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\UART_Net:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\UART_Net:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\UART_Net:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\UART_Net:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\UART_Net:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\UART_Net:BUART:sRX:MODULE_10:g1:a0:xeq\
	\UART_Net:BUART:sRX:MODULE_10:g1:a0:xlt\
	\UART_Net:BUART:sRX:MODULE_10:g1:a0:xlte\
	\UART_Net:BUART:sRX:MODULE_10:g1:a0:xgt\
	\UART_Net:BUART:sRX:MODULE_10:g1:a0:xgte\
	\UART_Net:BUART:sRX:MODULE_10:lt\
	\UART_Net:BUART:sRX:MODULE_10:eq\
	\UART_Net:BUART:sRX:MODULE_10:gt\
	\UART_Net:BUART:sRX:MODULE_10:gte\
	\UART_Net:BUART:sRX:MODULE_10:lte\
	\IDAC8_PulseRed:Net_157\
	\PWM_PulseLEDs:Net_101\
	\PWM_PulseLEDs:PWMUDB:ctrl_cmpmode2_2\
	\PWM_PulseLEDs:PWMUDB:ctrl_cmpmode2_1\
	\PWM_PulseLEDs:PWMUDB:ctrl_cmpmode2_0\
	\PWM_PulseLEDs:PWMUDB:ctrl_cmpmode1_2\
	\PWM_PulseLEDs:PWMUDB:ctrl_cmpmode1_1\
	\PWM_PulseLEDs:PWMUDB:ctrl_cmpmode1_0\
	\PWM_PulseLEDs:PWMUDB:capt_rising\
	\PWM_PulseLEDs:PWMUDB:capt_falling\
	\PWM_PulseLEDs:PWMUDB:trig_rise\
	\PWM_PulseLEDs:PWMUDB:trig_fall\
	\PWM_PulseLEDs:PWMUDB:sc_kill\
	\PWM_PulseLEDs:PWMUDB:km_run\
	\PWM_PulseLEDs:PWMUDB:min_kill\
	\PWM_PulseLEDs:PWMUDB:km_tc\
	\PWM_PulseLEDs:PWMUDB:dith_sel\
	\PWM_PulseLEDs:Net_96\
	Net_716
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_31\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_30\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_29\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_28\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_27\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_26\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_25\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_24\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_23\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_22\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_21\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_20\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_19\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_18\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_17\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_16\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_15\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_14\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_13\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_12\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_11\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_10\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_9\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_8\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_7\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_6\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_5\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_4\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_3\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_2\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_1\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:b_0\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_31\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_30\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_29\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_28\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_27\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_26\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_25\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_24\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_31\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_30\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_29\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_28\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_27\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_26\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_25\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_24\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_23\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_22\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_21\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_20\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_19\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_18\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_17\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_16\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_15\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_14\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_13\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_12\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_11\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_10\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_9\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_8\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_7\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_6\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_5\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_4\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_3\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_2\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_1\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:b_0\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_31\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_30\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_29\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_28\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_27\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_26\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_25\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_24\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_23\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_22\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_21\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_20\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_19\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_18\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_17\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_16\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_15\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_14\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_13\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_12\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_11\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_10\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_9\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_8\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_7\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_6\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_5\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_4\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_3\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_2\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_723
	Net_717
	Net_715
	\PWM_PulseLEDs:Net_113\
	\PWM_PulseLEDs:Net_107\
	\PWM_PulseLEDs:Net_114\
	\ShiftReg_DelaySenseIR:Net_1\
	\ShiftReg_DelaySenseIR:Net_2\
	\ShiftReg_DelaySenseIR:bSR:ctrl_f0_full\

    Synthesized names
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_31\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_30\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_29\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_28\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_27\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_26\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_25\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_24\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_23\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_22\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_21\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_20\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_19\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_18\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_17\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_16\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_15\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_14\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_13\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_12\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_11\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_10\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_9\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_8\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_7\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_6\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_5\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_4\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_3\
	\PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_2\

Deleted 204 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \VDAC_PulseRef:Net_81\ to \VDAC_PulseRef:Net_83\
Aliasing \VDAC_PulseRef:Net_82\ to \VDAC_PulseRef:Net_83\
Aliasing zero to \VDAC_PulseRef:Net_83\
Aliasing \ADC_PulseIn:Net_481\ to \VDAC_PulseRef:Net_83\
Aliasing \ADC_PulseIn:Net_482\ to \VDAC_PulseRef:Net_83\
Aliasing tmpOE__Pin_DebugButton_net_0 to \ADC_PulseIn:soc\
Aliasing one to \ADC_PulseIn:soc\
Aliasing \IDAC8_PulseIR:Net_125\ to \VDAC_PulseRef:Net_83\
Aliasing \IDAC8_PulseIR:Net_194\ to \VDAC_PulseRef:Net_83\
Aliasing \IDAC8_PulseIR:Net_195\ to \VDAC_PulseRef:Net_83\
Aliasing tmpOE__Pin_DebugLED_net_0 to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_PylonType1_net_0 to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_PylonType0_net_0 to \ADC_PulseIn:soc\
Aliasing \CapSense_1:CompCH0:clock\ to \VDAC_PulseRef:Net_83\
Aliasing \CapSense_1:IdacCH0:Net_125\ to \VDAC_PulseRef:Net_83\
Aliasing \CapSense_1:IdacCH0:Net_195\ to \VDAC_PulseRef:Net_83\
Aliasing \CapSense_1:tmpOE__CmodCH0_net_0\ to \ADC_PulseIn:soc\
Aliasing \CapSense_1:tmpOE__PortCH0_net_0\ to \VDAC_PulseRef:Net_83\
Aliasing \CapSense_1:Net_375\ to \VDAC_PulseRef:Net_83\
Aliasing \CapSense_1:Net_373\ to \ADC_PulseIn:soc\
Aliasing \CapSense_1:Net_371\ to \ADC_PulseIn:soc\
Aliasing \CapSense_1:ClockGen:cs_addr_2\ to \VDAC_PulseRef:Net_83\
Aliasing \CapSense_1:ClockGen:prs_cs_addr_2\ to \CapSense_1:ClockGen:cs_addr_0\
Aliasing \CapSense_1:ClockGen:prs_cs_addr_1\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:tx_hd_send_break\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:HalfDuplexSend\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:FinalParityType_1\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:FinalParityType_0\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:FinalAddrMode_2\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:FinalAddrMode_1\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:FinalAddrMode_0\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:tx_ctrl_mark\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:reset_reg_dp\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:tx_status_6\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:tx_status_5\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:tx_status_4\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:rx_count7_bit8_wire\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC_PulseIn:soc\
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to \ADC_PulseIn:soc\
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \ADC_PulseIn:soc\
Aliasing \UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:rx_status_1\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newb_2\ to \ADC_PulseIn:soc\
Aliasing \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newb_1\ to \ADC_PulseIn:soc\
Aliasing \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_Rx_Debug_net_0 to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_Tx_Debug_net_0 to \ADC_PulseIn:soc\
Aliasing \UART_Net:BUART:tx_hd_send_break\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:HalfDuplexSend\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:FinalParityType_1\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:FinalParityType_0\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:FinalAddrMode_2\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:FinalAddrMode_1\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:FinalAddrMode_0\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:tx_ctrl_mark\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:reset_reg_dp\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:tx_status_6\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:tx_status_5\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:tx_status_4\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:rx_count7_bit8_wire\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC_PulseIn:soc\
Aliasing \UART_Net:BUART:sRX:s23Poll:MODIN6_1\ to \UART_Net:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_Net:BUART:sRX:s23Poll:MODIN6_0\ to \UART_Net:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_Net:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to \ADC_PulseIn:soc\
Aliasing \UART_Net:BUART:sRX:s23Poll:MODIN7_1\ to \UART_Net:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_Net:BUART:sRX:s23Poll:MODIN7_0\ to \UART_Net:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_Net:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to \ADC_PulseIn:soc\
Aliasing \UART_Net:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:rx_status_1\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:sRX:MODULE_9:g2:a0:newa_6\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:sRX:MODULE_9:g2:a0:newa_5\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:sRX:MODULE_9:g2:a0:newa_4\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:sRX:MODULE_9:g2:a0:newb_6\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:sRX:MODULE_9:g2:a0:newb_5\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:sRX:MODULE_9:g2:a0:newb_4\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:sRX:MODULE_9:g2:a0:newb_3\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:sRX:MODULE_9:g2:a0:newb_2\ to \ADC_PulseIn:soc\
Aliasing \UART_Net:BUART:sRX:MODULE_9:g2:a0:newb_1\ to \ADC_PulseIn:soc\
Aliasing \UART_Net:BUART:sRX:MODULE_9:g2:a0:newb_0\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_Rx_Net_net_0 to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_Tx_Net_net_0 to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_ProxIR_1_net_0 to \ADC_PulseIn:soc\
Aliasing \ADC_SAR_ProxIR:vp_ctl_0\ to \VDAC_PulseRef:Net_83\
Aliasing \ADC_SAR_ProxIR:vp_ctl_2\ to \VDAC_PulseRef:Net_83\
Aliasing \ADC_SAR_ProxIR:vn_ctl_1\ to \VDAC_PulseRef:Net_83\
Aliasing \ADC_SAR_ProxIR:vn_ctl_3\ to \VDAC_PulseRef:Net_83\
Aliasing \ADC_SAR_ProxIR:vp_ctl_1\ to \VDAC_PulseRef:Net_83\
Aliasing \ADC_SAR_ProxIR:vp_ctl_3\ to \VDAC_PulseRef:Net_83\
Aliasing \ADC_SAR_ProxIR:vn_ctl_0\ to \VDAC_PulseRef:Net_83\
Aliasing \ADC_SAR_ProxIR:vn_ctl_2\ to \VDAC_PulseRef:Net_83\
Aliasing \ADC_SAR_ProxIR:soc\ to \VDAC_PulseRef:Net_83\
Aliasing \TIA_PulseIn:Net_37\ to \VDAC_PulseRef:Net_83\
Aliasing \TIA_PulseIn:Net_52\ to \VDAC_PulseRef:Net_83\
Aliasing \TIA_PulseIn:Net_38\ to \VDAC_PulseRef:Net_83\
Aliasing \TIA_PulseIn:Net_39\ to \VDAC_PulseRef:Net_83\
Aliasing tmpOE__Pin_PulseIn_minus_IRD_C_net_0 to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_PulseRef_IRD_A_net_0 to \ADC_PulseIn:soc\
Aliasing \IDAC8_PulseRed:Net_125\ to \VDAC_PulseRef:Net_83\
Aliasing \IDAC8_PulseRed:Net_194\ to \VDAC_PulseRef:Net_83\
Aliasing \IDAC8_PulseRed:Net_195\ to \VDAC_PulseRef:Net_83\
Aliasing tmpOE__Pin_PulseIR_Intensity_net_0 to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_PulseRed_Intensity_net_0 to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_PulseIn_plus_IRD_A_net_0 to \ADC_PulseIn:soc\
Aliasing \Filter_PulseInBand:Net_1\ to \VDAC_PulseRef:Net_83\
Aliasing \Filter_PulseInBand:Net_4\ to \VDAC_PulseRef:Net_83\
Aliasing \Filter_PulseInBand:Net_5\ to \VDAC_PulseRef:Net_83\
Aliasing tmpOE__Pin_PulseIR_on_net_0 to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_PulseRed_on_net_0 to \ADC_PulseIn:soc\
Aliasing \PWM_PulseLEDs:PWMUDB:hwCapture\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:trig_out\ to \ADC_PulseIn:soc\
Aliasing \PWM_PulseLEDs:PWMUDB:runmode_enable\\R\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:runmode_enable\\S\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:ltch_kill_reg\\R\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:ltch_kill_reg\\S\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:min_kill_reg\\R\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:min_kill_reg\\S\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:final_kill\ to \ADC_PulseIn:soc\
Aliasing \PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\\R\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\\S\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\\R\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\\S\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:db_csaddr_2\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:db_csaddr_1\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:dith_count_1\\R\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:dith_count_1\\S\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:dith_count_0\\R\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:dith_count_0\\S\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:pwm_temp\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:status_6\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:status_4\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:cmp1_status_reg\\R\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:cmp1_status_reg\\S\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:cmp2_status_reg\\R\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:cmp2_status_reg\\S\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:final_kill_reg\\R\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:final_kill_reg\\S\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:cs_addr_2\ to \PWM_PulseLEDs:PWMUDB:status_2\
Aliasing \PWM_PulseLEDs:PWMUDB:cs_addr_0\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_23\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_22\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_21\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_20\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_19\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_18\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_17\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_16\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_15\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_14\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_13\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_12\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_11\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_10\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_9\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_8\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_7\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_6\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_5\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_4\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_3\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_2\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_BrightLEDCool_net_0 to \ADC_PulseIn:soc\
Aliasing \PrISM_LEDCool:ctrl_enable\ to \ADC_PulseIn:soc\
Aliasing \PrISM_LEDCool:compare_type0\ to \VDAC_PulseRef:Net_83\
Aliasing \PrISM_LEDCool:compare_type1\ to \VDAC_PulseRef:Net_83\
Aliasing Net_589 to \ADC_PulseIn:soc\
Aliasing Net_590 to \VDAC_PulseRef:Net_83\
Aliasing \PrISM_LEDCool:cs_addr_2\ to \VDAC_PulseRef:Net_83\
Aliasing \PrISM_LEDCool:cs_addr_0\ to \ADC_PulseIn:soc\
Aliasing \ShiftReg_DelaySenseIR:bSR:status_2\ to \VDAC_PulseRef:Net_83\
Aliasing \ShiftReg_DelaySenseIR:bSR:final_load\ to \VDAC_PulseRef:Net_83\
Aliasing \ShiftReg_DelaySenseIR:bSR:status_1\ to \VDAC_PulseRef:Net_83\
Aliasing \ShiftReg_DelaySenseIR:bSR:reset\ to \VDAC_PulseRef:Net_83\
Aliasing \ShiftReg_DelaySenseIR:bSR:store\ to \VDAC_PulseRef:Net_83\
Aliasing tmpOE__Pin_BrightLEDWarm_net_0 to \ADC_PulseIn:soc\
Aliasing Net_643 to \ADC_PulseIn:soc\
Aliasing Net_644 to \VDAC_PulseRef:Net_83\
Aliasing \PrISM_LEDWarm:ctrl_enable\ to \ADC_PulseIn:soc\
Aliasing \PrISM_LEDWarm:compare_type0\ to \VDAC_PulseRef:Net_83\
Aliasing \PrISM_LEDWarm:compare_type1\ to \VDAC_PulseRef:Net_83\
Aliasing \PrISM_LEDWarm:cs_addr_2\ to \VDAC_PulseRef:Net_83\
Aliasing \PrISM_LEDWarm:cs_addr_0\ to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_BrightLEDBlue_net_0 to \ADC_PulseIn:soc\
Aliasing \USBUART_1:tmpOE__Dm_net_0\ to \ADC_PulseIn:soc\
Aliasing \USBUART_1:tmpOE__Dp_1_net_0\ to \ADC_PulseIn:soc\
Aliasing Net_652 to \ADC_PulseIn:soc\
Aliasing Net_653 to \VDAC_PulseRef:Net_83\
Aliasing \PrISM_LEDBlue:ctrl_enable\ to \ADC_PulseIn:soc\
Aliasing \PrISM_LEDBlue:compare_type0\ to \VDAC_PulseRef:Net_83\
Aliasing \PrISM_LEDBlue:compare_type1\ to \VDAC_PulseRef:Net_83\
Aliasing \PrISM_LEDBlue:cs_addr_2\ to \VDAC_PulseRef:Net_83\
Aliasing \PrISM_LEDBlue:cs_addr_0\ to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_Rx_Net_Enable_net_0 to \ADC_PulseIn:soc\
Aliasing tmpOE__Pin_Tx_Net_Enable_net_0 to \ADC_PulseIn:soc\
Aliasing \CapSense_1:ClockGen:tmp_ppulse_dly\\D\ to \CapSense_1:ClockGen:prescaler\
Aliasing \UART_Debug:BUART:reset_reg\\D\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Debug:BUART:rx_break_status\\D\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:reset_reg\\D\ to \VDAC_PulseRef:Net_83\
Aliasing \UART_Net:BUART:rx_break_status\\D\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:tc_reg_i\\D\ to \PWM_PulseLEDs:PWMUDB:status_2\
Aliasing \PWM_PulseLEDs:PWMUDB:prevCapture\\D\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:trig_last\\D\ to \VDAC_PulseRef:Net_83\
Aliasing \PWM_PulseLEDs:PWMUDB:ltch_kill_reg\\D\ to \ADC_PulseIn:soc\
Aliasing \PWM_PulseLEDs:PWMUDB:min_kill_reg\\D\ to \ADC_PulseIn:soc\
Aliasing \PWM_PulseLEDs:PWMUDB:pwm_db_reg\\D\ to \PWM_PulseLEDs:PWMUDB:pwm_db\
Aliasing \PWM_PulseLEDs:PWMUDB:pwm1_reg_i\\D\ to \PWM_PulseLEDs:PWMUDB:pwm_db\
Aliasing \ShiftReg_DelaySenseIR:bSR:load_reg\\D\ to \VDAC_PulseRef:Net_83\
Removing Lhs of wire \VDAC_PulseRef:Net_81\[2] = \VDAC_PulseRef:Net_83\[1]
Removing Lhs of wire \VDAC_PulseRef:Net_82\[3] = \VDAC_PulseRef:Net_83\[1]
Removing Rhs of wire zero[4] = \VDAC_PulseRef:Net_83\[1]
Removing Rhs of wire \ADC_PulseIn:aclock\[9] = \ADC_PulseIn:Net_438\[42]
Removing Rhs of wire \ADC_PulseIn:mod_dat_3\[10] = \ADC_PulseIn:Net_470_3\[43]
Removing Rhs of wire \ADC_PulseIn:mod_dat_2\[11] = \ADC_PulseIn:Net_470_2\[44]
Removing Rhs of wire \ADC_PulseIn:mod_dat_1\[12] = \ADC_PulseIn:Net_470_1\[45]
Removing Rhs of wire \ADC_PulseIn:mod_dat_0\[13] = \ADC_PulseIn:Net_470_0\[46]
Removing Lhs of wire \ADC_PulseIn:Net_481\[17] = zero[4]
Removing Lhs of wire \ADC_PulseIn:Net_482\[18] = zero[4]
Removing Lhs of wire \ADC_PulseIn:Net_488\[21] = \ADC_PulseIn:Net_40\[20]
Removing Rhs of wire tmpOE__Pin_DebugButton_net_0[67] = \ADC_PulseIn:soc\[14]
Removing Lhs of wire one[71] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \IDAC8_PulseIR:Net_125\[74] = zero[4]
Removing Lhs of wire \IDAC8_PulseIR:Net_158\[75] = zero[4]
Removing Lhs of wire \IDAC8_PulseIR:Net_123\[76] = zero[4]
Removing Lhs of wire \IDAC8_PulseIR:Net_194\[81] = zero[4]
Removing Lhs of wire \IDAC8_PulseIR:Net_195\[82] = zero[4]
Removing Lhs of wire tmpOE__Pin_DebugLED_net_0[84] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire tmpOE__Pin_PylonType1_net_0[90] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire tmpOE__Pin_PylonType0_net_0[96] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \CapSense_1:CompCH0:clock\[108] = zero[4]
Removing Rhs of wire \CapSense_1:Cmp_CH0\[110] = \CapSense_1:CompCH0:Net_1\[109]
Removing Lhs of wire \CapSense_1:IdacCH0:Net_125\[113] = zero[4]
Removing Lhs of wire \CapSense_1:IdacCH0:Net_158\[114] = zero[4]
Removing Rhs of wire \CapSense_1:IdacCH0:Net_123\[115] = \CapSense_1:IdacCH0:Net_157\[118]
Removing Lhs of wire \CapSense_1:IdacCH0:Net_195\[121] = zero[4]
Removing Lhs of wire \CapSense_1:tmpOE__CmodCH0_net_0\[124] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \CapSense_1:tmpOE__PortCH0_net_0\[131] = zero[4]
Removing Rhs of wire \CapSense_1:PreChargeClk\[134] = \CapSense_1:ClockGen:tmp_pclk\[385]
Removing Lhs of wire \CapSense_1:Net_375\[139] = zero[4]
Removing Rhs of wire \CapSense_1:clk\[141] = \CapSense_1:Net_1644\[394]
Removing Lhs of wire \CapSense_1:Net_373\[142] = tmpOE__Pin_DebugButton_net_0[67]
Removing Rhs of wire \CapSense_1:DigitalClk\[145] = \CapSense_1:ClockGen:tmp_dpulse\[252]
Removing Rhs of wire \CapSense_1:mrst\[222] = \CapSense_1:ClockGen:cstate_1\[379]
Removing Lhs of wire \CapSense_1:MeasureCH0:load_enable\[228] = \CapSense_1:MeasureCH0:wndState_0\[225]
Removing Rhs of wire \CapSense_1:Net_1603\[232] = \CapSense_1:MeasureCH0:wndState_3\[221]
Removing Lhs of wire \CapSense_1:Net_371\[234] = tmpOE__Pin_DebugButton_net_0[67]
Removing Rhs of wire \CapSense_1:ClockGen:inter_reset\[251] = \CapSense_1:ClockGen:cstate_0\[380]
Removing Lhs of wire \CapSense_1:ClockGen:cs_addr_2\[254] = zero[4]
Removing Rhs of wire \CapSense_1:ClockGen:cs_addr_1\[255] = \CapSense_1:ClockGen:z0\[259]
Removing Lhs of wire \CapSense_1:ClockGen:cs_addr_0\[256] = \CapSense_1:ClockGen:inter_reset\[251]
Removing Lhs of wire \CapSense_1:ClockGen:prs_cs_addr_2\[290] = \CapSense_1:ClockGen:inter_reset\[251]
Removing Lhs of wire \CapSense_1:ClockGen:prs_cs_addr_1\[291] = zero[4]
Removing Lhs of wire \CapSense_1:ClockGen:prs_cs_addr_0\[292] = \CapSense_1:ClockGen:clock_detect_reg\[239]
Removing Lhs of wire \CapSense_1:ClockGen:tmp_ppulse\[376] = \CapSense_1:ClockGen:tmp_ppulse_reg\[373]
Removing Lhs of wire \CapSense_1:ClockGen:mesen\[381] = \CapSense_1:ClockGen:control_1\[248]
Removing Lhs of wire \CapSense_1:ClockGen:syncen\[382] = \CapSense_1:ClockGen:control_0\[249]
Removing Lhs of wire \CapSense_1:ClockGen:prescaler\[383] = \CapSense_1:ClockGen:tmp_ppulse_reg\[373]
Removing Lhs of wire \CapSense_1:ClockGen:bitstream\[384] = \CapSense_1:ClockGen:cmsb_reg\[367]
Removing Lhs of wire \CapSense_1:ClockGen:work_en\[387] = \CapSense_1:ClockGen:cstate_2\[378]
Removing Lhs of wire \CapSense_1:ClockGen:ch0en\[388] = \CapSense_1:ClockGen:control_2\[247]
Removing Lhs of wire \UART_Debug:Net_61\[429] = \UART_Debug:Net_9\[428]
Removing Lhs of wire \UART_Debug:BUART:tx_hd_send_break\[433] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:HalfDuplexSend\[434] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:FinalParityType_1\[435] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:FinalParityType_0\[436] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:FinalAddrMode_2\[437] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:FinalAddrMode_1\[438] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:FinalAddrMode_0\[439] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:tx_ctrl_mark\[440] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:reset_reg_dp\[441] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:tx_status_6\[501] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:tx_status_5\[502] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:tx_status_4\[503] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:tx_status_1\[505] = \UART_Debug:BUART:tx_fifo_empty\[466]
Removing Lhs of wire \UART_Debug:BUART:tx_status_3\[507] = \UART_Debug:BUART:tx_fifo_notfull\[465]
Removing Lhs of wire \UART_Debug:BUART:rx_count7_bit8_wire\[566] = zero[4]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[574] = \UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[585]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[576] = \UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[586]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[577] = \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[602]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[578] = \UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[616]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[579] = MODIN1_1[580]
Removing Rhs of wire MODIN1_1[580] = \UART_Debug:BUART:pollcount_1\[572]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[581] = MODIN1_0[582]
Removing Rhs of wire MODIN1_0[582] = \UART_Debug:BUART:pollcount_0\[575]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[588] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[589] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[590] = MODIN1_1[580]
Removing Lhs of wire MODIN2_1[591] = MODIN1_1[580]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[592] = MODIN1_0[582]
Removing Lhs of wire MODIN2_0[593] = MODIN1_0[582]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[594] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[595] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[596] = MODIN1_1[580]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[597] = MODIN1_0[582]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[598] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[599] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[604] = MODIN1_1[580]
Removing Lhs of wire MODIN3_1[605] = MODIN1_1[580]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[606] = MODIN1_0[582]
Removing Lhs of wire MODIN3_0[607] = MODIN1_0[582]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[608] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[609] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[610] = MODIN1_1[580]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[611] = MODIN1_0[582]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[612] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[613] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:rx_status_1\[620] = zero[4]
Removing Rhs of wire \UART_Debug:BUART:rx_status_2\[621] = \UART_Debug:BUART:rx_parity_error_status\[622]
Removing Rhs of wire \UART_Debug:BUART:rx_status_3\[623] = \UART_Debug:BUART:rx_stop_bit_error\[624]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[634] = \UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_0\[683]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[638] = \UART_Debug:BUART:sRX:MODULE_5:g1:a0:xneq\[705]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newa_6\[639] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newa_5\[640] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newa_4\[641] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newa_3\[642] = MODIN4_6[643]
Removing Rhs of wire MODIN4_6[643] = \UART_Debug:BUART:rx_count_6\[561]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newa_2\[644] = MODIN4_5[645]
Removing Rhs of wire MODIN4_5[645] = \UART_Debug:BUART:rx_count_5\[562]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newa_1\[646] = MODIN4_4[647]
Removing Rhs of wire MODIN4_4[647] = \UART_Debug:BUART:rx_count_4\[563]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newa_0\[648] = MODIN4_3[649]
Removing Rhs of wire MODIN4_3[649] = \UART_Debug:BUART:rx_count_3\[564]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newb_6\[650] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newb_5\[651] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newb_4\[652] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newb_3\[653] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newb_2\[654] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newb_1\[655] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newb_0\[656] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:dataa_6\[657] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:dataa_5\[658] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:dataa_4\[659] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:dataa_3\[660] = MODIN4_6[643]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:dataa_2\[661] = MODIN4_5[645]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:dataa_1\[662] = MODIN4_4[647]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:dataa_0\[663] = MODIN4_3[649]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:datab_6\[664] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:datab_5\[665] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:datab_4\[666] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:datab_3\[667] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:datab_2\[668] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:datab_1\[669] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:datab_0\[670] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_5:g1:a0:newa_0\[685] = \UART_Debug:BUART:rx_postpoll\[520]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_5:g1:a0:newb_0\[686] = \UART_Debug:BUART:rx_parity_bit\[637]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_5:g1:a0:dataa_0\[687] = \UART_Debug:BUART:rx_postpoll\[520]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_5:g1:a0:datab_0\[688] = \UART_Debug:BUART:rx_parity_bit\[637]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[689] = \UART_Debug:BUART:rx_postpoll\[520]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[690] = \UART_Debug:BUART:rx_parity_bit\[637]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[692] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[693] = \UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[691]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[694] = \UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[691]
Removing Lhs of wire tmpOE__Pin_Rx_Debug_net_0[716] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire tmpOE__Pin_Tx_Debug_net_0[721] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \UART_Net:Net_61\[728] = \UART_Net:Net_9\[727]
Removing Lhs of wire \UART_Net:BUART:tx_hd_send_break\[732] = zero[4]
Removing Lhs of wire \UART_Net:BUART:HalfDuplexSend\[733] = zero[4]
Removing Lhs of wire \UART_Net:BUART:FinalParityType_1\[734] = zero[4]
Removing Lhs of wire \UART_Net:BUART:FinalParityType_0\[735] = zero[4]
Removing Lhs of wire \UART_Net:BUART:FinalAddrMode_2\[736] = zero[4]
Removing Lhs of wire \UART_Net:BUART:FinalAddrMode_1\[737] = zero[4]
Removing Lhs of wire \UART_Net:BUART:FinalAddrMode_0\[738] = zero[4]
Removing Lhs of wire \UART_Net:BUART:tx_ctrl_mark\[739] = zero[4]
Removing Lhs of wire \UART_Net:BUART:reset_reg_dp\[740] = zero[4]
Removing Lhs of wire \UART_Net:BUART:tx_status_6\[800] = zero[4]
Removing Lhs of wire \UART_Net:BUART:tx_status_5\[801] = zero[4]
Removing Lhs of wire \UART_Net:BUART:tx_status_4\[802] = zero[4]
Removing Lhs of wire \UART_Net:BUART:tx_status_1\[804] = \UART_Net:BUART:tx_fifo_empty\[765]
Removing Lhs of wire \UART_Net:BUART:tx_status_3\[806] = \UART_Net:BUART:tx_fifo_notfull\[764]
Removing Lhs of wire \UART_Net:BUART:rx_count7_bit8_wire\[865] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\[873] = \UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[884]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\[875] = \UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[885]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[876] = \UART_Net:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[901]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[877] = \UART_Net:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[915]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[878] = \UART_Net:BUART:sRX:s23Poll:MODIN5_1\[879]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODIN5_1\[879] = \UART_Net:BUART:pollcount_1\[871]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[880] = \UART_Net:BUART:sRX:s23Poll:MODIN5_0\[881]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODIN5_0\[881] = \UART_Net:BUART:pollcount_0\[874]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[887] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[888] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[889] = \UART_Net:BUART:pollcount_1\[871]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODIN6_1\[890] = \UART_Net:BUART:pollcount_1\[871]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[891] = \UART_Net:BUART:pollcount_0\[874]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODIN6_0\[892] = \UART_Net:BUART:pollcount_0\[874]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[893] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[894] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[895] = \UART_Net:BUART:pollcount_1\[871]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[896] = \UART_Net:BUART:pollcount_0\[874]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[897] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[898] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[903] = \UART_Net:BUART:pollcount_1\[871]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODIN7_1\[904] = \UART_Net:BUART:pollcount_1\[871]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[905] = \UART_Net:BUART:pollcount_0\[874]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODIN7_0\[906] = \UART_Net:BUART:pollcount_0\[874]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[907] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[908] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[909] = \UART_Net:BUART:pollcount_1\[871]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[910] = \UART_Net:BUART:pollcount_0\[874]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[911] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \UART_Net:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[912] = zero[4]
Removing Lhs of wire \UART_Net:BUART:rx_status_1\[919] = zero[4]
Removing Rhs of wire \UART_Net:BUART:rx_status_2\[920] = \UART_Net:BUART:rx_parity_error_status\[921]
Removing Rhs of wire \UART_Net:BUART:rx_status_3\[922] = \UART_Net:BUART:rx_stop_bit_error\[923]
Removing Lhs of wire \UART_Net:BUART:sRX:cmp_vv_vv_MODGEN_9\[933] = \UART_Net:BUART:sRX:MODULE_9:g2:a0:lta_0\[982]
Removing Lhs of wire \UART_Net:BUART:sRX:cmp_vv_vv_MODGEN_10\[937] = \UART_Net:BUART:sRX:MODULE_10:g1:a0:xneq\[1004]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_9:g2:a0:newa_6\[938] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_9:g2:a0:newa_5\[939] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_9:g2:a0:newa_4\[940] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_9:g2:a0:newa_3\[941] = \UART_Net:BUART:sRX:MODIN8_6\[942]
Removing Lhs of wire \UART_Net:BUART:sRX:MODIN8_6\[942] = \UART_Net:BUART:rx_count_6\[860]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_9:g2:a0:newa_2\[943] = \UART_Net:BUART:sRX:MODIN8_5\[944]
Removing Lhs of wire \UART_Net:BUART:sRX:MODIN8_5\[944] = \UART_Net:BUART:rx_count_5\[861]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_9:g2:a0:newa_1\[945] = \UART_Net:BUART:sRX:MODIN8_4\[946]
Removing Lhs of wire \UART_Net:BUART:sRX:MODIN8_4\[946] = \UART_Net:BUART:rx_count_4\[862]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_9:g2:a0:newa_0\[947] = \UART_Net:BUART:sRX:MODIN8_3\[948]
Removing Lhs of wire \UART_Net:BUART:sRX:MODIN8_3\[948] = \UART_Net:BUART:rx_count_3\[863]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_9:g2:a0:newb_6\[949] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_9:g2:a0:newb_5\[950] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_9:g2:a0:newb_4\[951] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_9:g2:a0:newb_3\[952] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_9:g2:a0:newb_2\[953] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_9:g2:a0:newb_1\[954] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_9:g2:a0:newb_0\[955] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_9:g2:a0:dataa_6\[956] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_9:g2:a0:dataa_5\[957] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_9:g2:a0:dataa_4\[958] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_9:g2:a0:dataa_3\[959] = \UART_Net:BUART:rx_count_6\[860]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_9:g2:a0:dataa_2\[960] = \UART_Net:BUART:rx_count_5\[861]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_9:g2:a0:dataa_1\[961] = \UART_Net:BUART:rx_count_4\[862]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_9:g2:a0:dataa_0\[962] = \UART_Net:BUART:rx_count_3\[863]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_9:g2:a0:datab_6\[963] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_9:g2:a0:datab_5\[964] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_9:g2:a0:datab_4\[965] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_9:g2:a0:datab_3\[966] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_9:g2:a0:datab_2\[967] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_9:g2:a0:datab_1\[968] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_9:g2:a0:datab_0\[969] = zero[4]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_10:g1:a0:newa_0\[984] = \UART_Net:BUART:rx_postpoll\[819]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_10:g1:a0:newb_0\[985] = \UART_Net:BUART:rx_parity_bit\[936]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_10:g1:a0:dataa_0\[986] = \UART_Net:BUART:rx_postpoll\[819]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_10:g1:a0:datab_0\[987] = \UART_Net:BUART:rx_parity_bit\[936]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[988] = \UART_Net:BUART:rx_postpoll\[819]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[989] = \UART_Net:BUART:rx_parity_bit\[936]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[991] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[992] = \UART_Net:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[990]
Removing Lhs of wire \UART_Net:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[993] = \UART_Net:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[990]
Removing Lhs of wire tmpOE__Pin_Rx_Net_net_0[1015] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire tmpOE__Pin_Tx_Net_net_0[1020] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire tmpOE__Pin_ProxIR_1_net_0[1026] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \ADC_SAR_ProxIR:vp_ctl_0\[1037] = zero[4]
Removing Lhs of wire \ADC_SAR_ProxIR:vp_ctl_2\[1038] = zero[4]
Removing Lhs of wire \ADC_SAR_ProxIR:vn_ctl_1\[1039] = zero[4]
Removing Lhs of wire \ADC_SAR_ProxIR:vn_ctl_3\[1040] = zero[4]
Removing Lhs of wire \ADC_SAR_ProxIR:vp_ctl_1\[1041] = zero[4]
Removing Lhs of wire \ADC_SAR_ProxIR:vp_ctl_3\[1042] = zero[4]
Removing Lhs of wire \ADC_SAR_ProxIR:vn_ctl_0\[1043] = zero[4]
Removing Lhs of wire \ADC_SAR_ProxIR:vn_ctl_2\[1044] = zero[4]
Removing Lhs of wire \ADC_SAR_ProxIR:Net_188\[1047] = \ADC_SAR_ProxIR:Net_221\[1046]
Removing Lhs of wire \ADC_SAR_ProxIR:soc\[1052] = zero[4]
Removing Lhs of wire \TIA_PulseIn:Net_37\[1081] = zero[4]
Removing Lhs of wire \TIA_PulseIn:Net_52\[1082] = zero[4]
Removing Lhs of wire \TIA_PulseIn:Net_38\[1083] = zero[4]
Removing Lhs of wire \TIA_PulseIn:Net_39\[1084] = zero[4]
Removing Lhs of wire tmpOE__Pin_PulseIn_minus_IRD_C_net_0[1087] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire tmpOE__Pin_PulseRef_IRD_A_net_0[1093] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \IDAC8_PulseRed:Net_125\[1100] = zero[4]
Removing Lhs of wire \IDAC8_PulseRed:Net_158\[1101] = zero[4]
Removing Lhs of wire \IDAC8_PulseRed:Net_123\[1102] = zero[4]
Removing Lhs of wire \IDAC8_PulseRed:Net_194\[1107] = zero[4]
Removing Lhs of wire \IDAC8_PulseRed:Net_195\[1108] = zero[4]
Removing Lhs of wire tmpOE__Pin_PulseIR_Intensity_net_0[1110] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire tmpOE__Pin_PulseRed_Intensity_net_0[1116] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire tmpOE__Pin_PulseIn_plus_IRD_A_net_0[1125] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \Filter_PulseInBand:Net_1\[1130] = zero[4]
Removing Lhs of wire \Filter_PulseInBand:Net_4\[1132] = zero[4]
Removing Lhs of wire \Filter_PulseInBand:Net_5\[1133] = zero[4]
Removing Lhs of wire tmpOE__Pin_PulseIR_on_net_0[1142] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire tmpOE__Pin_PulseRed_on_net_0[1149] = tmpOE__Pin_DebugButton_net_0[67]
Removing Rhs of wire \PWM_PulseLEDs:PWMUDB:ctrl_enable\[1166] = \PWM_PulseLEDs:PWMUDB:control_7\[1167]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:hwCapture\[1179] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:hwEnable\[1180] = \PWM_PulseLEDs:PWMUDB:ctrl_enable\[1166]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:trig_out\[1184] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:runmode_enable\\R\[1186] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:runmode_enable\\S\[1187] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:final_enable\[1188] = \PWM_PulseLEDs:PWMUDB:runmode_enable\[1185]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:ltch_kill_reg\\R\[1192] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:ltch_kill_reg\\S\[1193] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:min_kill_reg\\R\[1195] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:min_kill_reg\\S\[1196] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:final_kill\[1199] = tmpOE__Pin_DebugButton_net_0[67]
Removing Rhs of wire \PWM_PulseLEDs:PWMUDB:pwm_db\[1201] = \PWM_PulseLEDs:PWMUDB:pwm1_i\[1202]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\\R\[1208] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\\S\[1209] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\\R\[1211] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\\S\[1212] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:ph1_reg_i\[1217] = \PWM_PulseLEDs:PWMUDB:ph1_i\[1215]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:ph2_reg_i\[1218] = \PWM_PulseLEDs:PWMUDB:ph2_i\[1216]
Removing Rhs of wire Net_601[1219] = \PWM_PulseLEDs:PWMUDB:ph1_i\[1215]
Removing Rhs of wire Net_520[1220] = \PWM_PulseLEDs:PWMUDB:ph2_i\[1216]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:db_csaddr_2\[1221] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:db_csaddr_1\[1222] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_1\[1257] = \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_1\[1494]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:add_vi_vv_MODGEN_11_0\[1259] = \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_0\[1495]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:dith_count_1\\R\[1260] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:dith_count_1\\S\[1261] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:dith_count_0\\R\[1262] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:dith_count_0\\S\[1263] = zero[4]
Removing Rhs of wire \PWM_PulseLEDs:PWMUDB:compare2\[1268] = \PWM_PulseLEDs:PWMUDB:cmp2_less\[1269]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:pwm_temp\[1272] = zero[4]
Removing Rhs of wire Net_485[1280] = \PWM_PulseLEDs:PWMUDB:pwm2_reg_i\[1278]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:status_6\[1281] = zero[4]
Removing Rhs of wire \PWM_PulseLEDs:PWMUDB:status_0\[1282] = \PWM_PulseLEDs:PWMUDB:cmp1_status_reg\[1283]
Removing Rhs of wire \PWM_PulseLEDs:PWMUDB:status_1\[1284] = \PWM_PulseLEDs:PWMUDB:cmp2_status_reg\[1285]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:status_2\[1286] = \PWM_PulseLEDs:PWMUDB:tc_i\[1158]
Removing Rhs of wire \PWM_PulseLEDs:PWMUDB:status_3\[1287] = \PWM_PulseLEDs:PWMUDB:fifo_full\[1288]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:status_4\[1289] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:cmp1_status_reg\\R\[1294] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:cmp1_status_reg\\S\[1295] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:cmp2_status_reg\\R\[1296] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:cmp2_status_reg\\S\[1297] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:final_kill_reg\\R\[1298] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:final_kill_reg\\S\[1299] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:cs_addr_2\[1304] = \PWM_PulseLEDs:PWMUDB:tc_i\[1158]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:cs_addr_1\[1305] = \PWM_PulseLEDs:PWMUDB:runmode_enable\[1185]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:cs_addr_0\[1306] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_23\[1376] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_22\[1377] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_21\[1378] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_20\[1379] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_19\[1380] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_18\[1381] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_17\[1382] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_16\[1383] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_15\[1384] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_14\[1385] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_13\[1386] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_12\[1387] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_11\[1388] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_10\[1389] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_9\[1390] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_8\[1391] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_7\[1392] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_6\[1393] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_5\[1394] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_4\[1395] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_3\[1396] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_2\[1397] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_1\[1398] = \PWM_PulseLEDs:PWMUDB:MODIN9_1\[1399]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODIN9_1\[1399] = \PWM_PulseLEDs:PWMUDB:dith_count_1\[1256]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:a_0\[1400] = \PWM_PulseLEDs:PWMUDB:MODIN9_0\[1401]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODIN9_0\[1401] = \PWM_PulseLEDs:PWMUDB:dith_count_0\[1258]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[1533] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[1534] = tmpOE__Pin_DebugButton_net_0[67]
Removing Rhs of wire Net_619[1543] = \ShiftReg_DelaySenseIR:bSR:so_32_0\[1654]
Removing Lhs of wire tmpOE__Pin_BrightLEDCool_net_0[1545] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \PrISM_LEDCool:ctrl_enable\[1551] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \PrISM_LEDCool:compare_type0\[1552] = zero[4]
Removing Lhs of wire \PrISM_LEDCool:compare_type1\[1553] = zero[4]
Removing Lhs of wire Net_589[1558] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire Net_590[1562] = zero[4]
Removing Lhs of wire \PrISM_LEDCool:cs_addr_2\[1563] = zero[4]
Removing Lhs of wire \PrISM_LEDCool:cs_addr_1\[1564] = \PrISM_LEDCool:reset_reg\[1561]
Removing Lhs of wire \PrISM_LEDCool:cs_addr_0\[1565] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \ShiftReg_DelaySenseIR:Net_350\[1605] = Net_601[1219]
Removing Rhs of wire \ShiftReg_DelaySenseIR:bSR:ctrl_clk_enable\[1608] = \ShiftReg_DelaySenseIR:bSR:control_0\[1609]
Removing Lhs of wire \ShiftReg_DelaySenseIR:bSR:status_2\[1621] = zero[4]
Removing Lhs of wire \ShiftReg_DelaySenseIR:bSR:status_0\[1622] = zero[4]
Removing Lhs of wire \ShiftReg_DelaySenseIR:bSR:final_load\[1623] = zero[4]
Removing Lhs of wire \ShiftReg_DelaySenseIR:bSR:status_1\[1624] = zero[4]
Removing Rhs of wire \ShiftReg_DelaySenseIR:bSR:status_3\[1625] = \ShiftReg_DelaySenseIR:bSR:f0_blk_stat_final\[1626]
Removing Rhs of wire \ShiftReg_DelaySenseIR:bSR:status_3\[1625] = \ShiftReg_DelaySenseIR:bSR:f0_blk_stat_32_3\[1636]
Removing Rhs of wire \ShiftReg_DelaySenseIR:bSR:status_4\[1627] = \ShiftReg_DelaySenseIR:bSR:f0_bus_stat_final\[1628]
Removing Rhs of wire \ShiftReg_DelaySenseIR:bSR:status_4\[1627] = \ShiftReg_DelaySenseIR:bSR:f0_bus_stat_32_3\[1637]
Removing Rhs of wire \ShiftReg_DelaySenseIR:bSR:status_5\[1629] = \ShiftReg_DelaySenseIR:bSR:f1_blk_stat_final\[1630]
Removing Rhs of wire \ShiftReg_DelaySenseIR:bSR:status_5\[1629] = \ShiftReg_DelaySenseIR:bSR:f1_blk_stat_32_3\[1638]
Removing Rhs of wire \ShiftReg_DelaySenseIR:bSR:status_6\[1631] = \ShiftReg_DelaySenseIR:bSR:f1_bus_stat_final\[1632]
Removing Rhs of wire \ShiftReg_DelaySenseIR:bSR:status_6\[1631] = \ShiftReg_DelaySenseIR:bSR:f1_bus_stat_32_3\[1639]
Removing Lhs of wire \ShiftReg_DelaySenseIR:bSR:reset\[1641] = zero[4]
Removing Lhs of wire \ShiftReg_DelaySenseIR:bSR:store\[1642] = zero[4]
Removing Lhs of wire tmpOE__Pin_BrightLEDWarm_net_0[1816] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire Net_643[1822] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire Net_644[1823] = zero[4]
Removing Lhs of wire \PrISM_LEDWarm:ctrl_enable\[1824] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \PrISM_LEDWarm:compare_type0\[1825] = zero[4]
Removing Lhs of wire \PrISM_LEDWarm:compare_type1\[1826] = zero[4]
Removing Lhs of wire \PrISM_LEDWarm:cs_addr_2\[1833] = zero[4]
Removing Lhs of wire \PrISM_LEDWarm:cs_addr_1\[1834] = \PrISM_LEDWarm:reset_reg\[1832]
Removing Lhs of wire \PrISM_LEDWarm:cs_addr_0\[1835] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire tmpOE__Pin_BrightLEDBlue_net_0[1875] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \USBUART_1:tmpOE__Dm_net_0\[1914] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \USBUART_1:tmpOE__Dp_1_net_0\[1920] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire Net_652[1925] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire Net_653[1926] = zero[4]
Removing Lhs of wire \PrISM_LEDBlue:ctrl_enable\[1927] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \PrISM_LEDBlue:compare_type0\[1928] = zero[4]
Removing Lhs of wire \PrISM_LEDBlue:compare_type1\[1929] = zero[4]
Removing Lhs of wire \PrISM_LEDBlue:cs_addr_2\[1936] = zero[4]
Removing Lhs of wire \PrISM_LEDBlue:cs_addr_1\[1937] = \PrISM_LEDBlue:reset_reg\[1935]
Removing Lhs of wire \PrISM_LEDBlue:cs_addr_0\[1938] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire tmpOE__Pin_Rx_Net_Enable_net_0[1978] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire tmpOE__Pin_Tx_Net_Enable_net_0[1984] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \CapSense_1:ClockGen:clock_detect_reg\\D\[1993] = \CapSense_1:ClockGen:clock_detect\[377]
Removing Lhs of wire \CapSense_1:ClockGen:tmp_ppulse_reg\\D\[1994] = \CapSense_1:ClockGen:tmp_ppulse_udb\[374]
Removing Lhs of wire \CapSense_1:ClockGen:tmp_ppulse_dly\\D\[1995] = \CapSense_1:ClockGen:tmp_ppulse_reg\[373]
Removing Lhs of wire \UART_Debug:BUART:reset_reg\\D\[1999] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:tx_bitclk\\D\[2004] = \UART_Debug:BUART:tx_bitclk_enable_pre\[452]
Removing Lhs of wire \UART_Debug:BUART:rx_bitclk\\D\[2014] = \UART_Debug:BUART:rx_bitclk_pre\[555]
Removing Lhs of wire \UART_Debug:BUART:rx_parity_error_pre\\D\[2023] = \UART_Debug:BUART:rx_parity_error_pre\[632]
Removing Lhs of wire \UART_Debug:BUART:rx_break_status\\D\[2024] = zero[4]
Removing Lhs of wire \UART_Net:BUART:reset_reg\\D\[2028] = zero[4]
Removing Lhs of wire \UART_Net:BUART:tx_bitclk\\D\[2033] = \UART_Net:BUART:tx_bitclk_enable_pre\[751]
Removing Lhs of wire \UART_Net:BUART:rx_bitclk\\D\[2043] = \UART_Net:BUART:rx_bitclk_pre\[854]
Removing Lhs of wire \UART_Net:BUART:rx_parity_error_pre\\D\[2052] = \UART_Net:BUART:rx_parity_error_pre\[931]
Removing Lhs of wire \UART_Net:BUART:rx_break_status\\D\[2053] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:tc_reg_i\\D\[2057] = \PWM_PulseLEDs:PWMUDB:tc_i\[1158]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:prevCapture\\D\[2058] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:trig_last\\D\[2059] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:ltch_kill_reg\\D\[2062] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:min_kill_reg\\D\[2063] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:pwm_db_reg\\D\[2064] = \PWM_PulseLEDs:PWMUDB:pwm_db\[1201]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:pwm_reg_i\\D\[2069] = \PWM_PulseLEDs:PWMUDB:pwm_i\[1273]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:pwm1_reg_i\\D\[2070] = \PWM_PulseLEDs:PWMUDB:pwm_db\[1201]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:pwm2_reg_i\\D\[2071] = \PWM_PulseLEDs:PWMUDB:pwm2_i\[1276]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:cmp1_status_reg\\D\[2072] = \PWM_PulseLEDs:PWMUDB:cmp1_status\[1292]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:cmp2_status_reg\\D\[2073] = \PWM_PulseLEDs:PWMUDB:cmp2_status\[1293]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:final_kill_reg\\D\[2074] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:prevCompare1\\D\[2075] = \PWM_PulseLEDs:PWMUDB:cmp1\[1270]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:prevCompare2\\D\[2076] = \PWM_PulseLEDs:PWMUDB:cmp2\[1271]
Removing Lhs of wire \PrISM_LEDCool:enable_final_reg\\D\[2078] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \PrISM_LEDCool:reset_reg\\D\[2079] = zero[4]
Removing Lhs of wire \ShiftReg_DelaySenseIR:bSR:load_reg\\D\[2081] = zero[4]
Removing Lhs of wire \PrISM_LEDWarm:enable_final_reg\\D\[2083] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \PrISM_LEDWarm:reset_reg\\D\[2084] = zero[4]
Removing Lhs of wire \PrISM_LEDBlue:enable_final_reg\\D\[2087] = tmpOE__Pin_DebugButton_net_0[67]
Removing Lhs of wire \PrISM_LEDBlue:reset_reg\\D\[2088] = zero[4]

------------------------------------------------------
Aliased 0 equations, 427 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__Pin_DebugButton_net_0' (cost = 0):
tmpOE__Pin_DebugButton_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\CapSense_1:Ioff_CH0\' (cost = 0):
\CapSense_1:Ioff_CH0\ <= (not \CapSense_1:MeasureCH0:cmp_in_reg\);

Note:  Expanding virtual equation for '\CapSense_1:MeasureCH0:int\' (cost = 5):
\CapSense_1:MeasureCH0:int\ <= ((\CapSense_1:MeasureCH0:zw0\ and \CapSense_1:MeasureCH0:zw1\));

Note:  Expanding virtual equation for '\CapSense_1:Net_1350\' (cost = 2):
\CapSense_1:Net_1350\ <= ((\CapSense_1:ClockGen:control_2\ and \CapSense_1:ClockGen:cstate_2\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:counter_load\' (cost = 3):
\UART_Debug:BUART:counter_load\ <= ((not \UART_Debug:BUART:tx_state_1\ and not \UART_Debug:BUART:tx_state_0\ and \UART_Debug:BUART:tx_bitclk\)
	OR (not \UART_Debug:BUART:tx_state_1\ and not \UART_Debug:BUART:tx_state_0\ and not \UART_Debug:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:tx_counter_tc\' (cost = 0):
\UART_Debug:BUART:tx_counter_tc\ <= (not \UART_Debug:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART_Debug:BUART:rx_addressmatch\' (cost = 0):
\UART_Debug:BUART:rx_addressmatch\ <= (\UART_Debug:BUART:rx_addressmatch2\
	OR \UART_Debug:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_Debug:BUART:rx_bitclk_pre\' (cost = 1):
\UART_Debug:BUART:rx_bitclk_pre\ <= ((not \UART_Debug:BUART:rx_count_2\ and not \UART_Debug:BUART:rx_count_1\ and not \UART_Debug:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_Debug:BUART:rx_bitclk_pre16x\ <= ((not \UART_Debug:BUART:rx_count_2\ and \UART_Debug:BUART:rx_count_1\ and \UART_Debug:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:rx_poll_bit1\' (cost = 1):
\UART_Debug:BUART:rx_poll_bit1\ <= ((not \UART_Debug:BUART:rx_count_2\ and not \UART_Debug:BUART:rx_count_1\ and \UART_Debug:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:rx_poll_bit2\' (cost = 1):
\UART_Debug:BUART:rx_poll_bit2\ <= ((not \UART_Debug:BUART:rx_count_2\ and not \UART_Debug:BUART:rx_count_1\ and not \UART_Debug:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:pollingrange\' (cost = 4):
\UART_Debug:BUART:pollingrange\ <= ((not \UART_Debug:BUART:rx_count_2\ and not \UART_Debug:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_Net:BUART:counter_load\' (cost = 3):
\UART_Net:BUART:counter_load\ <= ((not \UART_Net:BUART:tx_state_1\ and not \UART_Net:BUART:tx_state_0\ and \UART_Net:BUART:tx_bitclk\)
	OR (not \UART_Net:BUART:tx_state_1\ and not \UART_Net:BUART:tx_state_0\ and not \UART_Net:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART_Net:BUART:tx_counter_tc\' (cost = 0):
\UART_Net:BUART:tx_counter_tc\ <= (not \UART_Net:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART_Net:BUART:rx_addressmatch\' (cost = 0):
\UART_Net:BUART:rx_addressmatch\ <= (\UART_Net:BUART:rx_addressmatch2\
	OR \UART_Net:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_Net:BUART:rx_bitclk_pre\' (cost = 1):
\UART_Net:BUART:rx_bitclk_pre\ <= ((not \UART_Net:BUART:rx_count_2\ and not \UART_Net:BUART:rx_count_1\ and not \UART_Net:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Net:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_Net:BUART:rx_bitclk_pre16x\ <= ((not \UART_Net:BUART:rx_count_2\ and \UART_Net:BUART:rx_count_1\ and \UART_Net:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Net:BUART:rx_poll_bit1\' (cost = 1):
\UART_Net:BUART:rx_poll_bit1\ <= ((not \UART_Net:BUART:rx_count_2\ and not \UART_Net:BUART:rx_count_1\ and \UART_Net:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Net:BUART:rx_poll_bit2\' (cost = 1):
\UART_Net:BUART:rx_poll_bit2\ <= ((not \UART_Net:BUART:rx_count_2\ and not \UART_Net:BUART:rx_count_1\ and not \UART_Net:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Net:BUART:pollingrange\' (cost = 4):
\UART_Net:BUART:pollingrange\ <= ((not \UART_Net:BUART:rx_count_2\ and not \UART_Net:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_Net:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\' (cost = 0):
\UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ <= (not \UART_Net:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART_Net:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_Net:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (\UART_Net:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\UART_Net:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not \UART_Net:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART_Net:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\UART_Net:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\UART_Net:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\UART_Net:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\UART_Net:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\UART_Net:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\UART_Net:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\UART_Net:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\UART_Net:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (\UART_Net:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\UART_Net:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not \UART_Net:BUART:rx_count_6\ and not \UART_Net:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\UART_Net:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (\UART_Net:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\UART_Net:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not \UART_Net:BUART:rx_count_6\ and not \UART_Net:BUART:rx_count_4\)
	OR (not \UART_Net:BUART:rx_count_6\ and not \UART_Net:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_Net:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (\UART_Net:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\UART_Net:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not \UART_Net:BUART:rx_count_6\ and not \UART_Net:BUART:rx_count_4\)
	OR (not \UART_Net:BUART:rx_count_6\ and not \UART_Net:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:compare1\' (cost = 1):
\PWM_PulseLEDs:PWMUDB:compare1\ <= ((not \PWM_PulseLEDs:PWMUDB:cmp1_less\ and not \PWM_PulseLEDs:PWMUDB:cmp1_eq\));

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:cmp2\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:cmp2\ <= (\PWM_PulseLEDs:PWMUDB:compare2\);

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_PulseLEDs:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_0\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_0\ <= (not \PWM_PulseLEDs:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_PulseLEDs:PWMUDB:dith_count_1\ and \PWM_PulseLEDs:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PrISM_LEDCool:Pd0a\' (cost = 2):
\PrISM_LEDCool:Pd0a\ <= (\PrISM_LEDCool:cl0\
	OR \PrISM_LEDCool:ce0\);

Note:  Expanding virtual equation for '\PrISM_LEDCool:Pd0b\' (cost = 0):
\PrISM_LEDCool:Pd0b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_LEDCool:Pd1a\' (cost = 2):
\PrISM_LEDCool:Pd1a\ <= (\PrISM_LEDCool:cl1\
	OR \PrISM_LEDCool:ce1\);

Note:  Expanding virtual equation for '\PrISM_LEDCool:Pd1b\' (cost = 0):
\PrISM_LEDCool:Pd1b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_LEDWarm:Pd0a\' (cost = 2):
\PrISM_LEDWarm:Pd0a\ <= (\PrISM_LEDWarm:cl0\
	OR \PrISM_LEDWarm:ce0\);

Note:  Expanding virtual equation for '\PrISM_LEDWarm:Pd0b\' (cost = 0):
\PrISM_LEDWarm:Pd0b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_LEDWarm:Pd1a\' (cost = 2):
\PrISM_LEDWarm:Pd1a\ <= (\PrISM_LEDWarm:cl1\
	OR \PrISM_LEDWarm:ce1\);

Note:  Expanding virtual equation for '\PrISM_LEDWarm:Pd1b\' (cost = 0):
\PrISM_LEDWarm:Pd1b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_LEDBlue:Pd0a\' (cost = 2):
\PrISM_LEDBlue:Pd0a\ <= (\PrISM_LEDBlue:cl0\
	OR \PrISM_LEDBlue:ce0\);

Note:  Expanding virtual equation for '\PrISM_LEDBlue:Pd0b\' (cost = 0):
\PrISM_LEDBlue:Pd0b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_LEDBlue:Pd1a\' (cost = 2):
\PrISM_LEDBlue:Pd1a\ <= (\PrISM_LEDBlue:cl1\
	OR \PrISM_LEDBlue:ce1\);

Note:  Expanding virtual equation for '\PrISM_LEDBlue:Pd1b\' (cost = 0):
\PrISM_LEDBlue:Pd1b\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\CapSense_1:MeasureCH0:win_enable\' (cost = 8):
\CapSense_1:MeasureCH0:win_enable\ <= ((not \CapSense_1:MeasureCH0:zw0\ and \CapSense_1:MeasureCH0:wndState_2\)
	OR (not \CapSense_1:MeasureCH0:zw1\ and \CapSense_1:MeasureCH0:wndState_2\));

Note:  Expanding virtual equation for '\CapSense_1:MeasureCH0:cnt_enable\' (cost = 6):
\CapSense_1:MeasureCH0:cnt_enable\ <= ((not \CapSense_1:MeasureCH0:cmp_in_reg\ and not \CapSense_1:MeasureCH0:zw0\ and \CapSense_1:MeasureCH0:wndState_2\)
	OR (not \CapSense_1:MeasureCH0:cmp_in_reg\ and not \CapSense_1:MeasureCH0:zw1\ and \CapSense_1:MeasureCH0:wndState_2\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\UART_Net:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not \UART_Net:BUART:pollcount_1\ and not \UART_Net:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\UART_Net:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not \UART_Net:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\' (cost = 2):
\UART_Net:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ <= ((not \UART_Net:BUART:pollcount_0\ and \UART_Net:BUART:pollcount_1\)
	OR (not \UART_Net:BUART:pollcount_1\ and \UART_Net:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:cmp1\' (cost = 2):
\PWM_PulseLEDs:PWMUDB:cmp1\ <= ((not \PWM_PulseLEDs:PWMUDB:cmp1_less\ and not \PWM_PulseLEDs:PWMUDB:cmp1_eq\));

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_1\' (cost = 2):
\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:s_1\ <= ((not \PWM_PulseLEDs:PWMUDB:dith_count_0\ and \PWM_PulseLEDs:PWMUDB:dith_count_1\)
	OR (not \PWM_PulseLEDs:PWMUDB:dith_count_1\ and \PWM_PulseLEDs:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_Debug:BUART:rx_postpoll\' (cost = 72):
\UART_Debug:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_45 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_45 and not MODIN1_1 and not \UART_Debug:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_Debug:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_Debug:BUART:rx_parity_bit\)
	OR (Net_45 and MODIN1_0 and \UART_Debug:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_45 and not MODIN1_1 and not \UART_Debug:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_Debug:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_Debug:BUART:rx_parity_bit\)
	OR (Net_45 and MODIN1_0 and \UART_Debug:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_Net:BUART:rx_postpoll\' (cost = 72):
\UART_Net:BUART:rx_postpoll\ <= (\UART_Net:BUART:pollcount_1\
	OR (Net_58 and \UART_Net:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_Net:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_Net:BUART:pollcount_1\ and not Net_58 and not \UART_Net:BUART:rx_parity_bit\)
	OR (not \UART_Net:BUART:pollcount_1\ and not \UART_Net:BUART:pollcount_0\ and not \UART_Net:BUART:rx_parity_bit\)
	OR (\UART_Net:BUART:pollcount_1\ and \UART_Net:BUART:rx_parity_bit\)
	OR (Net_58 and \UART_Net:BUART:pollcount_0\ and \UART_Net:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_Net:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_Net:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_Net:BUART:pollcount_1\ and not Net_58 and not \UART_Net:BUART:rx_parity_bit\)
	OR (not \UART_Net:BUART:pollcount_1\ and not \UART_Net:BUART:pollcount_0\ and not \UART_Net:BUART:rx_parity_bit\)
	OR (\UART_Net:BUART:pollcount_1\ and \UART_Net:BUART:rx_parity_bit\)
	OR (Net_58 and \UART_Net:BUART:pollcount_0\ and \UART_Net:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:pwm_db\' (cost = 8):
\PWM_PulseLEDs:PWMUDB:pwm_db\ <= ((not \PWM_PulseLEDs:PWMUDB:cmp1_less\ and not \PWM_PulseLEDs:PWMUDB:cmp1_eq\ and \PWM_PulseLEDs:PWMUDB:ctrl_enable\));

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:db_edge_rise\' (cost = 2):
\PWM_PulseLEDs:PWMUDB:db_edge_rise\ <= ((not \PWM_PulseLEDs:PWMUDB:pwm_db_reg\ and not \PWM_PulseLEDs:PWMUDB:cmp1_less\ and not \PWM_PulseLEDs:PWMUDB:cmp1_eq\ and \PWM_PulseLEDs:PWMUDB:ctrl_enable\));

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:db_edge_fall\' (cost = 6):
\PWM_PulseLEDs:PWMUDB:db_edge_fall\ <= ((not \PWM_PulseLEDs:PWMUDB:ctrl_enable\ and \PWM_PulseLEDs:PWMUDB:pwm_db_reg\)
	OR (\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ and \PWM_PulseLEDs:PWMUDB:cmp1_less\)
	OR (\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ and \PWM_PulseLEDs:PWMUDB:cmp1_eq\));

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:db_ph1_run\' (cost = 6):
\PWM_PulseLEDs:PWMUDB:db_ph1_run\ <= (\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\
	OR (not \PWM_PulseLEDs:PWMUDB:pwm_db_reg\ and not \PWM_PulseLEDs:PWMUDB:cmp1_less\ and not \PWM_PulseLEDs:PWMUDB:cmp1_eq\ and \PWM_PulseLEDs:PWMUDB:ctrl_enable\));

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:db_ph2_run\' (cost = 10):
\PWM_PulseLEDs:PWMUDB:db_ph2_run\ <= (\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\
	OR (not \PWM_PulseLEDs:PWMUDB:ctrl_enable\ and \PWM_PulseLEDs:PWMUDB:pwm_db_reg\)
	OR (\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ and \PWM_PulseLEDs:PWMUDB:cmp1_less\)
	OR (\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ and \PWM_PulseLEDs:PWMUDB:cmp1_eq\));

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for 'Net_601' (cost = 5):
Net_601 <= ((not \PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ and not \PWM_PulseLEDs:PWMUDB:cmp1_less\ and not \PWM_PulseLEDs:PWMUDB:cmp1_eq\ and \PWM_PulseLEDs:PWMUDB:ctrl_enable\ and \PWM_PulseLEDs:PWMUDB:pwm_db_reg\));

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 117 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_Debug:BUART:rx_status_0\ to zero
Aliasing \UART_Debug:BUART:rx_status_6\ to zero
Aliasing \UART_Net:BUART:rx_status_0\ to zero
Aliasing \UART_Net:BUART:rx_status_6\ to zero
Aliasing \PWM_PulseLEDs:PWMUDB:pwm_i\ to zero
Aliasing \PWM_PulseLEDs:PWMUDB:final_capture\ to zero
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_Debug:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_Debug:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_Debug:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_Net:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_Net:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_Net:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \CapSense_1:IdacCH0:Net_123\[115] = \CapSense_1:MeasureCH0:cmp_in_reg\[148]
Removing Rhs of wire \UART_Debug:BUART:rx_bitclk_enable\[519] = \UART_Debug:BUART:rx_bitclk\[567]
Removing Lhs of wire \UART_Debug:BUART:rx_status_0\[618] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:rx_status_6\[627] = zero[4]
Removing Rhs of wire \UART_Net:BUART:rx_bitclk_enable\[818] = \UART_Net:BUART:rx_bitclk\[866]
Removing Lhs of wire \UART_Net:BUART:rx_status_0\[917] = zero[4]
Removing Lhs of wire \UART_Net:BUART:rx_status_6\[926] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:pwm_i\[1273] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:final_capture\[1307] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\[1504] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\[1514] = zero[4]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\[1524] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:tx_ctrl_mark_last\\D\[2006] = \UART_Debug:BUART:tx_ctrl_mark_last\[510]
Removing Lhs of wire \UART_Debug:BUART:rx_markspace_status\\D\[2018] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:rx_parity_error_status\\D\[2019] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:rx_addr_match_status\\D\[2021] = zero[4]
Removing Lhs of wire \UART_Debug:BUART:rx_markspace_pre\\D\[2022] = \UART_Debug:BUART:rx_markspace_pre\[631]
Removing Lhs of wire \UART_Debug:BUART:rx_parity_bit\\D\[2027] = \UART_Debug:BUART:rx_parity_bit\[637]
Removing Lhs of wire \UART_Net:BUART:tx_ctrl_mark_last\\D\[2035] = \UART_Net:BUART:tx_ctrl_mark_last\[809]
Removing Lhs of wire \UART_Net:BUART:rx_markspace_status\\D\[2047] = zero[4]
Removing Lhs of wire \UART_Net:BUART:rx_parity_error_status\\D\[2048] = zero[4]
Removing Lhs of wire \UART_Net:BUART:rx_addr_match_status\\D\[2050] = zero[4]
Removing Lhs of wire \UART_Net:BUART:rx_markspace_pre\\D\[2051] = \UART_Net:BUART:rx_markspace_pre\[930]
Removing Lhs of wire \UART_Net:BUART:rx_parity_bit\\D\[2056] = \UART_Net:BUART:rx_parity_bit\[936]
Removing Lhs of wire \PWM_PulseLEDs:PWMUDB:runmode_enable\\D\[2060] = \PWM_PulseLEDs:PWMUDB:ctrl_enable\[1166]

------------------------------------------------------
Aliased 0 equations, 25 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_Debug:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_Debug:BUART:rx_parity_bit\ and Net_45 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \UART_Debug:BUART:rx_parity_bit\)
	OR (not Net_45 and not MODIN1_1 and \UART_Debug:BUART:rx_parity_bit\)
	OR (not \UART_Debug:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\UART_Net:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \UART_Net:BUART:rx_parity_bit\ and Net_58 and \UART_Net:BUART:pollcount_0\)
	OR (not \UART_Net:BUART:pollcount_1\ and not \UART_Net:BUART:pollcount_0\ and \UART_Net:BUART:rx_parity_bit\)
	OR (not \UART_Net:BUART:pollcount_1\ and not Net_58 and \UART_Net:BUART:rx_parity_bit\)
	OR (not \UART_Net:BUART:rx_parity_bit\ and \UART_Net:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mike\Documents\PulseSensor\Pulser1.cydsn\Pulser1.cyprj -dcpsoc3 Pulser1.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 10s.299ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.2.0.293, Family: PSoC3, Started at: Friday, 04 January 2013 18:18:00
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mike\Documents\PulseSensor\Pulser1.cydsn\Pulser1.cyprj -d CY8C5568AXI-060 Pulser1.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.089ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_PulseLEDs:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_PulseLEDs:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_PulseLEDs:PWMUDB:pwm_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_PulseLEDs:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PrISM_LEDBlue:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \PrISM_LEDCool:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \PrISM_LEDWarm:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \ShiftReg_DelaySenseIR:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_Debug:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_Debug:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Debug:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Debug:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Debug:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_Net:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_Net:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Net:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Net:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Net:BUART:rx_status_2\ from registered to combinatorial
Assigning clock CapSense_1_Clock_tmp to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_PulseIn_Ext_CP_Clk'. Fanout=1, Signal=\ADC_PulseIn:Net_487\
    Digital Clock 1: Automatic-assigning  clock 'CapSense_1_IntClock'. Fanout=5, Signal=\CapSense_1:clk\
    Digital Clock 2: Automatic-assigning  clock 'UART_Debug_IntClock'. Fanout=1, Signal=\UART_Debug:Net_9\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_PulseIn_theACLK'. Fanout=1, Signal=\ADC_PulseIn:Net_40\
    Analog  Clock 1: Automatic-assigning  clock 'ADC_SAR_ProxIR_theACLK'. Fanout=2, Signal=\ADC_SAR_ProxIR:Net_221\
    Digital Clock 3: Automatic-assigning  clock 'UART_Net_IntClock'. Fanout=1, Signal=\UART_Net:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'Prism_LED_Clock'. Fanout=6, Signal=Net_577
    Digital Clock 5: Automatic-assigning  clock 'Clock_PWM_PulseLEDs'. Fanout=2, Signal=Net_266
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_637:macrocell'
    Removed unused cell/equation 'Net_645:macrocell'
    Removed unused cell/equation 'Net_654:macrocell'
    Removed unused cell/equation 'Net_67:macrocell'
    Removed unused cell/equation 'Net_89:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:pwm_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\ShiftReg_DelaySenseIR:bSR:load_reg\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation 'Net_637D:macrocell'
    Removed unused cell/equation 'Net_645D:macrocell'
    Removed unused cell/equation 'Net_654D:macrocell'
    Removed unused cell/equation 'Net_67D:macrocell'
    Removed unused cell/equation 'Net_89D:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:sc_kill_tmp\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \CapSense_1:ClockGen:ClkPrs_TDM\: with output requested to be synchronous
        ClockIn: CapSense_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \CapSense_1:ClockGen:clock_detect_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: CapSense_1_IntClock, EnableOut: \CapSense_1:ClockGen:clock_detect_reg\:macrocell.q
    UDB Clk/Enable \CapSense_1:ClockGen:ClkSync1\: with output requested to be synchronous
        ClockIn: CapSense_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \CapSense_1:ClockGen:ClkSync2\: with output requested to be synchronous
        ClockIn: CapSense_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \CapSense_1:MeasureCH0:ClkSync2\: with output requested to be synchronous
        ClockIn: CapSense_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \CapSense_1:ClockGen:ScanSpeed\:count7cell.tc was determined to be synchronous to ClockIn
        ClockOut: CapSense_1_IntClock, EnableOut: \CapSense_1:ClockGen:ScanSpeed\:count7cell.tc
    UDB Clk/Enable \CapSense_1:MeasureCH0:ClkSync\: with output requested to be synchronous
        ClockIn: CapSense_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_PulseLEDs:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM_PulseLEDs was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM_PulseLEDs, EnableOut: Constant 1
    UDB Clk/Enable \PrISM_LEDBlue:ClkSync\: with output requested to be synchronous
        ClockIn: Prism_LED_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \PrISM_LEDBlue:enable_final_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: Prism_LED_Clock, EnableOut: \PrISM_LEDBlue:enable_final_reg\:macrocell.q
    UDB Clk/Enable \PrISM_LEDBlue:CtlClkSync\: with output requested to be synchronous
        ClockIn: Prism_LED_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Prism_LED_Clock, EnableOut: Constant 1
    UDB Clk/Enable \PrISM_LEDCool:ClkSync\: with output requested to be synchronous
        ClockIn: Prism_LED_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \PrISM_LEDCool:enable_final_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: Prism_LED_Clock, EnableOut: \PrISM_LEDCool:enable_final_reg\:macrocell.q
    UDB Clk/Enable \PrISM_LEDCool:CtlClkSync\: with output requested to be synchronous
        ClockIn: Prism_LED_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Prism_LED_Clock, EnableOut: Constant 1
    UDB Clk/Enable \PrISM_LEDWarm:ClkSync\: with output requested to be synchronous
        ClockIn: Prism_LED_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \PrISM_LEDWarm:enable_final_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: Prism_LED_Clock, EnableOut: \PrISM_LEDWarm:enable_final_reg\:macrocell.q
    UDB Clk/Enable \PrISM_LEDWarm:CtlClkSync\: with output requested to be synchronous
        ClockIn: Prism_LED_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Prism_LED_Clock, EnableOut: Constant 1
    UDB Clk/Enable \ShiftReg_DelaySenseIR:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Clock_PWM_PulseLEDs was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM_PulseLEDs, EnableOut: Constant 1
    UDB Clk/Enable \UART_Debug:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_Debug_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_Debug_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_Net:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_Net_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_Net_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_585D:macrocell'
    Removed unused cell/equation 'Net_640D:macrocell'
    Removed unused cell/equation 'Net_649D:macrocell'
    Removed unused cell/equation '\CapSense_1:ClockGen:clock_detect\:macrocell'
    Removed unused cell/equation '\CapSense_1:ClockGen:cstate_0\\D\:macrocell'
    Removed unused cell/equation '\CapSense_1:ClockGen:cstate_1\\D\:macrocell'
    Removed unused cell/equation '\CapSense_1:ClockGen:cstate_2\\D\:macrocell'
    Removed unused cell/equation '\CapSense_1:ClockGen:tmp_ppulse_udb\:macrocell'
    Removed unused cell/equation '\CapSense_1:MeasureCH0:wndState_0\\D\:macrocell'
    Removed unused cell/equation '\CapSense_1:MeasureCH0:wndState_1\\D\:macrocell'
    Removed unused cell/equation '\CapSense_1:MeasureCH0:wndState_2\\D\:macrocell'
    Removed unused cell/equation '\CapSense_1:MeasureCH0:wndState_3\\D\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:cmp1\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:cmp2_status\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\\D\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\\D\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:pwm2_i\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:pwm_db\:macrocell'
    Removed unused cell/equation '\PrISM_LEDBlue:reset_reg\:macrocell'
    Removed unused cell/equation '\PrISM_LEDCool:reset_reg\:macrocell'
    Removed unused cell/equation '\PrISM_LEDWarm:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_Debug:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_Net:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \PrISM_LEDWarm:enable_final_reg\, Duplicate of \PrISM_LEDBlue:enable_final_reg\ 
    MacroCell: Name=\PrISM_LEDWarm:enable_final_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_577) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PrISM_LEDWarm:enable_final_reg\ (fanout=2)

    Removing \PrISM_LEDCool:enable_final_reg\, Duplicate of \PrISM_LEDBlue:enable_final_reg\ 
    MacroCell: Name=\PrISM_LEDCool:enable_final_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_577) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PrISM_LEDCool:enable_final_reg\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_Net:BUART:tx_parity_bit\, Duplicate of \UART_Net:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Net:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Net:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_Net:BUART:tx_mark\, Duplicate of \UART_Net:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Net:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Net:BUART:tx_mark\ (fanout=0)

    Removing \UART_Net:BUART:tx_ctrl_mark_last\, Duplicate of \UART_Net:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Net:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Net:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_Net:BUART:rx_state_1\, Duplicate of \UART_Net:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Net:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Net:BUART:rx_state_1\ (fanout=8)

    Removing \UART_Net:BUART:rx_parity_error_pre\, Duplicate of \UART_Net:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Net:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Net:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_Net:BUART:rx_parity_bit\, Duplicate of \UART_Net:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Net:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Net:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_Net:BUART:rx_markspace_pre\, Duplicate of \UART_Net:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Net:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Net:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_Debug:BUART:tx_parity_bit\, Duplicate of \UART_Debug:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Debug:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_Debug:BUART:tx_mark\, Duplicate of \UART_Debug:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Debug:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:tx_mark\ (fanout=0)

    Removing \UART_Debug:BUART:tx_ctrl_mark_last\, Duplicate of \UART_Debug:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Debug:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_Debug:BUART:rx_state_1\, Duplicate of \UART_Debug:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Debug:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:rx_state_1\ (fanout=8)

    Removing \UART_Debug:BUART:rx_parity_error_pre\, Duplicate of \UART_Debug:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Debug:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_Debug:BUART:rx_parity_bit\, Duplicate of \UART_Debug:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Debug:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_Debug:BUART:rx_markspace_pre\, Duplicate of \UART_Debug:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Debug:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:rx_markspace_pre\ (fanout=0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_PulseLEDs:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_BrightLEDBlue(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_BrightLEDBlue(0)__PA ,
            input => Net_649 ,
            pad => Pin_BrightLEDBlue(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_BrightLEDCool(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_BrightLEDCool(0)__PA ,
            input => Net_585 ,
            pad => Pin_BrightLEDCool(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_BrightLEDWarm(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_BrightLEDWarm(0)__PA ,
            input => Net_640 ,
            pad => Pin_BrightLEDWarm(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_DebugButton(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_DebugButton(0)__PA ,
            pad => Pin_DebugButton(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_DebugLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_DebugLED(0)__PA ,
            pad => Pin_DebugLED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_ProxIR_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_ProxIR_1(0)__PA ,
            analog_term => Net_101 ,
            pad => Pin_ProxIR_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PulseIR_Intensity(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PulseIR_Intensity(0)__PA ,
            analog_term => Net_139 ,
            pad => Pin_PulseIR_Intensity(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PulseIR_on(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PulseIR_on(0)__PA ,
            input => Net_724 ,
            pad => Pin_PulseIR_on(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PulseIn_minus_IRD_C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PulseIn_minus_IRD_C(0)__PA ,
            analog_term => Net_184 ,
            pad => Pin_PulseIn_minus_IRD_C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PulseIn_plus_IRD_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PulseIn_plus_IRD_A(0)__PA ,
            analog_term => Net_148 ,
            pad => Pin_PulseIn_plus_IRD_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PulseRed_Intensity(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PulseRed_Intensity(0)__PA ,
            analog_term => Net_140 ,
            pad => Pin_PulseRed_Intensity(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PulseRed_on(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PulseRed_on(0)__PA ,
            input => Net_604 ,
            pad => Pin_PulseRed_on(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PulseRef_IRD_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PulseRef_IRD_A(0)__PA ,
            analog_term => \Opamp_PulseRef:Net_29\ ,
            pad => Pin_PulseRef_IRD_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PylonType0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PylonType0(0)__PA ,
            pad => Pin_PylonType0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PylonType1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PylonType1(0)__PA ,
            pad => Pin_PylonType1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Rx_Debug(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Rx_Debug(0)__PA ,
            fb => Net_45 ,
            pad => Pin_Rx_Debug(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Rx_Net(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Rx_Net(0)__PA ,
            fb => Net_58 ,
            pad => Pin_Rx_Net(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Rx_Net_Enable(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Rx_Net_Enable(0)__PA ,
            pad => Pin_Rx_Net_Enable(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Tx_Debug(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Tx_Debug(0)__PA ,
            input => Net_40 ,
            pad => Pin_Tx_Debug(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Tx_Net(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Tx_Net(0)__PA ,
            input => Net_53 ,
            pad => Pin_Tx_Net(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Tx_Net_Enable(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Tx_Net_Enable(0)__PA ,
            pad => Pin_Tx_Net_Enable(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:CmodCH0(0)\
        Attributes:
            Alias: Cmod_CH0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:CmodCH0(0)\__PA ,
            analog_term => \CapSense_1:Net_2149\ ,
            pad => \CapSense_1:CmodCH0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:PortCH0(0)\
        Attributes:
            Alias: ProximitySensor0_0__PROX
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:PortCH0(0)\__PA ,
            pad => \CapSense_1:PortCH0(0)_PAD\ ,
            analog_term => \CapSense_1:Net_1410_0\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_1:PortCH0(1)\
        Attributes:
            Alias: ProximitySensor1_0__PROX
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_1:PortCH0(1)\__PA ,
            pad => \CapSense_1:PortCH0(1)_PAD\ ,
            analog_term => \CapSense_1:Net_1410_1\ );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dm(0)\__PA ,
            analog_term => \USBUART_1:Net_597\ ,
            pad => \USBUART_1:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dp_1(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dp_1(0)\__PA ,
            analog_term => \USBUART_1:Net_1000\ ,
            pad => \USBUART_1:Dp_1(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              !MODIN1_0 * Net_45_SYNCOUT
            + !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              MODIN1_0 * !Net_45_SYNCOUT
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              !MODIN1_1 * MODIN1_0 * Net_45_SYNCOUT
            + !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
            + !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              MODIN1_1 * !Net_45_SYNCOUT
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=Net_40, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:txn\
        );
        Output = Net_40 (fanout=1)

    MacroCell: Name=Net_485, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              \PWM_PulseLEDs:PWMUDB:compare2\
        );
        Output = Net_485 (fanout=1)

    MacroCell: Name=Net_520, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              !\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\
            + !\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\ * 
              \PWM_PulseLEDs:PWMUDB:cmp1_less\
            + !\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\ * 
              \PWM_PulseLEDs:PWMUDB:cmp1_eq\
        );
        Output = Net_520 (fanout=1)

    MacroCell: Name=Net_53, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:txn\
        );
        Output = Net_53 (fanout=1)

    MacroCell: Name=Net_585, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_577) => Global
            Clock Enable: PosEdge(\PrISM_LEDBlue:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_LEDCool:ce0\ * !\PrISM_LEDCool:cl0\
        );
        Output = Net_585 (fanout=1)

    MacroCell: Name=Net_601, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              \PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_less\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_eq\
        );
        Output = Net_601 (fanout=4)

    MacroCell: Name=Net_604, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_485
        );
        Output = Net_604 (fanout=1)

    MacroCell: Name=Net_640, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_577) => Global
            Clock Enable: PosEdge(\PrISM_LEDBlue:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_LEDWarm:ce0\ * !\PrISM_LEDWarm:cl0\
        );
        Output = Net_640 (fanout=1)

    MacroCell: Name=Net_649, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_577) => Global
            Clock Enable: PosEdge(\PrISM_LEDBlue:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_LEDBlue:ce0\ * !\PrISM_LEDBlue:cl0\
        );
        Output = Net_649 (fanout=1)

    MacroCell: Name=Net_724, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              \PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_less\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_eq\
        );
        Output = Net_724 (fanout=1)

    MacroCell: Name=\CapSense_1:ClockGen:clock_detect_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_1:ClockGen:tmp_ppulse_reg\ * 
              !\CapSense_1:ClockGen:tmp_ppulse_dly\
        );
        Output = \CapSense_1:ClockGen:clock_detect_reg\ (fanout=2)

    MacroCell: Name=\CapSense_1:ClockGen:cstate_2\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:mrst\ * \CapSense_1:ClockGen:control_0\ * 
              !\CapSense_1:ClockGen:inter_reset\ * 
              \CapSense_1:ClockGen:cstate_2\
            + \CapSense_1:mrst\ * \CapSense_1:ClockGen:control_1\ * 
              !\CapSense_1:ClockGen:inter_reset\ * 
              !\CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:ClockGen:cstate_2\ (fanout=5)

    MacroCell: Name=\CapSense_1:ClockGen:inter_reset\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense_1:mrst\ * \CapSense_1:ClockGen:control_0\ * 
              !\CapSense_1:ClockGen:inter_reset\ * 
              !\CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:ClockGen:inter_reset\ (fanout=7)

    MacroCell: Name=\CapSense_1:ClockGen:tmp_ppulse_dly\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_1:ClockGen:tmp_ppulse_reg\
        );
        Output = \CapSense_1:ClockGen:tmp_ppulse_dly\ (fanout=1)

    MacroCell: Name=\CapSense_1:ClockGen:tmp_ppulse_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\CapSense_1:ClockGen:ppulse_equal\ * 
              !\CapSense_1:ClockGen:ppulse_less\
        );
        Output = \CapSense_1:ClockGen:tmp_ppulse_reg\ (fanout=3)

    MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_cnt_0\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CapSense_1:IdacCH0:Net_123\ * !\CapSense_1:MeasureCH0:zw0\ * 
              \CapSense_1:MeasureCH0:zc1\ * 
              \CapSense_1:MeasureCH0:wndState_2\
            + !\CapSense_1:IdacCH0:Net_123\ * !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:zc1\ * 
              \CapSense_1:MeasureCH0:wndState_2\
            + \CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_cnt_0\ (fanout=1)

    MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_cnt_1\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:IdacCH0:Net_123\ * !\CapSense_1:MeasureCH0:zw0\ * 
              \CapSense_1:MeasureCH0:zc0\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
            + !\CapSense_1:IdacCH0:Net_123\ * !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:zc0\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_cnt_1\ (fanout=1)

    MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_cnt_2\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:IdacCH0:Net_123\ * !\CapSense_1:MeasureCH0:zw0\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
            + !\CapSense_1:IdacCH0:Net_123\ * !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_cnt_2\ (fanout=1)

    MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_win_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:MeasureCH0:zw0\ * \CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:wndState_2\
            + \CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_win_0\ (fanout=1)

    MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_win_1\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_1:MeasureCH0:zw0\ * !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_win_1\ (fanout=1)

    MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_win_2\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:MeasureCH0:zw0\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
            + !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_win_2\ (fanout=1)

    MacroCell: Name=\CapSense_1:MeasureCH0:wndState_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense_1:mrst\ * !\CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\ * 
              \CapSense_1:ClockGen:control_2\ * 
              \CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:MeasureCH0:wndState_0\ (fanout=10)

    MacroCell: Name=\CapSense_1:MeasureCH0:wndState_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CapSense_1:DigitalClk\ * !\CapSense_1:mrst\ * 
              !\CapSense_1:MeasureCH0:wndState_2\ * 
              \CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
            + !\CapSense_1:MeasureCH0:zw0\ * !\CapSense_1:mrst\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
            + !\CapSense_1:MeasureCH0:zw1\ * !\CapSense_1:mrst\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
            + !\CapSense_1:mrst\ * !\CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              \CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
        );
        Output = \CapSense_1:MeasureCH0:wndState_1\ (fanout=4)

    MacroCell: Name=\CapSense_1:MeasureCH0:wndState_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_1:DigitalClk\ * !\CapSense_1:mrst\ * 
              !\CapSense_1:MeasureCH0:wndState_2\ * 
              \CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
        );
        Output = \CapSense_1:MeasureCH0:wndState_2\ (fanout=10)

    MacroCell: Name=\CapSense_1:Net_1603\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \CapSense_1:MeasureCH0:zw0\ * \CapSense_1:MeasureCH0:zw1\ * 
              !\CapSense_1:mrst\ * \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
            + !\CapSense_1:mrst\ * !\CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * \CapSense_1:Net_1603\ * 
              \CapSense_1:ClockGen:control_2\ * 
              \CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:Net_1603\ (fanout=5)

    MacroCell: Name=\CapSense_1:PreChargeClk\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:ClockGen:control_4\ * 
              \CapSense_1:ClockGen:tmp_ppulse_reg\
            + \CapSense_1:ClockGen:control_4\ * 
              \CapSense_1:ClockGen:cmsb_reg\
        );
        Output = \CapSense_1:PreChargeClk\ (fanout=1)

    MacroCell: Name=\CapSense_1:mrst\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:mrst\ * \CapSense_1:ClockGen:inter_reset\ * 
              !\CapSense_1:ClockGen:cstate_2\
            + \CapSense_1:mrst\ * !\CapSense_1:ClockGen:control_1\ * 
              !\CapSense_1:ClockGen:inter_reset\ * 
              !\CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:mrst\ (fanout=7)

    MacroCell: Name=\PWM_PulseLEDs:PWMUDB:db_csaddr_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              !\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\
            + \PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              \PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_less\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_eq\
            + !\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\ * 
              \PWM_PulseLEDs:PWMUDB:cmp1_less\
            + !\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\ * 
              \PWM_PulseLEDs:PWMUDB:cmp1_eq\
            + \PWM_PulseLEDs:PWMUDB:db_tc\
        );
        Output = \PWM_PulseLEDs:PWMUDB:db_csaddr_0\ (fanout=1)

    MacroCell: Name=\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              !\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_less\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_eq\
            + \PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:db_tc\
        );
        Output = \PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ (fanout=4)

    MacroCell: Name=\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              \PWM_PulseLEDs:PWMUDB:pwm_db_reg\
            + \PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              \PWM_PulseLEDs:PWMUDB:cmp1_less\
            + \PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              \PWM_PulseLEDs:PWMUDB:cmp1_eq\
            + !\PWM_PulseLEDs:PWMUDB:db_tc\ * 
              \PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\
        );
        Output = \PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\ (fanout=3)

    MacroCell: Name=\PWM_PulseLEDs:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_PulseLEDs:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_PulseLEDs:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_PulseLEDs:PWMUDB:cmp1_less\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_eq\
        );
        Output = \PWM_PulseLEDs:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_PulseLEDs:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_PulseLEDs:PWMUDB:compare2\
        );
        Output = \PWM_PulseLEDs:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_PulseLEDs:PWMUDB:pwm_db_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_less\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_eq\
        );
        Output = \PWM_PulseLEDs:PWMUDB:pwm_db_reg\ (fanout=6)

    MacroCell: Name=\PWM_PulseLEDs:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_PulseLEDs:PWMUDB:ctrl_enable\
        );
        Output = \PWM_PulseLEDs:PWMUDB:runmode_enable\ (fanout=1)

    MacroCell: Name=\PWM_PulseLEDs:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_PulseLEDs:PWMUDB:cmp1_less\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_eq\ * 
              !\PWM_PulseLEDs:PWMUDB:prevCompare1\
        );
        Output = \PWM_PulseLEDs:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_PulseLEDs:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_PulseLEDs:PWMUDB:compare2\ * 
              !\PWM_PulseLEDs:PWMUDB:prevCompare2\
        );
        Output = \PWM_PulseLEDs:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=\PWM_PulseLEDs:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_PulseLEDs:PWMUDB:final_kill_reg\
        );
        Output = \PWM_PulseLEDs:PWMUDB:status_5\ (fanout=1)

    MacroCell: Name=\PrISM_LEDBlue:enable_final_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_577) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PrISM_LEDBlue:enable_final_reg\ (fanout=6)

    MacroCell: Name=\UART_Debug:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_Debug:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              !\UART_Debug:BUART:rx_count_0\
        );
        Output = \UART_Debug:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_Debug:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\
        );
        Output = \UART_Debug:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_45_SYNCOUT
        );
        Output = \UART_Debug:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_Debug:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_Debug:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * Net_45_SYNCOUT
        );
        Output = \UART_Debug:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              !\UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\UART_Debug:BUART:rx_address_detected\
            + !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              !\UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !MODIN1_1 * !\UART_Debug:BUART:rx_address_detected\ * 
              !Net_45_SYNCOUT
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_Debug:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Debug:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_address_detected\
            + !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\
            + !\UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * 
              \UART_Debug:BUART:rx_last\ * !Net_45_SYNCOUT
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_Debug:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Debug:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_Debug:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_Debug:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Debug:BUART:rx_state_0\ * \UART_Debug:BUART:rx_state_3\ * 
              \UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\
        );
        Output = \UART_Debug:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\UART_Debug:BUART:rx_address_detected\
            + !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !MODIN1_1 * !\UART_Debug:BUART:rx_address_detected\ * 
              !Net_45_SYNCOUT
        );
        Output = \UART_Debug:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Debug:BUART:rx_load_fifo\ * 
              \UART_Debug:BUART:rx_fifofull\
        );
        Output = \UART_Debug:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Debug:BUART:rx_fifonotempty\ * 
              \UART_Debug:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Debug:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_bitclk_dp\
        );
        Output = \UART_Debug:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART_Debug:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_bitclk_dp\
        );
        Output = \UART_Debug:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_fifo_empty\ * 
              !\UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_fifo_empty\ * 
              \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_fifo_empty\ * \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_0\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART_Debug:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_bitclk\ * 
              !\UART_Debug:BUART:tx_counter_dp\
            + \UART_Debug:BUART:tx_state_0\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART_Debug:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_state_2\ * \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_bitclk\ * 
              !\UART_Debug:BUART:tx_counter_dp\
        );
        Output = \UART_Debug:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART_Debug:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_fifo_empty\ * 
              \UART_Debug:BUART:tx_state_2\ * \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_fifo_notfull\
        );
        Output = \UART_Debug:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Debug:BUART:txn\ * \UART_Debug:BUART:tx_state_1\ * 
              !\UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:txn\ * \UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_shift_out\ * 
              !\UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_state_2\ * !\UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_shift_out\ * 
              !\UART_Debug:BUART:tx_state_2\ * \UART_Debug:BUART:tx_bitclk\ * 
              \UART_Debug:BUART:tx_counter_dp\
        );
        Output = \UART_Debug:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_Net:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_0\ * 
              !\UART_Net:BUART:tx_state_2\
            + !\UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_0\ * 
              \UART_Net:BUART:tx_bitclk\
        );
        Output = \UART_Net:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_Net:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Net:BUART:rx_count_2\ * !\UART_Net:BUART:rx_count_1\ * 
              !\UART_Net:BUART:pollcount_0\ * Net_58_SYNCOUT
            + !\UART_Net:BUART:rx_count_2\ * !\UART_Net:BUART:rx_count_1\ * 
              \UART_Net:BUART:pollcount_0\ * !Net_58_SYNCOUT
        );
        Output = \UART_Net:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_Net:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Net:BUART:rx_count_2\ * !\UART_Net:BUART:rx_count_1\ * 
              !\UART_Net:BUART:pollcount_1\ * \UART_Net:BUART:pollcount_0\ * 
              Net_58_SYNCOUT
            + !\UART_Net:BUART:rx_count_2\ * !\UART_Net:BUART:rx_count_1\ * 
              \UART_Net:BUART:pollcount_1\ * !\UART_Net:BUART:pollcount_0\
            + !\UART_Net:BUART:rx_count_2\ * !\UART_Net:BUART:rx_count_1\ * 
              \UART_Net:BUART:pollcount_1\ * !Net_58_SYNCOUT
        );
        Output = \UART_Net:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_Net:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Net:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_Net:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:rx_count_2\ * !\UART_Net:BUART:rx_count_1\ * 
              !\UART_Net:BUART:rx_count_0\
        );
        Output = \UART_Net:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_Net:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:rx_address_detected\
        );
        Output = \UART_Net:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_Net:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_58_SYNCOUT
        );
        Output = \UART_Net:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_Net:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Net:BUART:rx_state_0\ * 
              \UART_Net:BUART:rx_bitclk_enable\ * \UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:rx_address_detected\
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_5\ * 
              !\UART_Net:BUART:rx_address_detected\
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_4\ * 
              !\UART_Net:BUART:rx_address_detected\
        );
        Output = \UART_Net:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_Net:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_Net:BUART:pollcount_1\
            + \UART_Net:BUART:pollcount_0\ * Net_58_SYNCOUT
        );
        Output = \UART_Net:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_Net:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Net:BUART:rx_state_0\ * 
              \UART_Net:BUART:rx_bitclk_enable\ * 
              !\UART_Net:BUART:rx_state_3\ * \UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:pollcount_1\ * !\UART_Net:BUART:pollcount_0\ * 
              !\UART_Net:BUART:rx_address_detected\
            + !\UART_Net:BUART:rx_state_0\ * 
              \UART_Net:BUART:rx_bitclk_enable\ * 
              !\UART_Net:BUART:rx_state_3\ * \UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:pollcount_1\ * 
              !\UART_Net:BUART:rx_address_detected\ * !Net_58_SYNCOUT
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_5\ * 
              !\UART_Net:BUART:rx_address_detected\
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_4\ * 
              !\UART_Net:BUART:rx_address_detected\
        );
        Output = \UART_Net:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Net:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Net:BUART:rx_state_0\ * 
              \UART_Net:BUART:rx_bitclk_enable\ * \UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_address_detected\
            + !\UART_Net:BUART:rx_state_0\ * 
              \UART_Net:BUART:rx_bitclk_enable\ * \UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:rx_address_detected\
            + !\UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:rx_address_detected\ * 
              \UART_Net:BUART:rx_last\ * !Net_58_SYNCOUT
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_5\ * 
              !\UART_Net:BUART:rx_address_detected\
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_4\ * 
              !\UART_Net:BUART:rx_address_detected\
        );
        Output = \UART_Net:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Net:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Net:BUART:rx_state_0\ * 
              \UART_Net:BUART:rx_bitclk_enable\ * \UART_Net:BUART:rx_state_3\ * 
              \UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:rx_address_detected\
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_5\ * 
              !\UART_Net:BUART:rx_address_detected\
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_4\ * 
              !\UART_Net:BUART:rx_address_detected\
        );
        Output = \UART_Net:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_Net:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Net:BUART:rx_state_0\ * \UART_Net:BUART:rx_state_3\ * 
              \UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:rx_address_detected\
        );
        Output = \UART_Net:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_Net:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Net:BUART:rx_state_0\ * 
              \UART_Net:BUART:rx_bitclk_enable\ * \UART_Net:BUART:rx_state_3\ * 
              \UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:pollcount_1\ * 
              !\UART_Net:BUART:pollcount_0\ * 
              !\UART_Net:BUART:rx_address_detected\
            + !\UART_Net:BUART:rx_state_0\ * 
              \UART_Net:BUART:rx_bitclk_enable\ * \UART_Net:BUART:rx_state_3\ * 
              \UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:pollcount_1\ * 
              !\UART_Net:BUART:rx_address_detected\ * !Net_58_SYNCOUT
        );
        Output = \UART_Net:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_Net:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Net:BUART:rx_load_fifo\ * \UART_Net:BUART:rx_fifofull\
        );
        Output = \UART_Net:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_Net:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Net:BUART:rx_fifonotempty\ * 
              \UART_Net:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Net:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_Net:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:tx_bitclk_dp\
        );
        Output = \UART_Net:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART_Net:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:tx_bitclk_dp\
        );
        Output = \UART_Net:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART_Net:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_0\ * 
              !\UART_Net:BUART:tx_fifo_empty\ * !\UART_Net:BUART:tx_state_2\
            + !\UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_0\ * 
              !\UART_Net:BUART:tx_fifo_empty\ * \UART_Net:BUART:tx_bitclk\
            + \UART_Net:BUART:tx_state_1\ * \UART_Net:BUART:tx_state_0\ * 
              \UART_Net:BUART:tx_fifo_empty\ * \UART_Net:BUART:tx_bitclk\
            + \UART_Net:BUART:tx_state_0\ * !\UART_Net:BUART:tx_state_2\ * 
              \UART_Net:BUART:tx_bitclk\
        );
        Output = \UART_Net:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART_Net:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Net:BUART:tx_state_1\ * \UART_Net:BUART:tx_state_0\ * 
              \UART_Net:BUART:tx_bitclk\
            + \UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_2\ * 
              \UART_Net:BUART:tx_bitclk\ * !\UART_Net:BUART:tx_counter_dp\
            + \UART_Net:BUART:tx_state_0\ * !\UART_Net:BUART:tx_state_2\ * 
              \UART_Net:BUART:tx_bitclk\
        );
        Output = \UART_Net:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART_Net:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_0\ * 
              \UART_Net:BUART:tx_state_2\ * \UART_Net:BUART:tx_bitclk\
            + \UART_Net:BUART:tx_state_1\ * \UART_Net:BUART:tx_state_0\ * 
              \UART_Net:BUART:tx_bitclk\
            + \UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_2\ * 
              \UART_Net:BUART:tx_bitclk\ * !\UART_Net:BUART:tx_counter_dp\
        );
        Output = \UART_Net:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART_Net:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_0\ * 
              \UART_Net:BUART:tx_fifo_empty\ * \UART_Net:BUART:tx_state_2\ * 
              \UART_Net:BUART:tx_bitclk\
        );
        Output = \UART_Net:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_Net:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:tx_fifo_notfull\
        );
        Output = \UART_Net:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_Net:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Net:BUART:txn\ * \UART_Net:BUART:tx_state_1\ * 
              !\UART_Net:BUART:tx_bitclk\
            + \UART_Net:BUART:txn\ * \UART_Net:BUART:tx_state_2\
            + !\UART_Net:BUART:tx_state_1\ * \UART_Net:BUART:tx_state_0\ * 
              !\UART_Net:BUART:tx_shift_out\ * !\UART_Net:BUART:tx_state_2\
            + !\UART_Net:BUART:tx_state_1\ * \UART_Net:BUART:tx_state_0\ * 
              !\UART_Net:BUART:tx_state_2\ * !\UART_Net:BUART:tx_bitclk\
            + \UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_0\ * 
              !\UART_Net:BUART:tx_shift_out\ * !\UART_Net:BUART:tx_state_2\ * 
              \UART_Net:BUART:tx_bitclk\ * \UART_Net:BUART:tx_counter_dp\
        );
        Output = \UART_Net:BUART:txn\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\CapSense_1:ClockGen:UDB:PrescalerDp:u0\
        PORT MAP (
            clock => \CapSense_1:clk\ ,
            cs_addr_1 => \CapSense_1:ClockGen:cs_addr_1\ ,
            cs_addr_0 => \CapSense_1:ClockGen:inter_reset\ ,
            z0_comb => \CapSense_1:ClockGen:cs_addr_1\ ,
            ce1_comb => \CapSense_1:ClockGen:ppulse_equal\ ,
            cl1_comb => \CapSense_1:ClockGen:ppulse_less\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100000001000000000000001000000000000000100000000000000010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000101000000000001000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CapSense_1:ClockGen:sC16:PRSdp:u0\
        PORT MAP (
            clock => \CapSense_1:clk\ ,
            cs_addr_2 => \CapSense_1:ClockGen:inter_reset\ ,
            cs_addr_0 => \CapSense_1:ClockGen:clock_detect_reg\ ,
            chain_out => \CapSense_1:ClockGen:sC16:PRSdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \CapSense_1:ClockGen:sC16:PRSdp:u1\

    datapathcell: Name =\CapSense_1:ClockGen:sC16:PRSdp:u1\
        PORT MAP (
            clock => \CapSense_1:clk\ ,
            cs_addr_2 => \CapSense_1:ClockGen:inter_reset\ ,
            cs_addr_0 => \CapSense_1:ClockGen:clock_detect_reg\ ,
            cmsb_reg => \CapSense_1:ClockGen:cmsb_reg\ ,
            chain_in => \CapSense_1:ClockGen:sC16:PRSdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \CapSense_1:ClockGen:sC16:PRSdp:u0\

    datapathcell: Name =\CapSense_1:MeasureCH0:UDB:Counter:u0\
        PORT MAP (
            clock => \CapSense_1:clk\ ,
            cs_addr_2 => \CapSense_1:MeasureCH0:cs_addr_cnt_2\ ,
            cs_addr_1 => \CapSense_1:MeasureCH0:cs_addr_cnt_1\ ,
            cs_addr_0 => \CapSense_1:MeasureCH0:cs_addr_cnt_0\ ,
            z0_comb => \CapSense_1:MeasureCH0:zc0\ ,
            z1_comb => \CapSense_1:MeasureCH0:zc1\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "11111111"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
            d0_init = "11111111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CapSense_1:MeasureCH0:UDB:Window:u0\
        PORT MAP (
            clock => \CapSense_1:clk\ ,
            cs_addr_2 => \CapSense_1:MeasureCH0:cs_addr_win_2\ ,
            cs_addr_1 => \CapSense_1:MeasureCH0:cs_addr_win_1\ ,
            cs_addr_0 => \CapSense_1:MeasureCH0:cs_addr_win_0\ ,
            z0_comb => \CapSense_1:MeasureCH0:zw0\ ,
            z1_comb => \CapSense_1:MeasureCH0:zw1\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "11111111"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
            d0_init = "11111111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_PulseLEDs:PWMUDB:sDB255:deadbandcounterdp:u0\
        PORT MAP (
            clock => Net_266 ,
            cs_addr_0 => \PWM_PulseLEDs:PWMUDB:db_csaddr_0\ ,
            z0_comb => \PWM_PulseLEDs:PWMUDB:db_tc\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000010000000010000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000011111111000000001111111111111111101000000000000000000000000000000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_PulseLEDs:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_266 ,
            cs_addr_2 => \PWM_PulseLEDs:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_PulseLEDs:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_PulseLEDs:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_PulseLEDs:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_PulseLEDs:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_PulseLEDs:PWMUDB:compare2\ ,
            f1_blk_stat_comb => \PWM_PulseLEDs:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PrISM_LEDBlue:sC8:PrISMdp:u0\
        PORT MAP (
            clock => Net_577 ,
            cs_addr_0 => __ONE__ ,
            ce0_comb => \PrISM_LEDBlue:ce0\ ,
            cl0_comb => \PrISM_LEDBlue:cl0\ ,
            ce1_comb => \PrISM_LEDBlue:ce1\ ,
            cl1_comb => \PrISM_LEDBlue:cl1\ ,
            clk_en => \PrISM_LEDBlue:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PrISM_LEDBlue:enable_final_reg\)

    datapathcell: Name =\PrISM_LEDCool:sC8:PrISMdp:u0\
        PORT MAP (
            clock => Net_577 ,
            cs_addr_0 => __ONE__ ,
            ce0_comb => \PrISM_LEDCool:ce0\ ,
            cl0_comb => \PrISM_LEDCool:cl0\ ,
            ce1_comb => \PrISM_LEDCool:ce1\ ,
            cl1_comb => \PrISM_LEDCool:cl1\ ,
            clk_en => \PrISM_LEDBlue:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PrISM_LEDBlue:enable_final_reg\)

    datapathcell: Name =\PrISM_LEDWarm:sC8:PrISMdp:u0\
        PORT MAP (
            clock => Net_577 ,
            cs_addr_0 => __ONE__ ,
            ce0_comb => \PrISM_LEDWarm:ce0\ ,
            cl0_comb => \PrISM_LEDWarm:cl0\ ,
            ce1_comb => \PrISM_LEDWarm:ce1\ ,
            cl1_comb => \PrISM_LEDWarm:cl1\ ,
            clk_en => \PrISM_LEDBlue:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PrISM_LEDBlue:enable_final_reg\)

    datapathcell: Name =\ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_266 ,
            cs_addr_2 => \ShiftReg_DelaySenseIR:bSR:ctrl_clk_enable\ ,
            route_si => Net_601 ,
            so_comb => Net_619 ,
            chain_out => \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000000100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_266 ,
            cs_addr_2 => \ShiftReg_DelaySenseIR:bSR:ctrl_clk_enable\ ,
            route_si => Net_601 ,
            chain_in => \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:carry0\ ,
            chain_out => \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000000100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u0\
        Next in chain : \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_266 ,
            cs_addr_2 => \ShiftReg_DelaySenseIR:bSR:ctrl_clk_enable\ ,
            route_si => Net_601 ,
            chain_in => \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:carry1\ ,
            chain_out => \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000000100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u1\
        Next in chain : \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u3\

    datapathcell: Name =\ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u3\
        PORT MAP (
            clock => Net_266 ,
            cs_addr_2 => \ShiftReg_DelaySenseIR:bSR:ctrl_clk_enable\ ,
            route_si => Net_601 ,
            f0_bus_stat_comb => \ShiftReg_DelaySenseIR:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_DelaySenseIR:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_DelaySenseIR:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_DelaySenseIR:bSR:status_5\ ,
            chain_in => \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000100100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\UART_Debug:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_Debug:Net_9\ ,
            cs_addr_2 => \UART_Debug:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_Debug:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_Debug:BUART:rx_bitclk_enable\ ,
            route_si => \UART_Debug:BUART:rx_postpoll\ ,
            f0_load => \UART_Debug:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_Debug:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_Debug:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Debug:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_Debug:Net_9\ ,
            cs_addr_2 => \UART_Debug:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_Debug:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_Debug:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_Debug:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_Debug:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_Debug:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_Debug:Net_9\ ,
            cs_addr_0 => \UART_Debug:BUART:counter_load_not\ ,
            cl0_comb => \UART_Debug:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART_Debug:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Net:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_Net:Net_9\ ,
            cs_addr_2 => \UART_Net:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_Net:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_Net:BUART:rx_bitclk_enable\ ,
            route_si => \UART_Net:BUART:rx_postpoll\ ,
            f0_load => \UART_Net:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_Net:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_Net:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Net:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_Net:Net_9\ ,
            cs_addr_2 => \UART_Net:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_Net:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_Net:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_Net:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_Net:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_Net:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Net:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_Net:Net_9\ ,
            cs_addr_0 => \UART_Net:BUART:counter_load_not\ ,
            cl0_comb => \UART_Net:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART_Net:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_PulseLEDs:PWMUDB:sSTSReg:nrstSts:stsreg\
        PORT MAP (
            clock => Net_266 ,
            status_5 => \PWM_PulseLEDs:PWMUDB:status_5\ ,
            status_3 => \PWM_PulseLEDs:PWMUDB:status_3\ ,
            status_2 => \PWM_PulseLEDs:PWMUDB:tc_i\ ,
            status_1 => \PWM_PulseLEDs:PWMUDB:status_1\ ,
            status_0 => \PWM_PulseLEDs:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ShiftReg_DelaySenseIR:bSR:StsReg\
        PORT MAP (
            clock => Net_266 ,
            status_6 => \ShiftReg_DelaySenseIR:bSR:status_6\ ,
            status_5 => \ShiftReg_DelaySenseIR:bSR:status_5\ ,
            status_4 => \ShiftReg_DelaySenseIR:bSR:status_4\ ,
            status_3 => \ShiftReg_DelaySenseIR:bSR:status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Debug:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_Debug:Net_9\ ,
            status_5 => \UART_Debug:BUART:rx_status_5\ ,
            status_4 => \UART_Debug:BUART:rx_status_4\ ,
            status_3 => \UART_Debug:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Debug:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_Debug:Net_9\ ,
            status_3 => \UART_Debug:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_Debug:BUART:tx_status_2\ ,
            status_1 => \UART_Debug:BUART:tx_fifo_empty\ ,
            status_0 => \UART_Debug:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Net:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_Net:Net_9\ ,
            status_5 => \UART_Net:BUART:rx_status_5\ ,
            status_4 => \UART_Net:BUART:rx_status_4\ ,
            status_3 => \UART_Net:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Net:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_Net:Net_9\ ,
            status_3 => \UART_Net:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_Net:BUART:tx_status_2\ ,
            status_1 => \UART_Net:BUART:tx_fifo_empty\ ,
            status_0 => \UART_Net:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Pin_Rx_Debug(0)_SYNC
        PORT MAP (
            in => Net_45 ,
            out => Net_45_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Pin_Rx_Net(0)_SYNC
        PORT MAP (
            in => Net_58 ,
            out => Net_58_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\CapSense_1:MeasureCH0:genblk1:SyncCMPR\
        PORT MAP (
            clock => \CapSense_1:clk\ ,
            in => \CapSense_1:Cmp_CH0\ ,
            out => \CapSense_1:IdacCH0:Net_123\ ,
            clk_en => \CapSense_1:DigitalClk\ );
        Clock Polarity: Active High
        Clock Enable: PosEdge(\CapSense_1:DigitalClk\)
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\CapSense_1:ClockGen:AsyncCtrl:CtrlReg\
        PORT MAP (
            control_7 => \CapSense_1:ClockGen:control_7\ ,
            control_6 => \CapSense_1:ClockGen:control_6\ ,
            control_5 => \CapSense_1:ClockGen:control_5\ ,
            control_4 => \CapSense_1:ClockGen:control_4\ ,
            control_3 => \CapSense_1:ClockGen:control_3\ ,
            control_2 => \CapSense_1:ClockGen:control_2\ ,
            control_1 => \CapSense_1:ClockGen:control_1\ ,
            control_0 => \CapSense_1:ClockGen:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_PulseLEDs:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\
        PORT MAP (
            control_7 => \PWM_PulseLEDs:PWMUDB:ctrl_enable\ ,
            control_6 => \PWM_PulseLEDs:PWMUDB:control_6\ ,
            control_5 => \PWM_PulseLEDs:PWMUDB:control_5\ ,
            control_4 => \PWM_PulseLEDs:PWMUDB:control_4\ ,
            control_3 => \PWM_PulseLEDs:PWMUDB:control_3\ ,
            control_2 => \PWM_PulseLEDs:PWMUDB:control_2\ ,
            control_1 => \PWM_PulseLEDs:PWMUDB:control_1\ ,
            control_0 => \PWM_PulseLEDs:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\ShiftReg_DelaySenseIR:bSR:AsyncCtl:CtrlReg\
        PORT MAP (
            control_7 => \ShiftReg_DelaySenseIR:bSR:control_7\ ,
            control_6 => \ShiftReg_DelaySenseIR:bSR:control_6\ ,
            control_5 => \ShiftReg_DelaySenseIR:bSR:control_5\ ,
            control_4 => \ShiftReg_DelaySenseIR:bSR:control_4\ ,
            control_3 => \ShiftReg_DelaySenseIR:bSR:control_3\ ,
            control_2 => \ShiftReg_DelaySenseIR:bSR:control_2\ ,
            control_1 => \ShiftReg_DelaySenseIR:bSR:control_1\ ,
            control_0 => \ShiftReg_DelaySenseIR:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\CapSense_1:ClockGen:ScanSpeed\
        PORT MAP (
            clock => \CapSense_1:clk\ ,
            reset => \CapSense_1:ClockGen:inter_reset\ ,
            tc => \CapSense_1:DigitalClk\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0011111"
            cy_route_en = 0
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_Debug:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_Debug:Net_9\ ,
            load => \UART_Debug:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART_Debug:BUART:rx_count_2\ ,
            count_1 => \UART_Debug:BUART:rx_count_1\ ,
            count_0 => \UART_Debug:BUART:rx_count_0\ ,
            tc => \UART_Debug:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_Net:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_Net:Net_9\ ,
            load => \UART_Net:BUART:rx_counter_load\ ,
            count_6 => \UART_Net:BUART:rx_count_6\ ,
            count_5 => \UART_Net:BUART:rx_count_5\ ,
            count_4 => \UART_Net:BUART:rx_count_4\ ,
            count_3 => \UART_Net:BUART:rx_count_3\ ,
            count_2 => \UART_Net:BUART:rx_count_2\ ,
            count_1 => \UART_Net:BUART:rx_count_1\ ,
            count_0 => \UART_Net:BUART:rx_count_0\ ,
            tc => \UART_Net:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_PulseIn:IRQ\
        PORT MAP (
            interrupt => Net_420 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC_SAR_ProxIR:IRQ\
        PORT MAP (
            interrupt => Net_552 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\CapSense_1:IsrCH0\
        PORT MAP (
            interrupt => \CapSense_1:Net_1603\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_79\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_81\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_688 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_PulseReadAmbient
        PORT MAP (
            interrupt => Net_520 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_PulseReadIR
        PORT MAP (
            interrupt => Net_619 );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    6 :    2 :    8 :  75.00%
Analog domain clock dividers  :    2 :    2 :    4 :  50.00%
Pins                          :   29 :   41 :   70 :  41.43%
UDB Macrocells                :   88 :  104 :  192 :  45.83%
UDB Unique Pterms             :  140 :  244 :  384 :  36.46%
UDB Total Pterms              :  162 :      :      : 
UDB Datapath Cells            :   20 :    4 :   24 :  83.33%
UDB Status Cells              :    7 :   17 :   24 :  29.17%
            StatusI Registers :    6 
                   Sync Cells :    3 (in 1 status cell)
UDB Control Cells             :    6 :   18 :   24 :  25.00%
            Control Registers :    3 
                 Count7 Cells :    3 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :   12 :   20 :   32 :  37.50%
DSM Fixed Blocks              :    1 :    0 :    1 : 100.00%
VIDAC Fixed Blocks            :    4 :    0 :    4 : 100.00%
SC Fixed Blocks               :    1 :    3 :    4 :  25.00%
Comparator Fixed Blocks       :    1 :    3 :    4 :  25.00%
Opamp Fixed Blocks            :    1 :    3 :    4 :  25.00%
CapSense Buffers              :    1 :    1 :    2 :  50.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    1 :    0 :    1 : 100.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    1 :    0 :    1 : 100.00%
USB Fixed Blocks              :    1 :    0 :    1 : 100.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    1 :    1 :    2 :  50.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.251ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.487ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(0)][IoId=(3)] : Pin_BrightLEDBlue(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : Pin_BrightLEDCool(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Pin_BrightLEDWarm(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : Pin_DebugButton(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : Pin_DebugLED(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : Pin_ProxIR_1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Pin_PulseIR_Intensity(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Pin_PulseIR_on(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Pin_PulseIn_minus_IRD_C(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Pin_PulseIn_plus_IRD_A(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Pin_PulseRed_Intensity(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Pin_PulseRed_on(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Pin_PulseRef_IRD_A(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : Pin_PylonType0(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : Pin_PylonType1(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : Pin_Rx_Debug(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : Pin_Rx_Net(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : Pin_Rx_Net_Enable(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : Pin_Tx_Debug(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : Pin_Tx_Net(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Pin_Tx_Net_Enable(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : \CapSense_1:CmodCH0(0)\ (fixed)
IO_5@[IOP=(0)][IoId=(5)] : \CapSense_1:PortCH0(0)\ (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \CapSense_1:PortCH0(1)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp_1(0)\ (fixed)
Abuf[0]@[FFB(Abuf,0)] : \Opamp_PulseRef:ABuf\ (fixed)
Vref[6]@[FFB(Vref,6)] : \ADC_PulseIn:ADC_Vssa_1:vRef_1\
DSM[0]@[FFB(DSM,0)] : \ADC_PulseIn:DSM2\
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_ProxIR:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_ProxIR:vRef_Vdda_1\
CsAbuf[0]@[FFB(CsAbuf,0)] : \CapSense_1:BufCH0\
Comparator[3]@[FFB(Comparator,3)] : \CapSense_1:CompCH0:ctComp\
VIDAC[2]@[FFB(VIDAC,2)] : \CapSense_1:IdacCH0:viDAC8\
Vref[3]@[FFB(Vref,3)] : \CapSense_1:VrefRefCH0\
VIDAC[1]@[FFB(VIDAC,1)] : \IDAC8_PulseIR:viDAC8\
VIDAC[3]@[FFB(VIDAC,3)] : \IDAC8_PulseRed:viDAC8\
SC[0]@[FFB(SC,0)] : \TIA_PulseIn:SC\
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC_PulseRef:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 28% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 52% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 93% done. (App=cydsfit)
Analog Placement Results:
IO_3@[IOP=(0)][IoId=(3)] : Pin_BrightLEDBlue(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : Pin_BrightLEDCool(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Pin_BrightLEDWarm(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : Pin_DebugButton(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : Pin_DebugLED(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : Pin_ProxIR_1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Pin_PulseIR_Intensity(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Pin_PulseIR_on(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Pin_PulseIn_minus_IRD_C(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Pin_PulseIn_plus_IRD_A(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Pin_PulseRed_Intensity(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Pin_PulseRed_on(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Pin_PulseRef_IRD_A(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : Pin_PylonType0(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : Pin_PylonType1(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : Pin_Rx_Debug(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : Pin_Rx_Net(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : Pin_Rx_Net_Enable(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : Pin_Tx_Debug(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : Pin_Tx_Net(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Pin_Tx_Net_Enable(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : \CapSense_1:CmodCH0(0)\ (fixed)
IO_5@[IOP=(0)][IoId=(5)] : \CapSense_1:PortCH0(0)\ (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \CapSense_1:PortCH0(1)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp_1(0)\ (fixed)
Abuf[0]@[FFB(Abuf,0)] : \Opamp_PulseRef:ABuf\ (fixed)
Vref[6]@[FFB(Vref,6)] : \ADC_PulseIn:ADC_Vssa_1:vRef_1\
DSM[0]@[FFB(DSM,0)] : \ADC_PulseIn:DSM2\
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_ProxIR:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_ProxIR:vRef_Vdda_1\
CsAbuf[0]@[FFB(CsAbuf,0)] : \CapSense_1:BufCH0\
Comparator[0]@[FFB(Comparator,0)] : \CapSense_1:CompCH0:ctComp\
VIDAC[3]@[FFB(VIDAC,3)] : \CapSense_1:IdacCH0:viDAC8\
Vref[3]@[FFB(Vref,3)] : \CapSense_1:VrefRefCH0\
VIDAC[2]@[FFB(VIDAC,2)] : \IDAC8_PulseIR:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)] : \IDAC8_PulseRed:viDAC8\
SC[1]@[FFB(SC,1)] : \TIA_PulseIn:SC\
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
VIDAC[1]@[FFB(VIDAC,1)] : \VDAC_PulseRef:viDAC8\

Analog Placement phase: Elapsed time ==> 7s.215ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Log: apr.M0017: ============ VeraRouter Improve 1 OverUse=3 ============ (App=cydsfit)
Analog Routing phase: Elapsed time ==> 0s.049ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_PulseIn:Net_520\ {
    dsm_0_vminus
  }
  Net: \ADC_PulseIn:Net_690\ {
    common_vssa
  }
  Net: \CapSense_1:Net_2072\ {
    amuxbusl
  }
  Net: \CapSense_1:Net_1410_0\ {
    p0_5
  }
  Net: \CapSense_1:Net_1410_1\ {
    p0_4
  }
  Net: \CapSense_1:Net_2149\ {
    p6_0
    agl0_x_p6_0
    agl0
    agl0_x_capsense_0_vin
    capsense_0_vin
  }
  Net: \CapSense_1:Net_282\ {
    comp_0_vplus
  }
  Net: \CapSense_1:Net_1425\ {
    vidac_3_iout
  }
  Net: Net_101 {
    sar_0_vplus
    agl1_x_sar_0_vplus
    agl1
    agl1_x_p6_1
    p6_1
  }
  Net: Net_139 {
    vidac_2_iout
    p0_7_iout2_x_vidac_2_iout
    p0_7_iout2
    p0_7
  }
  Net: Net_184 {
    sc_1_vin
    agr4_x_sc_1_vin
    agr4
    agr4_x_p3_4
    p3_4
  }
  Net: Net_148 {
    sc_1_vref
    agr7_x_sc_1_vref
    agr7
    agr7_x_p3_3
    p3_3
  }
  Net: Net_140 {
    vidac_0_iout
    p0_6_iout0_x_vidac_0_iout
    p0_6_iout0
    p0_6
  }
  Net: \Opamp_PulseRef:Net_29\ {
    p0_1_opamp_0_vout
    p0_1
    opamp_0_vminus_x_p0_1_opamp_0_vout
    opamp_0_vminus
  }
  Net: Net_177 {
    sc_1_vout
    agr5_x_sc_1_vout
    agr5
    agl5_x_agr5
    agl5
    agl5_x_dsm_0_vplus
    dsm_0_vplus
  }
  Net: \ADC_PulseIn:Net_580\ {
  }
  Net: \ADC_PulseIn:Net_573\ {
  }
  Net: \ADC_SAR_ProxIR:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_SAR_ProxIR:Net_215\ {
  }
  Net: \ADC_SAR_ProxIR:Net_248\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: \CapSense_1:Net_2129\ {
    common_vref_1024
    capsense_0_vref_1024
    capsense_0_vref_x_capsense_0_vref_1024
    capsense_0_vref
    comp_02_vref_1024
    comp_0_vminus_x_comp_02_vref_1024
    comp_0_vminus
  }
  Net: \CapSense_1:IdacCH0:Net_124\ {
  }
  Net: \IDAC8_PulseIR:Net_124\ {
  }
  Net: \IDAC8_PulseRed:Net_124\ {
  }
  Net: Net_158 {
    vidac_1_vout
    abusr3_x_vidac_1_vout
    abusr3
    abusl3_x_abusr3
    abusl3
    abusl3_x_opamp_0_vplus
    opamp_0_vplus
  }
  Net: \VDAC_PulseRef:Net_77\ {
  }
  Net: AmuxNet::\ADC_PulseIn:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vref_vssa
    dsm_0_vref_vssa
    common_vssa
  }
  Net: AmuxNet::\CapSense_1:AMuxCH0\ {
    amuxbusl
    amuxbusl_x_comp_0_vplus
    amuxbusl_x_amuxbusr
    amuxbusr
    amuxbusr_x_vidac_3_iout
    amuxbusl_x_p0_5
    amuxbusl_x_p0_4
    amuxbusl_x_p6_0
    comp_0_vplus
    vidac_3_iout
    p0_5
    p0_4
    p6_0
  }
}
Map of item to net {
  p6_0                                             -> \CapSense_1:Net_2149\
  agl0_x_p6_0                                      -> \CapSense_1:Net_2149\
  agl0                                             -> \CapSense_1:Net_2149\
  agl0_x_capsense_0_vin                            -> \CapSense_1:Net_2149\
  capsense_0_vin                                   -> \CapSense_1:Net_2149\
  sar_0_vplus                                      -> Net_101
  agl1_x_sar_0_vplus                               -> Net_101
  agl1                                             -> Net_101
  agl1_x_p6_1                                      -> Net_101
  p6_1                                             -> Net_101
  vidac_2_iout                                     -> Net_139
  p0_7_iout2_x_vidac_2_iout                        -> Net_139
  p0_7_iout2                                       -> Net_139
  p0_7                                             -> Net_139
  sc_1_vin                                         -> Net_184
  agr4_x_sc_1_vin                                  -> Net_184
  agr4                                             -> Net_184
  agr4_x_p3_4                                      -> Net_184
  p3_4                                             -> Net_184
  sc_1_vref                                        -> Net_148
  agr7_x_sc_1_vref                                 -> Net_148
  agr7                                             -> Net_148
  agr7_x_p3_3                                      -> Net_148
  p3_3                                             -> Net_148
  vidac_0_iout                                     -> Net_140
  p0_6_iout0_x_vidac_0_iout                        -> Net_140
  p0_6_iout0                                       -> Net_140
  p0_6                                             -> Net_140
  p0_1_opamp_0_vout                                -> \Opamp_PulseRef:Net_29\
  p0_1                                             -> \Opamp_PulseRef:Net_29\
  opamp_0_vminus_x_p0_1_opamp_0_vout               -> \Opamp_PulseRef:Net_29\
  opamp_0_vminus                                   -> \Opamp_PulseRef:Net_29\
  sc_1_vout                                        -> Net_177
  agr5_x_sc_1_vout                                 -> Net_177
  agr5                                             -> Net_177
  agl5_x_agr5                                      -> Net_177
  agl5                                             -> Net_177
  agl5_x_dsm_0_vplus                               -> Net_177
  dsm_0_vplus                                      -> Net_177
  sar_0_vrefhi                                     -> \ADC_SAR_ProxIR:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_SAR_ProxIR:Net_126\
  sar_0_vminus                                     -> \ADC_SAR_ProxIR:Net_126\
  common_sar_vref_vdda/2                           -> \ADC_SAR_ProxIR:Net_248\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC_SAR_ProxIR:Net_248\
  sar_0_vref_vdda_vdda_2                           -> \ADC_SAR_ProxIR:Net_248\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC_SAR_ProxIR:Net_248\
  sar_0_vref                                       -> \ADC_SAR_ProxIR:Net_248\
  common_vref_1024                                 -> \CapSense_1:Net_2129\
  capsense_0_vref_1024                             -> \CapSense_1:Net_2129\
  capsense_0_vref_x_capsense_0_vref_1024           -> \CapSense_1:Net_2129\
  capsense_0_vref                                  -> \CapSense_1:Net_2129\
  comp_02_vref_1024                                -> \CapSense_1:Net_2129\
  comp_0_vminus_x_comp_02_vref_1024                -> \CapSense_1:Net_2129\
  comp_0_vminus                                    -> \CapSense_1:Net_2129\
  vidac_1_vout                                     -> Net_158
  abusr3_x_vidac_1_vout                            -> Net_158
  abusr3                                           -> Net_158
  abusl3_x_abusr3                                  -> Net_158
  abusl3                                           -> Net_158
  abusl3_x_opamp_0_vplus                           -> Net_158
  opamp_0_vplus                                    -> Net_158
  dsm_0_vminus                                     -> \ADC_PulseIn:Net_520\
  common_vssa                                      -> \ADC_PulseIn:Net_690\
  amuxbusl                                         -> \CapSense_1:Net_2072\
  p0_5                                             -> \CapSense_1:Net_1410_0\
  p0_4                                             -> \CapSense_1:Net_1410_1\
  comp_0_vplus                                     -> \CapSense_1:Net_282\
  vidac_3_iout                                     -> \CapSense_1:Net_1425\
  dsm_0_vminus_x_dsm_0_vref_vssa                   -> AmuxNet::\ADC_PulseIn:AMux\
  dsm_0_vref_vssa                                  -> AmuxNet::\ADC_PulseIn:AMux\
  amuxbusl_x_comp_0_vplus                          -> AmuxNet::\CapSense_1:AMuxCH0\
  amuxbusl_x_amuxbusr                              -> AmuxNet::\CapSense_1:AMuxCH0\
  amuxbusr                                         -> AmuxNet::\CapSense_1:AMuxCH0\
  amuxbusr_x_vidac_3_iout                          -> AmuxNet::\CapSense_1:AMuxCH0\
  amuxbusl_x_p0_5                                  -> AmuxNet::\CapSense_1:AMuxCH0\
  amuxbusl_x_p0_4                                  -> AmuxNet::\CapSense_1:AMuxCH0\
  amuxbusl_x_p6_0                                  -> AmuxNet::\CapSense_1:AMuxCH0\
}
Mux Info {
  Mux: \ADC_PulseIn:AMux\ {
     Mouth: \ADC_PulseIn:Net_520\
     Guts:  AmuxNet::\ADC_PulseIn:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC_PulseIn:Net_690\
      Outer: dsm_0_vminus_x_dsm_0_vref_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vref_vssa
        dsm_0_vminus_x_dsm_0_vref_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC_PulseIn:Net_690\
      Outer: dsm_0_vminus_x_dsm_0_vref_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vref_vssa
        dsm_0_vminus_x_dsm_0_vref_vssa
        dsm_0_vminus
      }
    }
  }
  Mux: \CapSense_1:AMuxCH0\ {
     Mouth: \CapSense_1:Net_2072\
     Guts:  AmuxNet::\CapSense_1:AMuxCH0\
     IsSingleSwitching: True
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \CapSense_1:Net_1410_0\
      Outer: amuxbusl_x_p0_5
      Inner: __open__
      Path {
        p0_5
        amuxbusl_x_p0_5
        amuxbusl
      }
    }
    Arm: 1 {
      Net:   \CapSense_1:Net_1410_1\
      Outer: amuxbusl_x_p0_4
      Inner: __open__
      Path {
        p0_4
        amuxbusl_x_p0_4
        amuxbusl
      }
    }
    Arm: 2 {
      Net:   \CapSense_1:Net_2149\
      Outer: amuxbusl_x_p6_0
      Inner: __open__
      Path {
        p6_0
        amuxbusl_x_p6_0
        amuxbusl
      }
    }
    Arm: 3 {
      Net:   \CapSense_1:Net_282\
      Outer: amuxbusl_x_comp_0_vplus
      Inner: __open__
      Path {
        comp_0_vplus
        amuxbusl_x_comp_0_vplus
        amuxbusl
      }
    }
    Arm: 4 {
      Net:   \CapSense_1:Net_1425\
      Outer: amuxbusr_x_vidac_3_iout
      Inner: amuxbusl_x_amuxbusr
      Path {
        vidac_3_iout
        amuxbusr_x_vidac_3_iout
        amuxbusr
        amuxbusl_x_amuxbusr
        amuxbusl
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.082ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   41 :    7 :   48 :  85.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.71
                   Pterms :            3.85
               Macrocells :            2.15
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.548ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.004ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 826, final cost is 826 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         22 :       8.55 :       4.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_Net:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Net:BUART:rx_load_fifo\ * \UART_Net:BUART:rx_fifofull\
        );
        Output = \UART_Net:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Net:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Net:BUART:rx_state_0\ * 
              \UART_Net:BUART:rx_bitclk_enable\ * \UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_address_detected\
            + !\UART_Net:BUART:rx_state_0\ * 
              \UART_Net:BUART:rx_bitclk_enable\ * \UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:rx_address_detected\
            + !\UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:rx_address_detected\ * 
              \UART_Net:BUART:rx_last\ * !Net_58_SYNCOUT
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_5\ * 
              !\UART_Net:BUART:rx_address_detected\
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_4\ * 
              !\UART_Net:BUART:rx_address_detected\
        );
        Output = \UART_Net:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_Net:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:rx_address_detected\
        );
        Output = \UART_Net:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_Net:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:rx_count_2\ * !\UART_Net:BUART:rx_count_1\ * 
              !\UART_Net:BUART:rx_count_0\
        );
        Output = \UART_Net:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_Net:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Net:BUART:rx_state_0\ * 
              \UART_Net:BUART:rx_bitclk_enable\ * \UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:rx_address_detected\
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_5\ * 
              !\UART_Net:BUART:rx_address_detected\
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_4\ * 
              !\UART_Net:BUART:rx_address_detected\
        );
        Output = \UART_Net:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_Net:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_Net:Net_9\ ,
        load => \UART_Net:BUART:rx_counter_load\ ,
        count_6 => \UART_Net:BUART:rx_count_6\ ,
        count_5 => \UART_Net:BUART:rx_count_5\ ,
        count_4 => \UART_Net:BUART:rx_count_4\ ,
        count_3 => \UART_Net:BUART:rx_count_3\ ,
        count_2 => \UART_Net:BUART:rx_count_2\ ,
        count_1 => \UART_Net:BUART:rx_count_1\ ,
        count_0 => \UART_Net:BUART:rx_count_0\ ,
        tc => \UART_Net:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_Net:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Net:BUART:rx_count_2\ * !\UART_Net:BUART:rx_count_1\ * 
              !\UART_Net:BUART:pollcount_1\ * \UART_Net:BUART:pollcount_0\ * 
              Net_58_SYNCOUT
            + !\UART_Net:BUART:rx_count_2\ * !\UART_Net:BUART:rx_count_1\ * 
              \UART_Net:BUART:pollcount_1\ * !\UART_Net:BUART:pollcount_0\
            + !\UART_Net:BUART:rx_count_2\ * !\UART_Net:BUART:rx_count_1\ * 
              \UART_Net:BUART:pollcount_1\ * !Net_58_SYNCOUT
        );
        Output = \UART_Net:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Net:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Net:BUART:rx_count_2\ * !\UART_Net:BUART:rx_count_1\ * 
              !\UART_Net:BUART:pollcount_0\ * Net_58_SYNCOUT
            + !\UART_Net:BUART:rx_count_2\ * !\UART_Net:BUART:rx_count_1\ * 
              \UART_Net:BUART:pollcount_0\ * !Net_58_SYNCOUT
        );
        Output = \UART_Net:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Net:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Net:BUART:rx_state_0\ * 
              \UART_Net:BUART:rx_bitclk_enable\ * \UART_Net:BUART:rx_state_3\ * 
              \UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:pollcount_1\ * 
              !\UART_Net:BUART:pollcount_0\ * 
              !\UART_Net:BUART:rx_address_detected\
            + !\UART_Net:BUART:rx_state_0\ * 
              \UART_Net:BUART:rx_bitclk_enable\ * \UART_Net:BUART:rx_state_3\ * 
              \UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:pollcount_1\ * 
              !\UART_Net:BUART:rx_address_detected\ * !Net_58_SYNCOUT
        );
        Output = \UART_Net:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_Net:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_Net:BUART:pollcount_1\
            + \UART_Net:BUART:pollcount_0\ * Net_58_SYNCOUT
        );
        Output = \UART_Net:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_Net:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Net:BUART:rx_state_0\ * 
              \UART_Net:BUART:rx_bitclk_enable\ * 
              !\UART_Net:BUART:rx_state_3\ * \UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:pollcount_1\ * !\UART_Net:BUART:pollcount_0\ * 
              !\UART_Net:BUART:rx_address_detected\
            + !\UART_Net:BUART:rx_state_0\ * 
              \UART_Net:BUART:rx_bitclk_enable\ * 
              !\UART_Net:BUART:rx_state_3\ * \UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:pollcount_1\ * 
              !\UART_Net:BUART:rx_address_detected\ * !Net_58_SYNCOUT
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_5\ * 
              !\UART_Net:BUART:rx_address_detected\
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_4\ * 
              !\UART_Net:BUART:rx_address_detected\
        );
        Output = \UART_Net:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Net:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_58_SYNCOUT
        );
        Output = \UART_Net:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_Net:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_Net:Net_9\ ,
        cs_addr_2 => \UART_Net:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_Net:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_Net:BUART:rx_bitclk_enable\ ,
        route_si => \UART_Net:BUART:rx_postpoll\ ,
        f0_load => \UART_Net:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_Net:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_Net:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Pin_Rx_Net(0)_SYNC
    PORT MAP (
        in => Net_58 ,
        out => Net_58_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_cnt_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CapSense_1:IdacCH0:Net_123\ * !\CapSense_1:MeasureCH0:zw0\ * 
              \CapSense_1:MeasureCH0:zc1\ * 
              \CapSense_1:MeasureCH0:wndState_2\
            + !\CapSense_1:IdacCH0:Net_123\ * !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:zc1\ * 
              \CapSense_1:MeasureCH0:wndState_2\
            + \CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_cnt_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Net:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Net:BUART:rx_fifonotempty\ * 
              \UART_Net:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Net:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_cnt_1\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:IdacCH0:Net_123\ * !\CapSense_1:MeasureCH0:zw0\ * 
              \CapSense_1:MeasureCH0:zc0\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
            + !\CapSense_1:IdacCH0:Net_123\ * !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:zc0\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_cnt_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\CapSense_1:MeasureCH0:UDB:Counter:u0\
    PORT MAP (
        clock => \CapSense_1:clk\ ,
        cs_addr_2 => \CapSense_1:MeasureCH0:cs_addr_cnt_2\ ,
        cs_addr_1 => \CapSense_1:MeasureCH0:cs_addr_cnt_1\ ,
        cs_addr_0 => \CapSense_1:MeasureCH0:cs_addr_cnt_0\ ,
        z0_comb => \CapSense_1:MeasureCH0:zc0\ ,
        z1_comb => \CapSense_1:MeasureCH0:zc1\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "11111111"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        d0_init = "11111111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_Net:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_Net:Net_9\ ,
        status_5 => \UART_Net:BUART:rx_status_5\ ,
        status_4 => \UART_Net:BUART:rx_status_4\ ,
        status_3 => \UART_Net:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\CapSense_1:ClockGen:tmp_ppulse_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\CapSense_1:ClockGen:ppulse_equal\ * 
              !\CapSense_1:ClockGen:ppulse_less\
        );
        Output = \CapSense_1:ClockGen:tmp_ppulse_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_cnt_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:IdacCH0:Net_123\ * !\CapSense_1:MeasureCH0:zw0\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
            + !\CapSense_1:IdacCH0:Net_123\ * !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_cnt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\CapSense_1:ClockGen:UDB:PrescalerDp:u0\
    PORT MAP (
        clock => \CapSense_1:clk\ ,
        cs_addr_1 => \CapSense_1:ClockGen:cs_addr_1\ ,
        cs_addr_0 => \CapSense_1:ClockGen:inter_reset\ ,
        z0_comb => \CapSense_1:ClockGen:cs_addr_1\ ,
        ce1_comb => \CapSense_1:ClockGen:ppulse_equal\ ,
        cl1_comb => \CapSense_1:ClockGen:ppulse_less\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100000001000000000000001000000000000000100000000000000010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000101000000000001000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\CapSense_1:MeasureCH0:genblk1:SyncCMPR\
    PORT MAP (
        clock => \CapSense_1:clk\ ,
        in => \CapSense_1:Cmp_CH0\ ,
        out => \CapSense_1:IdacCH0:Net_123\ ,
        clk_en => \CapSense_1:DigitalClk\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\CapSense_1:DigitalClk\)

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_win_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:MeasureCH0:zw0\ * \CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:wndState_2\
            + \CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_win_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_win_1\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_1:MeasureCH0:zw0\ * !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_win_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\CapSense_1:MeasureCH0:UDB:Window:u0\
    PORT MAP (
        clock => \CapSense_1:clk\ ,
        cs_addr_2 => \CapSense_1:MeasureCH0:cs_addr_win_2\ ,
        cs_addr_1 => \CapSense_1:MeasureCH0:cs_addr_win_1\ ,
        cs_addr_0 => \CapSense_1:MeasureCH0:cs_addr_win_0\ ,
        z0_comb => \CapSense_1:MeasureCH0:zw0\ ,
        z1_comb => \CapSense_1:MeasureCH0:zw1\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "11111111"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        d0_init = "11111111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_649, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_577) => Global
            Clock Enable: PosEdge(\PrISM_LEDBlue:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_LEDBlue:ce0\ * !\PrISM_LEDBlue:cl0\
        );
        Output = Net_649 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=4, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_Net:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Net:BUART:rx_state_0\ * \UART_Net:BUART:rx_state_3\ * 
              \UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:rx_address_detected\
        );
        Output = \UART_Net:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Net:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Net:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PrISM_LEDBlue:sC8:PrISMdp:u0\
    PORT MAP (
        clock => Net_577 ,
        cs_addr_0 => __ONE__ ,
        ce0_comb => \PrISM_LEDBlue:ce0\ ,
        cl0_comb => \PrISM_LEDBlue:cl0\ ,
        ce1_comb => \PrISM_LEDBlue:ce1\ ,
        cl1_comb => \PrISM_LEDBlue:cl1\ ,
        clk_en => \PrISM_LEDBlue:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PrISM_LEDBlue:enable_final_reg\)

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_Net:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Net:BUART:rx_state_0\ * 
              \UART_Net:BUART:rx_bitclk_enable\ * \UART_Net:BUART:rx_state_3\ * 
              \UART_Net:BUART:rx_state_2\ * 
              !\UART_Net:BUART:rx_address_detected\
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_5\ * 
              !\UART_Net:BUART:rx_address_detected\
            + \UART_Net:BUART:rx_state_0\ * !\UART_Net:BUART:rx_state_3\ * 
              !\UART_Net:BUART:rx_state_2\ * !\UART_Net:BUART:rx_count_6\ * 
              !\UART_Net:BUART:rx_count_4\ * 
              !\UART_Net:BUART:rx_address_detected\
        );
        Output = \UART_Net:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=\PrISM_LEDBlue:enable_final_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_577) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PrISM_LEDBlue:enable_final_reg\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PrISM_LEDWarm:sC8:PrISMdp:u0\
    PORT MAP (
        clock => Net_577 ,
        cs_addr_0 => __ONE__ ,
        ce0_comb => \PrISM_LEDWarm:ce0\ ,
        cl0_comb => \PrISM_LEDWarm:cl0\ ,
        ce1_comb => \PrISM_LEDWarm:ce1\ ,
        cl1_comb => \PrISM_LEDWarm:cl1\ ,
        clk_en => \PrISM_LEDBlue:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PrISM_LEDBlue:enable_final_reg\)

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\CapSense_1:MeasureCH0:cs_addr_win_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:MeasureCH0:zw0\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
            + !\CapSense_1:MeasureCH0:zw1\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_0\
        );
        Output = \CapSense_1:MeasureCH0:cs_addr_win_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_585, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_577) => Global
            Clock Enable: PosEdge(\PrISM_LEDBlue:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_LEDCool:ce0\ * !\PrISM_LEDCool:cl0\
        );
        Output = Net_585 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_640, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_577) => Global
            Clock Enable: PosEdge(\PrISM_LEDBlue:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_LEDWarm:ce0\ * !\PrISM_LEDWarm:cl0\
        );
        Output = Net_640 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PrISM_LEDCool:sC8:PrISMdp:u0\
    PORT MAP (
        clock => Net_577 ,
        cs_addr_0 => __ONE__ ,
        ce0_comb => \PrISM_LEDCool:ce0\ ,
        cl0_comb => \PrISM_LEDCool:cl0\ ,
        ce1_comb => \PrISM_LEDCool:ce1\ ,
        cl1_comb => \PrISM_LEDCool:cl1\ ,
        clk_en => \PrISM_LEDBlue:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PrISM_LEDBlue:enable_final_reg\)

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\CapSense_1:ClockGen:tmp_ppulse_dly\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_1:ClockGen:tmp_ppulse_reg\
        );
        Output = \CapSense_1:ClockGen:tmp_ppulse_dly\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\CapSense_1:MeasureCH0:wndState_2\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_1:DigitalClk\ * !\CapSense_1:mrst\ * 
              !\CapSense_1:MeasureCH0:wndState_2\ * 
              \CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
        );
        Output = \CapSense_1:MeasureCH0:wndState_2\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\CapSense_1:ClockGen:clock_detect_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_1:ClockGen:tmp_ppulse_reg\ * 
              !\CapSense_1:ClockGen:tmp_ppulse_dly\
        );
        Output = \CapSense_1:ClockGen:clock_detect_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CapSense_1:PreChargeClk\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:ClockGen:control_4\ * 
              \CapSense_1:ClockGen:tmp_ppulse_reg\
            + \CapSense_1:ClockGen:control_4\ * 
              \CapSense_1:ClockGen:cmsb_reg\
        );
        Output = \CapSense_1:PreChargeClk\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\CapSense_1:MeasureCH0:wndState_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CapSense_1:DigitalClk\ * !\CapSense_1:mrst\ * 
              !\CapSense_1:MeasureCH0:wndState_2\ * 
              \CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
            + !\CapSense_1:MeasureCH0:zw0\ * !\CapSense_1:mrst\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
            + !\CapSense_1:MeasureCH0:zw1\ * !\CapSense_1:mrst\ * 
              \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
            + !\CapSense_1:mrst\ * !\CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              \CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
        );
        Output = \CapSense_1:MeasureCH0:wndState_1\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\CapSense_1:ClockGen:sC16:PRSdp:u0\
    PORT MAP (
        clock => \CapSense_1:clk\ ,
        cs_addr_2 => \CapSense_1:ClockGen:inter_reset\ ,
        cs_addr_0 => \CapSense_1:ClockGen:clock_detect_reg\ ,
        chain_out => \CapSense_1:ClockGen:sC16:PRSdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \CapSense_1:ClockGen:sC16:PRSdp:u1\

count7cell: Name =\CapSense_1:ClockGen:ScanSpeed\
    PORT MAP (
        clock => \CapSense_1:clk\ ,
        reset => \CapSense_1:ClockGen:inter_reset\ ,
        tc => \CapSense_1:DigitalClk\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0011111"
        cy_route_en = 0
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\CapSense_1:MeasureCH0:wndState_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense_1:mrst\ * !\CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\ * 
              \CapSense_1:ClockGen:control_2\ * 
              \CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:MeasureCH0:wndState_0\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CapSense_1:ClockGen:inter_reset\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense_1:mrst\ * \CapSense_1:ClockGen:control_0\ * 
              !\CapSense_1:ClockGen:inter_reset\ * 
              !\CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:ClockGen:inter_reset\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CapSense_1:ClockGen:cstate_2\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:mrst\ * \CapSense_1:ClockGen:control_0\ * 
              !\CapSense_1:ClockGen:inter_reset\ * 
              \CapSense_1:ClockGen:cstate_2\
            + \CapSense_1:mrst\ * \CapSense_1:ClockGen:control_1\ * 
              !\CapSense_1:ClockGen:inter_reset\ * 
              !\CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:ClockGen:cstate_2\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\CapSense_1:mrst\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_1:mrst\ * \CapSense_1:ClockGen:inter_reset\ * 
              !\CapSense_1:ClockGen:cstate_2\
            + \CapSense_1:mrst\ * !\CapSense_1:ClockGen:control_1\ * 
              !\CapSense_1:ClockGen:inter_reset\ * 
              !\CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:mrst\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\CapSense_1:Net_1603\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_1:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \CapSense_1:MeasureCH0:zw0\ * \CapSense_1:MeasureCH0:zw1\ * 
              !\CapSense_1:mrst\ * \CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * !\CapSense_1:Net_1603\
            + !\CapSense_1:mrst\ * !\CapSense_1:MeasureCH0:wndState_2\ * 
              !\CapSense_1:MeasureCH0:wndState_1\ * 
              !\CapSense_1:MeasureCH0:wndState_0\ * \CapSense_1:Net_1603\ * 
              \CapSense_1:ClockGen:control_2\ * 
              \CapSense_1:ClockGen:cstate_2\
        );
        Output = \CapSense_1:Net_1603\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\CapSense_1:ClockGen:sC16:PRSdp:u1\
    PORT MAP (
        clock => \CapSense_1:clk\ ,
        cs_addr_2 => \CapSense_1:ClockGen:inter_reset\ ,
        cs_addr_0 => \CapSense_1:ClockGen:clock_detect_reg\ ,
        cmsb_reg => \CapSense_1:ClockGen:cmsb_reg\ ,
        chain_in => \CapSense_1:ClockGen:sC16:PRSdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \CapSense_1:ClockGen:sC16:PRSdp:u0\

controlcell: Name =\CapSense_1:ClockGen:AsyncCtrl:CtrlReg\
    PORT MAP (
        control_7 => \CapSense_1:ClockGen:control_7\ ,
        control_6 => \CapSense_1:ClockGen:control_6\ ,
        control_5 => \CapSense_1:ClockGen:control_5\ ,
        control_4 => \CapSense_1:ClockGen:control_4\ ,
        control_3 => \CapSense_1:ClockGen:control_3\ ,
        control_2 => \CapSense_1:ClockGen:control_2\ ,
        control_1 => \CapSense_1:ClockGen:control_1\ ,
        control_0 => \CapSense_1:ClockGen:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_520, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              !\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\
            + !\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\ * 
              \PWM_PulseLEDs:PWMUDB:cmp1_less\
            + !\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\ * 
              \PWM_PulseLEDs:PWMUDB:cmp1_eq\
        );
        Output = Net_520 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_724, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              \PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_less\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_eq\
        );
        Output = Net_724 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_266 ,
        cs_addr_2 => \ShiftReg_DelaySenseIR:bSR:ctrl_clk_enable\ ,
        route_si => Net_601 ,
        so_comb => Net_619 ,
        chain_out => \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000000100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_604, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_485
        );
        Output = Net_604 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              !\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_less\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_eq\
            + \PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:db_tc\
        );
        Output = \PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_PulseLEDs:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_PulseLEDs:PWMUDB:ctrl_enable\
        );
        Output = \PWM_PulseLEDs:PWMUDB:runmode_enable\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\PWM_PulseLEDs:PWMUDB:pwm_db_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_less\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_eq\
        );
        Output = \PWM_PulseLEDs:PWMUDB:pwm_db_reg\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_485, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              \PWM_PulseLEDs:PWMUDB:compare2\
        );
        Output = Net_485 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              \PWM_PulseLEDs:PWMUDB:pwm_db_reg\
            + \PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              \PWM_PulseLEDs:PWMUDB:cmp1_less\
            + \PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              \PWM_PulseLEDs:PWMUDB:cmp1_eq\
            + !\PWM_PulseLEDs:PWMUDB:db_tc\ * 
              \PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\
        );
        Output = \PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_601, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              \PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_less\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_eq\
        );
        Output = Net_601 (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u3\
    PORT MAP (
        clock => Net_266 ,
        cs_addr_2 => \ShiftReg_DelaySenseIR:bSR:ctrl_clk_enable\ ,
        route_si => Net_601 ,
        f0_bus_stat_comb => \ShiftReg_DelaySenseIR:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_DelaySenseIR:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_DelaySenseIR:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_DelaySenseIR:bSR:status_5\ ,
        chain_in => \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000100100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u2\

statusicell: Name =\ShiftReg_DelaySenseIR:bSR:StsReg\
    PORT MAP (
        clock => Net_266 ,
        status_6 => \ShiftReg_DelaySenseIR:bSR:status_6\ ,
        status_5 => \ShiftReg_DelaySenseIR:bSR:status_5\ ,
        status_4 => \ShiftReg_DelaySenseIR:bSR:status_4\ ,
        status_3 => \ShiftReg_DelaySenseIR:bSR:status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_PulseLEDs:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\
    PORT MAP (
        control_7 => \PWM_PulseLEDs:PWMUDB:ctrl_enable\ ,
        control_6 => \PWM_PulseLEDs:PWMUDB:control_6\ ,
        control_5 => \PWM_PulseLEDs:PWMUDB:control_5\ ,
        control_4 => \PWM_PulseLEDs:PWMUDB:control_4\ ,
        control_3 => \PWM_PulseLEDs:PWMUDB:control_3\ ,
        control_2 => \PWM_PulseLEDs:PWMUDB:control_2\ ,
        control_1 => \PWM_PulseLEDs:PWMUDB:control_1\ ,
        control_0 => \PWM_PulseLEDs:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_Debug:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Debug:BUART:rx_fifonotempty\ * 
              \UART_Debug:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Debug:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Debug:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Debug:BUART:rx_load_fifo\ * 
              \UART_Debug:BUART:rx_fifofull\
        );
        Output = \UART_Debug:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_Debug:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\UART_Debug:BUART:rx_address_detected\
            + !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !MODIN1_1 * !\UART_Debug:BUART:rx_address_detected\ * 
              !Net_45_SYNCOUT
        );
        Output = \UART_Debug:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\PWM_PulseLEDs:PWMUDB:db_csaddr_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              !\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\
            + \PWM_PulseLEDs:PWMUDB:ctrl_enable\ * 
              \PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_less\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_eq\
            + !\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\ * 
              \PWM_PulseLEDs:PWMUDB:cmp1_less\
            + !\PWM_PulseLEDs:PWMUDB:pwm_db_reg\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph1_run_temp\ * 
              !\PWM_PulseLEDs:PWMUDB:db_ph2_run_temp\ * 
              \PWM_PulseLEDs:PWMUDB:cmp1_eq\
            + \PWM_PulseLEDs:PWMUDB:db_tc\
        );
        Output = \PWM_PulseLEDs:PWMUDB:db_csaddr_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_Debug:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Debug:BUART:rx_state_0\ * \UART_Debug:BUART:rx_state_3\ * 
              \UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\
        );
        Output = \UART_Debug:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_PulseLEDs:PWMUDB:sDB255:deadbandcounterdp:u0\
    PORT MAP (
        clock => Net_266 ,
        cs_addr_0 => \PWM_PulseLEDs:PWMUDB:db_csaddr_0\ ,
        z0_comb => \PWM_PulseLEDs:PWMUDB:db_tc\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000010000000010000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000011111111000000001111111111111111101000000000000000000000000000000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_Debug:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_Debug:Net_9\ ,
        status_5 => \UART_Debug:BUART:rx_status_5\ ,
        status_4 => \UART_Debug:BUART:rx_status_4\ ,
        status_3 => \UART_Debug:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ShiftReg_DelaySenseIR:bSR:AsyncCtl:CtrlReg\
    PORT MAP (
        control_7 => \ShiftReg_DelaySenseIR:bSR:control_7\ ,
        control_6 => \ShiftReg_DelaySenseIR:bSR:control_6\ ,
        control_5 => \ShiftReg_DelaySenseIR:bSR:control_5\ ,
        control_4 => \ShiftReg_DelaySenseIR:bSR:control_4\ ,
        control_3 => \ShiftReg_DelaySenseIR:bSR:control_3\ ,
        control_2 => \ShiftReg_DelaySenseIR:bSR:control_2\ ,
        control_1 => \ShiftReg_DelaySenseIR:bSR:control_1\ ,
        control_0 => \ShiftReg_DelaySenseIR:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Debug:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              !\UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\UART_Debug:BUART:rx_address_detected\
            + !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              !\UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !MODIN1_1 * !\UART_Debug:BUART:rx_address_detected\ * 
              !Net_45_SYNCOUT
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_Debug:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Debug:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_address_detected\
            + !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\
            + !\UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * 
              \UART_Debug:BUART:rx_last\ * !Net_45_SYNCOUT
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_Debug:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Debug:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_Debug:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_Debug:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\
        );
        Output = \UART_Debug:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_Debug:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * 
              !\UART_Debug:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_Debug:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Debug:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              !\UART_Debug:BUART:rx_count_0\
        );
        Output = \UART_Debug:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_Debug:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_Debug:Net_9\ ,
        load => \UART_Debug:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART_Debug:BUART:rx_count_2\ ,
        count_1 => \UART_Debug:BUART:rx_count_1\ ,
        count_0 => \UART_Debug:BUART:rx_count_0\ ,
        tc => \UART_Debug:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              !MODIN1_1 * MODIN1_0 * Net_45_SYNCOUT
            + !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
            + !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              MODIN1_1 * !Net_45_SYNCOUT
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Debug:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_45_SYNCOUT
        );
        Output = \UART_Debug:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Net:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:tx_fifo_notfull\
        );
        Output = \UART_Net:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              !MODIN1_0 * Net_45_SYNCOUT
            + !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              MODIN1_0 * !Net_45_SYNCOUT
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_Debug:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * Net_45_SYNCOUT
        );
        Output = \UART_Debug:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_Debug:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_Debug:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_Debug:Net_9\ ,
        cs_addr_2 => \UART_Debug:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_Debug:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_Debug:BUART:rx_bitclk_enable\ ,
        route_si => \UART_Debug:BUART:rx_postpoll\ ,
        f0_load => \UART_Debug:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_Debug:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_Debug:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_Net:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_Net:Net_9\ ,
        status_3 => \UART_Net:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_Net:BUART:tx_status_2\ ,
        status_1 => \UART_Net:BUART:tx_fifo_empty\ ,
        status_0 => \UART_Net:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_Net:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:tx_bitclk_dp\
        );
        Output = \UART_Net:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_Net:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_0\ * 
              \UART_Net:BUART:tx_fifo_empty\ * \UART_Net:BUART:tx_state_2\ * 
              \UART_Net:BUART:tx_bitclk\
        );
        Output = \UART_Net:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_Net:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_0\ * 
              !\UART_Net:BUART:tx_fifo_empty\ * !\UART_Net:BUART:tx_state_2\
            + !\UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_0\ * 
              !\UART_Net:BUART:tx_fifo_empty\ * \UART_Net:BUART:tx_bitclk\
            + \UART_Net:BUART:tx_state_1\ * \UART_Net:BUART:tx_state_0\ * 
              \UART_Net:BUART:tx_fifo_empty\ * \UART_Net:BUART:tx_bitclk\
            + \UART_Net:BUART:tx_state_0\ * !\UART_Net:BUART:tx_state_2\ * 
              \UART_Net:BUART:tx_bitclk\
        );
        Output = \UART_Net:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_Net:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:tx_bitclk_dp\
        );
        Output = \UART_Net:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_Net:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_Net:Net_9\ ,
        cs_addr_2 => \UART_Net:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_Net:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_Net:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_Net:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_Net:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_Net:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Pin_Rx_Debug(0)_SYNC
    PORT MAP (
        in => Net_45 ,
        out => Net_45_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_PulseLEDs:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_PulseLEDs:PWMUDB:cmp1_less\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_eq\ * 
              !\PWM_PulseLEDs:PWMUDB:prevCompare1\
        );
        Output = \PWM_PulseLEDs:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_PulseLEDs:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_PulseLEDs:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_PulseLEDs:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_PulseLEDs:PWMUDB:compare2\
        );
        Output = \PWM_PulseLEDs:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_PulseLEDs:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_PulseLEDs:PWMUDB:compare2\ * 
              !\PWM_PulseLEDs:PWMUDB:prevCompare2\
        );
        Output = \PWM_PulseLEDs:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_PulseLEDs:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_PulseLEDs:PWMUDB:final_kill_reg\
        );
        Output = \PWM_PulseLEDs:PWMUDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_PulseLEDs:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_PulseLEDs:PWMUDB:cmp1_less\ * 
              !\PWM_PulseLEDs:PWMUDB:cmp1_eq\
        );
        Output = \PWM_PulseLEDs:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_266 ,
        cs_addr_2 => \ShiftReg_DelaySenseIR:bSR:ctrl_clk_enable\ ,
        route_si => Net_601 ,
        chain_in => \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:carry0\ ,
        chain_out => \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000000100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u0\
    Next in chain : \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u2\

statusicell: Name =\PWM_PulseLEDs:PWMUDB:sSTSReg:nrstSts:stsreg\
    PORT MAP (
        clock => Net_266 ,
        status_5 => \PWM_PulseLEDs:PWMUDB:status_5\ ,
        status_3 => \PWM_PulseLEDs:PWMUDB:status_3\ ,
        status_2 => \PWM_PulseLEDs:PWMUDB:tc_i\ ,
        status_1 => \PWM_PulseLEDs:PWMUDB:status_1\ ,
        status_0 => \PWM_PulseLEDs:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_Debug:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_fifo_notfull\
        );
        Output = \UART_Debug:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u2\
    PORT MAP (
        clock => Net_266 ,
        cs_addr_2 => \ShiftReg_DelaySenseIR:bSR:ctrl_clk_enable\ ,
        route_si => Net_601 ,
        chain_in => \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:carry1\ ,
        chain_out => \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000000100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u1\
    Next in chain : \ShiftReg_DelaySenseIR:bSR:sC32:BShiftRegDp:u3\

statusicell: Name =\UART_Debug:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_Debug:Net_9\ ,
        status_3 => \UART_Debug:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_Debug:BUART:tx_status_2\ ,
        status_1 => \UART_Debug:BUART:tx_fifo_empty\ ,
        status_0 => \UART_Debug:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=5, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_Debug:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_fifo_empty\ * 
              \UART_Debug:BUART:tx_state_2\ * \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_PulseLEDs:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_266 ,
        cs_addr_2 => \PWM_PulseLEDs:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_PulseLEDs:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_PulseLEDs:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_PulseLEDs:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_PulseLEDs:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_PulseLEDs:PWMUDB:compare2\ ,
        f1_blk_stat_comb => \PWM_PulseLEDs:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_Debug:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_Debug:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_bitclk_dp\
        );
        Output = \UART_Debug:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Debug:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_bitclk\ * 
              !\UART_Debug:BUART:tx_counter_dp\
            + \UART_Debug:BUART:tx_state_0\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_Debug:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_bitclk_dp\
        );
        Output = \UART_Debug:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_Debug:Net_9\ ,
        cs_addr_0 => \UART_Debug:BUART:counter_load_not\ ,
        cl0_comb => \UART_Debug:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART_Debug:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_Debug:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_fifo_empty\ * 
              !\UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_fifo_empty\ * 
              \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_fifo_empty\ * \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_0\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_40, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:txn\
        );
        Output = Net_40 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Debug:BUART:txn\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Debug:BUART:txn\ * \UART_Debug:BUART:tx_state_1\ * 
              !\UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:txn\ * \UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_shift_out\ * 
              !\UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_state_2\ * !\UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_shift_out\ * 
              !\UART_Debug:BUART:tx_state_2\ * \UART_Debug:BUART:tx_bitclk\ * 
              \UART_Debug:BUART:tx_counter_dp\
        );
        Output = \UART_Debug:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Debug:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_state_2\ * \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_bitclk\ * 
              !\UART_Debug:BUART:tx_counter_dp\
        );
        Output = \UART_Debug:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_Debug:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_Debug:Net_9\ ,
        cs_addr_2 => \UART_Debug:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_Debug:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_Debug:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_Debug:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_Debug:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_Debug:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_Net:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_0\ * 
              !\UART_Net:BUART:tx_state_2\
            + !\UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_0\ * 
              \UART_Net:BUART:tx_bitclk\
        );
        Output = \UART_Net:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Net:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Net:BUART:tx_state_1\ * \UART_Net:BUART:tx_state_0\ * 
              \UART_Net:BUART:tx_bitclk\
            + \UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_2\ * 
              \UART_Net:BUART:tx_bitclk\ * !\UART_Net:BUART:tx_counter_dp\
            + \UART_Net:BUART:tx_state_0\ * !\UART_Net:BUART:tx_state_2\ * 
              \UART_Net:BUART:tx_bitclk\
        );
        Output = \UART_Net:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_53, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Net:BUART:txn\
        );
        Output = Net_53 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Net:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_0\ * 
              \UART_Net:BUART:tx_state_2\ * \UART_Net:BUART:tx_bitclk\
            + \UART_Net:BUART:tx_state_1\ * \UART_Net:BUART:tx_state_0\ * 
              \UART_Net:BUART:tx_bitclk\
            + \UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_2\ * 
              \UART_Net:BUART:tx_bitclk\ * !\UART_Net:BUART:tx_counter_dp\
        );
        Output = \UART_Net:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Net:BUART:txn\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Net:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Net:BUART:txn\ * \UART_Net:BUART:tx_state_1\ * 
              !\UART_Net:BUART:tx_bitclk\
            + \UART_Net:BUART:txn\ * \UART_Net:BUART:tx_state_2\
            + !\UART_Net:BUART:tx_state_1\ * \UART_Net:BUART:tx_state_0\ * 
              !\UART_Net:BUART:tx_shift_out\ * !\UART_Net:BUART:tx_state_2\
            + !\UART_Net:BUART:tx_state_1\ * \UART_Net:BUART:tx_state_0\ * 
              !\UART_Net:BUART:tx_state_2\ * !\UART_Net:BUART:tx_bitclk\
            + \UART_Net:BUART:tx_state_1\ * !\UART_Net:BUART:tx_state_0\ * 
              !\UART_Net:BUART:tx_shift_out\ * !\UART_Net:BUART:tx_state_2\ * 
              \UART_Net:BUART:tx_bitclk\ * \UART_Net:BUART:tx_counter_dp\
        );
        Output = \UART_Net:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_Net:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_Net:Net_9\ ,
        cs_addr_0 => \UART_Net:BUART:counter_load_not\ ,
        cl0_comb => \UART_Net:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART_Net:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_SAR_ProxIR:IRQ\
        PORT MAP (
            interrupt => Net_552 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\CapSense_1:IsrCH0\
        PORT MAP (
            interrupt => \CapSense_1:Net_1603\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_81\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(5)] 
    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(6)] 
    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(7)] 
    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_688 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(8)] 
    interrupt: Name =isr_PulseReadAmbient
        PORT MAP (
            interrupt => Net_520 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(9)] 
    interrupt: Name =isr_PulseReadIR
        PORT MAP (
            interrupt => Net_619 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_79\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_PulseIn:IRQ\
        PORT MAP (
            interrupt => Net_420 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_PulseRef_IRD_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PulseRef_IRD_A(0)__PA ,
        analog_term => \Opamp_PulseRef:Net_29\ ,
        pad => Pin_PulseRef_IRD_A(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_BrightLEDBlue(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_BrightLEDBlue(0)__PA ,
        input => Net_649 ,
        pad => Pin_BrightLEDBlue(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CapSense_1:PortCH0(1)\
    Attributes:
        Alias: ProximitySensor1_0__PROX
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:PortCH0(1)\__PA ,
        pad => \CapSense_1:PortCH0(1)_PAD\ ,
        analog_term => \CapSense_1:Net_1410_1\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CapSense_1:PortCH0(0)\
    Attributes:
        Alias: ProximitySensor0_0__PROX
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:PortCH0(0)\__PA ,
        pad => \CapSense_1:PortCH0(0)_PAD\ ,
        analog_term => \CapSense_1:Net_1410_0\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_PulseRed_Intensity(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PulseRed_Intensity(0)__PA ,
        analog_term => Net_140 ,
        pad => Pin_PulseRed_Intensity(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_PulseIR_Intensity(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PulseIR_Intensity(0)__PA ,
        analog_term => Net_139 ,
        pad => Pin_PulseIR_Intensity(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 is empty
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_PulseRed_on(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PulseRed_on(0)__PA ,
        input => Net_604 ,
        pad => Pin_PulseRed_on(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_PulseIn_plus_IRD_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PulseIn_plus_IRD_A(0)__PA ,
        analog_term => Net_148 ,
        pad => Pin_PulseIn_plus_IRD_A(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_PulseIn_minus_IRD_C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PulseIn_minus_IRD_C(0)__PA ,
        analog_term => Net_184 ,
        pad => Pin_PulseIn_minus_IRD_C(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_BrightLEDWarm(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_BrightLEDWarm(0)__PA ,
        input => Net_640 ,
        pad => Pin_BrightLEDWarm(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_BrightLEDCool(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_BrightLEDCool(0)__PA ,
        input => Net_585 ,
        pad => Pin_BrightLEDCool(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_Rx_Net_Enable(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Rx_Net_Enable(0)__PA ,
        pad => Pin_Rx_Net_Enable(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_Rx_Net(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Rx_Net(0)__PA ,
        fb => Net_58 ,
        pad => Pin_Rx_Net(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_Tx_Net_Enable(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Tx_Net_Enable(0)__PA ,
        pad => Pin_Tx_Net_Enable(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_Tx_Net(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Tx_Net(0)__PA ,
        input => Net_53 ,
        pad => Pin_Tx_Net(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_DebugButton(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_DebugButton(0)__PA ,
        pad => Pin_DebugButton(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_DebugLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_DebugLED(0)__PA ,
        pad => Pin_DebugLED(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_Rx_Debug(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Rx_Debug(0)__PA ,
        fb => Net_45 ,
        pad => Pin_Rx_Debug(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_Tx_Debug(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Tx_Debug(0)__PA ,
        input => Net_40 ,
        pad => Pin_Tx_Debug(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CapSense_1:CmodCH0(0)\
    Attributes:
        Alias: Cmod_CH0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_1:CmodCH0(0)\__PA ,
        analog_term => \CapSense_1:Net_2149\ ,
        pad => \CapSense_1:CmodCH0(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_ProxIR_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_ProxIR_1(0)__PA ,
        analog_term => Net_101 ,
        pad => Pin_ProxIR_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_PylonType1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PylonType1(0)__PA ,
        pad => Pin_PylonType1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_PylonType0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PylonType0(0)__PA ,
        pad => Pin_PylonType0(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_PulseIR_on(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PulseIR_on(0)__PA ,
        input => Net_724 ,
        pad => Pin_PulseIR_on(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART_1:Dp_1(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dp_1(0)\__PA ,
        analog_term => \USBUART_1:Net_1000\ ,
        pad => \USBUART_1:Dp_1(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART_1:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dm(0)\__PA ,
        analog_term => \USBUART_1:Net_597\ ,
        pad => \USBUART_1:Dm(0)_PAD\ );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: 
    CapSense Block @ [FFB(CapSense,0)]: 
    capsensecell: Name =CapSense
        PORT MAP (
            lft => \CapSense_1:PreChargeClk\ );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \ADC_PulseIn:Net_487\ ,
            dclk_0 => \ADC_PulseIn:Net_487_local\ ,
            dclk_glb_1 => \CapSense_1:clk\ ,
            dclk_1 => \CapSense_1:clk_local\ ,
            dclk_glb_2 => \UART_Debug:Net_9\ ,
            dclk_2 => \UART_Debug:Net_9_local\ ,
            aclk_glb_0 => \ADC_PulseIn:Net_40\ ,
            aclk_0 => \ADC_PulseIn:Net_40_local\ ,
            clk_a_dig_glb_0 => \ADC_PulseIn:Net_40_adig\ ,
            clk_a_dig_0 => \ADC_PulseIn:Net_40_adig_local\ ,
            aclk_glb_1 => \ADC_SAR_ProxIR:Net_221\ ,
            aclk_1 => \ADC_SAR_ProxIR:Net_221_local\ ,
            clk_a_dig_glb_1 => \ADC_SAR_ProxIR:Net_221_adig\ ,
            clk_a_dig_1 => \ADC_SAR_ProxIR:Net_221_adig_local\ ,
            dclk_glb_3 => \UART_Net:Net_9\ ,
            dclk_3 => \UART_Net:Net_9_local\ ,
            dclk_glb_4 => Net_577 ,
            dclk_4 => Net_577_local ,
            dclk_glb_5 => Net_266 ,
            dclk_5 => Net_266_local );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: 
    Comparator Block @ [FFB(Comparator,0)]: 
    comparatorcell: Name =\CapSense_1:CompCH0:ctComp\
        PORT MAP (
            vplus => \CapSense_1:Net_282\ ,
            vminus => \CapSense_1:Net_2129\ ,
            out => \CapSense_1:Cmp_CH0\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(DFB,0)]: 
    DFB Block @ [FFB(DFB,0)]: 
    dfbcell: Name =\Filter_PulseInBand:DFB\
        PORT MAP (
            out_1 => \Filter_PulseInBand:Net_8\ ,
            out_2 => \Filter_PulseInBand:Net_9\ ,
            dmareq_1 => Net_566 ,
            dmareq_2 => Net_567 ,
            interrupt => Net_568 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(DSM,0)]: 
    DS Modulator @ [FFB(DSM,0)]: 
    dsmodcell: Name =\ADC_PulseIn:DSM2\
        PORT MAP (
            aclock => \ADC_PulseIn:Net_40\ ,
            vplus => Net_177 ,
            vminus => \ADC_PulseIn:Net_520\ ,
            reset_dec => \ADC_PulseIn:mod_reset\ ,
            extclk_cp_udb => \ADC_PulseIn:Net_487_local\ ,
            ext_pin_1 => \ADC_PulseIn:Net_580\ ,
            ext_pin_2 => \ADC_PulseIn:Net_573\ ,
            dec_clock => \ADC_PulseIn:aclock\ ,
            mod_dat_3 => \ADC_PulseIn:mod_dat_3\ ,
            mod_dat_2 => \ADC_PulseIn:mod_dat_2\ ,
            mod_dat_1 => \ADC_PulseIn:mod_dat_1\ ,
            mod_dat_0 => \ADC_PulseIn:mod_dat_0\ ,
            dout_udb_7 => \ADC_PulseIn:Net_5_7\ ,
            dout_udb_6 => \ADC_PulseIn:Net_5_6\ ,
            dout_udb_5 => \ADC_PulseIn:Net_5_5\ ,
            dout_udb_4 => \ADC_PulseIn:Net_5_4\ ,
            dout_udb_3 => \ADC_PulseIn:Net_5_3\ ,
            dout_udb_2 => \ADC_PulseIn:Net_5_2\ ,
            dout_udb_1 => \ADC_PulseIn:Net_5_1\ ,
            dout_udb_0 => \ADC_PulseIn:Net_5_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 18
        }
Fixed Function block hod @ [FFB(Decimator,0)]: 
    Decimator Block @ [FFB(Decimator,0)]: 
    decimatorcell: Name =\ADC_PulseIn:DEC\
        PORT MAP (
            aclock => \ADC_PulseIn:aclock\ ,
            mod_dat_3 => \ADC_PulseIn:mod_dat_3\ ,
            mod_dat_2 => \ADC_PulseIn:mod_dat_2\ ,
            mod_dat_1 => \ADC_PulseIn:mod_dat_1\ ,
            mod_dat_0 => \ADC_PulseIn:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_PulseIn:mod_reset\ ,
            interrupt => Net_420 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: 
    SC Block @ [FFB(SC,1)]: 
    sccell: Name =\TIA_PulseIn:SC\
        PORT MAP (
            vref => Net_148 ,
            vin => Net_184 ,
            modout => \TIA_PulseIn:Net_60\ ,
            vout => Net_177 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: 
    USB Block @ [FFB(USB,0)]: 
    usbcell: Name =\USBUART_1:USB\
        PORT MAP (
            dp => \USBUART_1:Net_1000\ ,
            dm => \USBUART_1:Net_597\ ,
            sof_int => Net_688 ,
            arb_int => \USBUART_1:Net_79\ ,
            usb_int => \USBUART_1:Net_81\ ,
            ept_int_8 => \USBUART_1:ept_int_8\ ,
            ept_int_7 => \USBUART_1:ept_int_7\ ,
            ept_int_6 => \USBUART_1:ept_int_6\ ,
            ept_int_5 => \USBUART_1:ept_int_5\ ,
            ept_int_4 => \USBUART_1:ept_int_4\ ,
            ept_int_3 => \USBUART_1:ept_int_3\ ,
            ept_int_2 => \USBUART_1:ept_int_2\ ,
            ept_int_1 => \USBUART_1:ept_int_1\ ,
            ept_int_0 => \USBUART_1:ept_int_0\ ,
            ord_int => \USBUART_1:Net_95\ ,
            dma_req_7 => \USBUART_1:dma_req_7\ ,
            dma_req_6 => \USBUART_1:dma_req_6\ ,
            dma_req_5 => \USBUART_1:dma_req_5\ ,
            dma_req_4 => \USBUART_1:dma_req_4\ ,
            dma_req_3 => \USBUART_1:dma_req_3\ ,
            dma_req_2 => \USBUART_1:dma_req_2\ ,
            dma_req_1 => \USBUART_1:dma_req_1\ ,
            dma_req_0 => \USBUART_1:dma_req_0\ ,
            dma_termin => \USBUART_1:Net_824\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(VIDAC,0)]: 
    VIDAC Block @ [FFB(VIDAC,0)]: 
    vidaccell: Name =\IDAC8_PulseRed:viDAC8\
        PORT MAP (
            vout => \IDAC8_PulseRed:Net_124\ ,
            iout => Net_140 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ [FFB(VIDAC,1)]: 
    vidaccell: Name =\VDAC_PulseRef:viDAC8\
        PORT MAP (
            vout => Net_158 ,
            iout => \VDAC_PulseRef:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ [FFB(VIDAC,2)]: 
    vidaccell: Name =\IDAC8_PulseIR:viDAC8\
        PORT MAP (
            vout => \IDAC8_PulseIR:Net_124\ ,
            iout => Net_139 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ [FFB(VIDAC,3)]: 
    vidaccell: Name =\CapSense_1:IdacCH0:viDAC8\
        PORT MAP (
            ioff => \CapSense_1:IdacCH0:Net_123\ ,
            vout => \CapSense_1:IdacCH0:Net_124\ ,
            iout => \CapSense_1:Net_1425\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Fixed Function block hod @ [FFB(Abuf,0)]: 
    Opamp Block @ [FFB(Abuf,0)]: 
    abufcell: Name =\Opamp_PulseRef:ABuf\
        PORT MAP (
            vplus => Net_158 ,
            vminus => \Opamp_PulseRef:Net_29\ ,
            vout => \Opamp_PulseRef:Net_29\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(CsAbuf,0)]: 
    CapSense Buffer @ [FFB(CsAbuf,0)]: 
    csabufcell: Name =\CapSense_1:BufCH0\
        PORT MAP (
            vchan => \CapSense_1:Net_2149\ ,
            vref => \CapSense_1:Net_2129\ ,
            vout => \CapSense_1:Net_2072\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(Vref,0)]: 
    Vref Block @ [FFB(Vref,3)]: 
    vrefcell: Name =\CapSense_1:VrefRefCH0\
        PORT MAP (
            vout => \CapSense_1:Net_2129\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
    Vref Block @ [FFB(Vref,6)]: 
    vrefcell: Name =\ADC_PulseIn:ADC_Vssa_1:vRef_1\
        PORT MAP (
            vout => \ADC_PulseIn:Net_690\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
    Vref Block @ [FFB(Vref,13)]: 
    vrefcell: Name =\ADC_SAR_ProxIR:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_SAR_ProxIR:Net_248\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: 
    SAR @ [FFB(SAR,0)]: 
    sarcell: Name =\ADC_SAR_ProxIR:ADC_SAR\
        PORT MAP (
            vplus => Net_101 ,
            vminus => \ADC_SAR_ProxIR:Net_126\ ,
            ext_pin => \ADC_SAR_ProxIR:Net_215\ ,
            vrefhi_out => \ADC_SAR_ProxIR:Net_126\ ,
            vref => \ADC_SAR_ProxIR:Net_248\ ,
            clock => \ADC_SAR_ProxIR:Net_221\ ,
            pump_clock => \ADC_SAR_ProxIR:Net_221\ ,
            irq => \ADC_SAR_ProxIR:Net_252\ ,
            next => Net_730 ,
            data_out_udb_11 => \ADC_SAR_ProxIR:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_ProxIR:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_ProxIR:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_ProxIR:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_ProxIR:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_ProxIR:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_ProxIR:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_ProxIR:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_ProxIR:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_ProxIR:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_ProxIR:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_ProxIR:Net_207_0\ ,
            eof_udb => Net_552 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(TimingFault,0)]: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_PulseIn:AMux\
        PORT MAP (
            muxin_1 => \ADC_PulseIn:Net_690\ ,
            muxin_0 => \ADC_PulseIn:Net_690\ ,
            vout => \ADC_PulseIn:Net_520\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense_1:AMuxCH0\
        PORT MAP (
            muxin_4 => \CapSense_1:Net_1425\ ,
            muxin_3 => \CapSense_1:Net_282\ ,
            muxin_2 => \CapSense_1:Net_2149\ ,
            muxin_1 => \CapSense_1:Net_1410_1\ ,
            muxin_0 => \CapSense_1:Net_1410_0\ ,
            vout => \CapSense_1:Net_2072\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00000"
            muxin_width = 5
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                            | 
Port | Pin | Fixed |      Type |       Drive Mode |                       Name | Connections
-----+-----+-------+-----------+------------------+----------------------------+--------------------------------
   0 |   1 |     * |      NONE |      HI_Z_ANALOG |      Pin_PulseRef_IRD_A(0) | Analog(\Opamp_PulseRef:Net_29\)
     |   3 |     * |      NONE |    OPEN_DRAIN_HI |       Pin_BrightLEDBlue(0) | In(Net_649)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |    \CapSense_1:PortCH0(1)\ | Analog(\CapSense_1:Net_1410_1\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |    \CapSense_1:PortCH0(0)\ | Analog(\CapSense_1:Net_1410_0\)
     |   6 |     * |      NONE |      HI_Z_ANALOG |  Pin_PulseRed_Intensity(0) | Analog(Net_140)
     |   7 |     * |      NONE |      HI_Z_ANALOG |   Pin_PulseIR_Intensity(0) | Analog(Net_139)
-----+-----+-------+-----------+------------------+----------------------------+--------------------------------
   3 |   0 |     * |      NONE |    OPEN_DRAIN_LO |         Pin_PulseRed_on(0) | In(Net_604)
     |   3 |     * |      NONE |      HI_Z_ANALOG |  Pin_PulseIn_plus_IRD_A(0) | Analog(Net_148)
     |   4 |     * |      NONE |      HI_Z_ANALOG | Pin_PulseIn_minus_IRD_C(0) | Analog(Net_184)
-----+-----+-------+-----------+------------------+----------------------------+--------------------------------
   4 |   2 |     * |      NONE |    OPEN_DRAIN_HI |       Pin_BrightLEDWarm(0) | In(Net_640)
     |   3 |     * |      NONE |    OPEN_DRAIN_HI |       Pin_BrightLEDCool(0) | In(Net_585)
     |   4 |     * |      NONE |         CMOS_OUT |       Pin_Rx_Net_Enable(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |              Pin_Rx_Net(0) | FB(Net_58)
-----+-----+-------+-----------+------------------+----------------------------+--------------------------------
   5 |   1 |     * |      NONE |         CMOS_OUT |       Pin_Tx_Net_Enable(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |              Pin_Tx_Net(0) | In(Net_53)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |         Pin_DebugButton(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |            Pin_DebugLED(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |            Pin_Rx_Debug(0) | FB(Net_45)
     |   7 |     * |      NONE |         CMOS_OUT |            Pin_Tx_Debug(0) | In(Net_40)
-----+-----+-------+-----------+------------------+----------------------------+--------------------------------
   6 |   0 |     * |      NONE |      HI_Z_ANALOG |    \CapSense_1:CmodCH0(0)\ | Analog(\CapSense_1:Net_2149\)
     |   1 |     * |      NONE |      HI_Z_ANALOG |            Pin_ProxIR_1(0) | Analog(Net_101)
     |   5 |     * |      NONE |      RES_PULL_UP |          Pin_PylonType1(0) | 
     |   6 |     * |      NONE |      RES_PULL_UP |          Pin_PylonType0(0) | 
-----+-----+-------+-----------+------------------+----------------------------+--------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |          Pin_PulseIR_on(0) | In(Net_724)
-----+-----+-------+-----------+------------------+----------------------------+--------------------------------
  15 |   6 |     * |      NONE |      HI_Z_ANALOG |        \USBUART_1:Dp_1(0)\ | Analog(\USBUART_1:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |          \USBUART_1:Dm(0)\ | Analog(\USBUART_1:Net_597\)
----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
Info: plm.M0040: The pin named Pin_BrightLEDBlue(0) at location P0[3] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0040: The pin named \CapSense_1:PortCH0(1)\ at location P0[4] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0040: The pin named \CapSense_1:PortCH0(0)\ at location P0[5] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0039: The pin named Pin_PulseRed_on(0) at location P3[0] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Info: plm.M0040: The pin named Pin_PulseIn_plus_IRD_A(0) at location P3[3] prevents a direct input connection to an Opamp. (App=cydsfit)
Info: plm.M0040: The pin named Pin_PulseIn_minus_IRD_C(0) at location P3[4] prevents a direct input connection to an Opamp. (App=cydsfit)
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.041ms
Digital Placement phase: Elapsed time ==> 5s.835ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 5s.696ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.472ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.136ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Pulser1_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.768ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.556ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 22s.430ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 22s.520ms
API generation phase: Elapsed time ==> 61s.146ms
Dependency generation phase: Elapsed time ==> 0s.035ms
Cleanup phase: Elapsed time ==> 0s.002ms
