#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x564933010270 .scope module, "microc_tb" "microc_tb" 2 7;
 .timescale -9 -11;
v0x56493305edc0_0 .var "clk", 0 0;
v0x56493305ee80_0 .var "reset", 0 0;
v0x56493305ef40_0 .var "t_op", 2 0;
v0x56493305f010_0 .net "t_opcode", 5 0, L_0x56493306f830;  1 drivers
v0x56493305f0b0_0 .var "t_s_inc", 0 0;
v0x56493305f1f0_0 .var "t_s_inm", 0 0;
v0x56493305f2e0_0 .var "t_s_ret", 0 0;
v0x56493305f3d0_0 .var "t_s_rre", 0 0;
v0x56493305f4c0_0 .var "t_we3", 0 0;
v0x56493305f5f0_0 .var "t_wez", 0 0;
v0x56493305f6e0_0 .net "t_z", 0 0, v0x56493305b360_0;  1 drivers
S_0x5649330030e0 .scope module, "t_microc" "microc" 2 15, 3 6 0, S_0x564933010270;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_ret"
    .port_info 3 /INPUT 1 "s_rre"
    .port_info 4 /INPUT 1 "s_inc"
    .port_info 5 /INPUT 1 "s_inm"
    .port_info 6 /INPUT 1 "we3"
    .port_info 7 /INPUT 1 "wez"
    .port_info 8 /INPUT 3 "op"
    .port_info 9 /OUTPUT 1 "z"
    .port_info 10 /OUTPUT 6 "opcode"
v0x56493305d870_0 .net "DIR", 9 0, v0x5649330369f0_0;  1 drivers
v0x56493305d930_0 .net "DIR_SALTO", 9 0, L_0x56493306f990;  1 drivers
o0x7ff7d7d6ceb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x56493305d9f0_0 .net "INM", 7 0, o0x7ff7d7d6ceb8;  0 drivers
v0x56493305dac0_0 .net "OUT_ALU", 7 0, v0x564933059190_0;  1 drivers
v0x56493305dbb0_0 .net "RD1", 7 0, L_0x564933070420;  1 drivers
v0x56493305dcf0_0 .net "RD2", 7 0, L_0x564933070b30;  1 drivers
v0x56493305de00_0 .net "RR_to_mux", 9 0, v0x5649330588e0_0;  1 drivers
v0x56493305df10_0 .net "WD3", 7 0, L_0x5649330711d0;  1 drivers
v0x56493305e020_0 .net "Z_ALU", 0 0, L_0x564933070f90;  1 drivers
v0x56493305e0c0_0 .net "clk", 0 0, v0x56493305edc0_0;  1 drivers
L_0x7ff7d7d23018 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x56493305e160_0 .net "const1", 9 0, L_0x7ff7d7d23018;  1 drivers
v0x56493305e220_0 .net "mux_to_mux", 9 0, L_0x564933071000;  1 drivers
v0x56493305e310_0 .net "op", 2 0, v0x56493305ef40_0;  1 drivers
v0x56493305e3d0_0 .net "opcode", 5 0, L_0x56493306f830;  alias, 1 drivers
v0x56493305e490_0 .net "out_mem_prog", 15 0, L_0x56493306fcc0;  1 drivers
v0x56493305e550_0 .net "out_mux_pc", 9 0, L_0x5649330710a0;  1 drivers
v0x56493305e640_0 .net "reset", 0 0, v0x56493305ee80_0;  1 drivers
v0x56493305e7f0_0 .net "s_inc", 0 0, v0x56493305f0b0_0;  1 drivers
v0x56493305e890_0 .net "s_inm", 0 0, v0x56493305f1f0_0;  1 drivers
v0x56493305e930_0 .net "s_ret", 0 0, v0x56493305f2e0_0;  1 drivers
v0x56493305e9d0_0 .net "s_rre", 0 0, v0x56493305f3d0_0;  1 drivers
v0x56493305ea70_0 .net "sum_out", 9 0, L_0x56493306fde0;  1 drivers
v0x56493305eb10_0 .net "we3", 0 0, v0x56493305f4c0_0;  1 drivers
v0x56493305ebb0_0 .net "wez", 0 0, v0x56493305f5f0_0;  1 drivers
v0x56493305ec50_0 .net "z", 0 0, v0x56493305b360_0;  alias, 1 drivers
L_0x56493306f830 .part L_0x56493306fcc0, 10, 6;
L_0x56493306f990 .part L_0x56493306fcc0, 0, 10;
L_0x564933070c80 .part L_0x56493306fcc0, 8, 4;
L_0x564933070d20 .part L_0x56493306fcc0, 4, 4;
L_0x564933070dc0 .part L_0x56493306fcc0, 0, 4;
S_0x5649330010a0 .scope module, "PC" "registro" 3 23, 4 35 0, S_0x5649330030e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x564933010c90 .param/l "WIDTH" 0 4 35, +C4<00000000000000000000000000001010>;
v0x564933035b70_0 .net "clk", 0 0, v0x56493305edc0_0;  alias, 1 drivers
v0x564933035c10_0 .net "d", 9 0, L_0x5649330710a0;  alias, 1 drivers
v0x5649330369f0_0 .var "q", 9 0;
v0x564933036ac0_0 .net "reset", 0 0, v0x56493305ee80_0;  alias, 1 drivers
E_0x564933022380 .event posedge, v0x564933036ac0_0, v0x564933035b70_0;
S_0x564933058370 .scope module, "RR" "registro_en" 3 24, 4 46 0, S_0x5649330030e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 10 "d"
    .port_info 4 /OUTPUT 10 "q"
P_0x564933058560 .param/l "WIDTH" 0 4 46, +C4<00000000000000000000000000001010>;
v0x564933058680_0 .net "clk", 0 0, v0x56493305edc0_0;  alias, 1 drivers
v0x564933058750_0 .net "d", 9 0, L_0x56493306fde0;  alias, 1 drivers
v0x564933058810_0 .net "enable", 0 0, v0x56493305f3d0_0;  alias, 1 drivers
v0x5649330588e0_0 .var "q", 9 0;
v0x5649330589c0_0 .net "reset", 0 0, v0x56493305ee80_0;  alias, 1 drivers
S_0x564933058b60 .scope module, "alu1" "alu" 3 21, 5 1 0, S_0x5649330030e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x564933070f90 .functor NOT 1, L_0x564933070e60, C4<0>, C4<0>, C4<0>;
v0x564933058e00_0 .net *"_s3", 0 0, L_0x564933070e60;  1 drivers
v0x564933058ee0_0 .net "a", 7 0, L_0x564933070420;  alias, 1 drivers
v0x564933058fc0_0 .net "b", 7 0, L_0x564933070b30;  alias, 1 drivers
v0x5649330590b0_0 .net "op", 2 0, v0x56493305ef40_0;  alias, 1 drivers
v0x564933059190_0 .var "s", 7 0;
v0x5649330592c0_0 .net "y", 7 0, v0x564933059190_0;  alias, 1 drivers
v0x5649330593a0_0 .net "zero", 0 0, L_0x564933070f90;  alias, 1 drivers
E_0x564933022770 .event edge, v0x5649330590b0_0, v0x564933058fc0_0, v0x564933058ee0_0;
L_0x564933070e60 .reduce/or v0x564933059190_0;
S_0x564933059500 .scope module, "bancoreg" "regfile" 3 20, 4 4 0, S_0x5649330030e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x564933059830_0 .net *"_s0", 31 0, L_0x56493306ffa0;  1 drivers
v0x564933059930_0 .net *"_s10", 5 0, L_0x564933070240;  1 drivers
L_0x7ff7d7d23138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564933059a10_0 .net *"_s13", 1 0, L_0x7ff7d7d23138;  1 drivers
L_0x7ff7d7d23180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x564933059ad0_0 .net/2u *"_s14", 7 0, L_0x7ff7d7d23180;  1 drivers
v0x564933059bb0_0 .net *"_s18", 31 0, L_0x5649330705b0;  1 drivers
L_0x7ff7d7d231c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564933059ce0_0 .net *"_s21", 27 0, L_0x7ff7d7d231c8;  1 drivers
L_0x7ff7d7d23210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564933059dc0_0 .net/2u *"_s22", 31 0, L_0x7ff7d7d23210;  1 drivers
v0x564933059ea0_0 .net *"_s24", 0 0, L_0x5649330706e0;  1 drivers
v0x564933059f60_0 .net *"_s26", 7 0, L_0x564933070820;  1 drivers
v0x56493305a040_0 .net *"_s28", 5 0, L_0x564933070910;  1 drivers
L_0x7ff7d7d230a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56493305a120_0 .net *"_s3", 27 0, L_0x7ff7d7d230a8;  1 drivers
L_0x7ff7d7d23258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56493305a200_0 .net *"_s31", 1 0, L_0x7ff7d7d23258;  1 drivers
L_0x7ff7d7d232a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56493305a2e0_0 .net/2u *"_s32", 7 0, L_0x7ff7d7d232a0;  1 drivers
L_0x7ff7d7d230f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56493305a3c0_0 .net/2u *"_s4", 31 0, L_0x7ff7d7d230f0;  1 drivers
v0x56493305a4a0_0 .net *"_s6", 0 0, L_0x564933070060;  1 drivers
v0x56493305a560_0 .net *"_s8", 7 0, L_0x5649330701a0;  1 drivers
v0x56493305a640_0 .net "clk", 0 0, v0x56493305edc0_0;  alias, 1 drivers
v0x56493305a6e0_0 .net "ra1", 3 0, L_0x564933070c80;  1 drivers
v0x56493305a7c0_0 .net "ra2", 3 0, L_0x564933070d20;  1 drivers
v0x56493305a8a0_0 .net "rd1", 7 0, L_0x564933070420;  alias, 1 drivers
v0x56493305a960_0 .net "rd2", 7 0, L_0x564933070b30;  alias, 1 drivers
v0x56493305aa00 .array "regb", 15 0, 7 0;
v0x56493305aaa0_0 .net "wa3", 3 0, L_0x564933070dc0;  1 drivers
v0x56493305ab80_0 .net "wd3", 7 0, L_0x5649330711d0;  alias, 1 drivers
v0x56493305ac60_0 .net "we3", 0 0, v0x56493305f4c0_0;  alias, 1 drivers
E_0x564933023080 .event posedge, v0x564933035b70_0;
L_0x56493306ffa0 .concat [ 4 28 0 0], L_0x564933070c80, L_0x7ff7d7d230a8;
L_0x564933070060 .cmp/ne 32, L_0x56493306ffa0, L_0x7ff7d7d230f0;
L_0x5649330701a0 .array/port v0x56493305aa00, L_0x564933070240;
L_0x564933070240 .concat [ 4 2 0 0], L_0x564933070c80, L_0x7ff7d7d23138;
L_0x564933070420 .functor MUXZ 8, L_0x7ff7d7d23180, L_0x5649330701a0, L_0x564933070060, C4<>;
L_0x5649330705b0 .concat [ 4 28 0 0], L_0x564933070d20, L_0x7ff7d7d231c8;
L_0x5649330706e0 .cmp/ne 32, L_0x5649330705b0, L_0x7ff7d7d23210;
L_0x564933070820 .array/port v0x56493305aa00, L_0x564933070910;
L_0x564933070910 .concat [ 4 2 0 0], L_0x564933070d20, L_0x7ff7d7d23258;
L_0x564933070b30 .functor MUXZ 8, L_0x7ff7d7d232a0, L_0x564933070820, L_0x5649330706e0, C4<>;
S_0x56493305ae70 .scope module, "ffz" "ffd" 3 22, 4 70 0, S_0x5649330030e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x56493305b0c0_0 .net "carga", 0 0, v0x56493305f5f0_0;  alias, 1 drivers
v0x56493305b1a0_0 .net "clk", 0 0, v0x56493305edc0_0;  alias, 1 drivers
v0x56493305b260_0 .net "d", 0 0, L_0x564933070f90;  alias, 1 drivers
v0x56493305b360_0 .var "q", 0 0;
v0x56493305b400_0 .net "reset", 0 0, v0x56493305ee80_0;  alias, 1 drivers
S_0x56493305b5a0 .scope module, "memoria" "memprog" 3 18, 6 3 0, S_0x5649330030e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x56493306fcc0 .functor BUFZ 16, L_0x56493306fa80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x56493305b7e0_0 .net *"_s0", 15 0, L_0x56493306fa80;  1 drivers
v0x56493305b8e0_0 .net *"_s2", 11 0, L_0x56493306fb40;  1 drivers
L_0x7ff7d7d23060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56493305b9c0_0 .net *"_s5", 1 0, L_0x7ff7d7d23060;  1 drivers
v0x56493305ba80_0 .net "a", 9 0, v0x5649330369f0_0;  alias, 1 drivers
v0x56493305bb40_0 .net "clk", 0 0, v0x56493305edc0_0;  alias, 1 drivers
v0x56493305bc30 .array "mem", 1023 0, 15 0;
v0x56493305bcd0_0 .net "rd", 15 0, L_0x56493306fcc0;  alias, 1 drivers
L_0x56493306fa80 .array/port v0x56493305bc30, L_0x56493306fb40;
L_0x56493306fb40 .concat [ 10 2 0 0], v0x5649330369f0_0, L_0x7ff7d7d23060;
S_0x56493305be30 .scope module, "mux_S_INC" "mux2" 3 25, 4 60 0, S_0x5649330030e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x56493305bfb0 .param/l "WIDTH" 0 4 60, +C4<00000000000000000000000000001010>;
v0x56493305c080_0 .net "d0", 9 0, L_0x56493306f990;  alias, 1 drivers
v0x56493305c160_0 .net "d1", 9 0, L_0x56493306fde0;  alias, 1 drivers
v0x56493305c250_0 .net "s", 0 0, v0x56493305f0b0_0;  alias, 1 drivers
v0x56493305c320_0 .net "y", 9 0, L_0x564933071000;  alias, 1 drivers
L_0x564933071000 .functor MUXZ 10, L_0x56493306f990, L_0x56493306fde0, v0x56493305f0b0_0, C4<>;
S_0x56493305c490 .scope module, "mux_S_INM" "mux2" 3 27, 4 60 0, S_0x5649330030e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x56493305c660 .param/l "WIDTH" 0 4 60, +C4<00000000000000000000000000001000>;
v0x56493305c730_0 .net "d0", 7 0, v0x564933059190_0;  alias, 1 drivers
v0x56493305c840_0 .net "d1", 7 0, o0x7ff7d7d6ceb8;  alias, 0 drivers
v0x56493305c900_0 .net "s", 0 0, v0x56493305f1f0_0;  alias, 1 drivers
v0x56493305c9d0_0 .net "y", 7 0, L_0x5649330711d0;  alias, 1 drivers
L_0x5649330711d0 .functor MUXZ 8, v0x564933059190_0, o0x7ff7d7d6ceb8, v0x56493305f1f0_0, C4<>;
S_0x56493305cb50 .scope module, "mux_S_RET" "mux2" 3 26, 4 60 0, S_0x5649330030e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x56493305aff0 .param/l "WIDTH" 0 4 60, +C4<00000000000000000000000000001010>;
v0x56493305cea0_0 .net "d0", 9 0, L_0x564933071000;  alias, 1 drivers
v0x56493305cfb0_0 .net "d1", 9 0, v0x5649330588e0_0;  alias, 1 drivers
v0x56493305d080_0 .net "s", 0 0, v0x56493305f2e0_0;  alias, 1 drivers
v0x56493305d150_0 .net "y", 9 0, L_0x5649330710a0;  alias, 1 drivers
L_0x5649330710a0 .functor MUXZ 10, L_0x564933071000, v0x5649330588e0_0, v0x56493305f2e0_0, C4<>;
S_0x56493305d2b0 .scope module, "sumador" "sum" 3 19, 4 28 0, S_0x5649330030e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x56493305d4f0_0 .net "a", 9 0, L_0x7ff7d7d23018;  alias, 1 drivers
v0x56493305d5f0_0 .net "b", 9 0, v0x5649330369f0_0;  alias, 1 drivers
v0x56493305d700_0 .net "y", 9 0, L_0x56493306fde0;  alias, 1 drivers
L_0x56493306fde0 .arith/sum 10, L_0x7ff7d7d23018, v0x5649330369f0_0;
    .scope S_0x56493305b5a0;
T_0 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x56493305bc30 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x564933059500;
T_1 ;
    %vpi_call 4 14 "$readmemb", "regfile.dat", v0x56493305aa00 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x564933059500;
T_2 ;
    %wait E_0x564933023080;
    %load/vec4 v0x56493305ac60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x56493305ab80_0;
    %load/vec4 v0x56493305aaa0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56493305aa00, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x564933058b60;
T_3 ;
    %wait E_0x564933022770;
    %load/vec4 v0x5649330590b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x564933059190_0, 0, 8;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v0x564933058ee0_0;
    %store/vec4 v0x564933059190_0, 0, 8;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v0x564933058ee0_0;
    %inv;
    %store/vec4 v0x564933059190_0, 0, 8;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v0x564933058ee0_0;
    %load/vec4 v0x564933058fc0_0;
    %add;
    %store/vec4 v0x564933059190_0, 0, 8;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v0x564933058ee0_0;
    %load/vec4 v0x564933058fc0_0;
    %sub;
    %store/vec4 v0x564933059190_0, 0, 8;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v0x564933058ee0_0;
    %load/vec4 v0x564933058fc0_0;
    %and;
    %store/vec4 v0x564933059190_0, 0, 8;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v0x564933058ee0_0;
    %load/vec4 v0x564933058fc0_0;
    %or;
    %store/vec4 v0x564933059190_0, 0, 8;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v0x564933058ee0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x564933059190_0, 0, 8;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0x564933058fc0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x564933059190_0, 0, 8;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x56493305ae70;
T_4 ;
    %wait E_0x564933022380;
    %load/vec4 v0x56493305b400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56493305b360_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x56493305b0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x56493305b260_0;
    %assign/vec4 v0x56493305b360_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5649330010a0;
T_5 ;
    %wait E_0x564933022380;
    %load/vec4 v0x564933036ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5649330369f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x564933035c10_0;
    %assign/vec4 v0x5649330369f0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x564933058370;
T_6 ;
    %wait E_0x564933022380;
    %load/vec4 v0x5649330589c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5649330588e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x564933058810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x564933058750_0;
    %assign/vec4 v0x5649330588e0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x564933010270;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56493305edc0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56493305edc0_0, 0;
    %delay 2000, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x564933010270;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56493305ee80_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56493305ee80_0, 0;
    %delay 2000, 0;
    %end;
    .thread T_8;
    .scope S_0x564933010270;
T_9 ;
    %vpi_call 2 35 "$dumpfile", "microc.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56493305f1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56493305f4c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56493305ef40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f5f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56493305f0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f2e0_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56493305f1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56493305f4c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56493305ef40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f5f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56493305f0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f2e0_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f4c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56493305ef40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56493305f0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56493305f3d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56493305f2e0_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f4c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56493305ef40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56493305f0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56493305f3d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56493305f2e0_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56493305f4c0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x56493305ef40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56493305f5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f2e0_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56493305f4c0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x56493305ef40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56493305f5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f2e0_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56493305f4c0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x56493305ef40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56493305f5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f2e0_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f4c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56493305ef40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56493305f0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f3d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56493305f2e0_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f4c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56493305ef40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56493305f1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56493305f0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56493305f3d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56493305f2e0_0, 0, 1;
    %vpi_call 2 118 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "microc_tb.v";
    "microc.v";
    "componentes.v";
    "alu.v";
    "memprog.v";
