
---------- Begin Simulation Statistics ----------
final_tick                               118171249000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 173113                       # Simulator instruction rate (inst/s)
host_mem_usage                                 723012                       # Number of bytes of host memory used
host_op_rate                                   175056                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   577.66                       # Real time elapsed on the host
host_tick_rate                              204569667                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101122354                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.118171                       # Number of seconds simulated
sim_ticks                                118171249000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.808976                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4084318                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4815903                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            345769                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5101008                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102841                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          675331                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           572490                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6508462                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312533                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35007                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101122354                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.181712                       # CPI: cycles per instruction
system.cpu.discardedOps                        952565                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48882270                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40551138                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6262422                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2461890                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.846230                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        118171249                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55111288     54.50%     54.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            282752      0.28%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            266991      0.26%     55.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            163440      0.16%     55.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           505318      0.50%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            36718      0.04%     55.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         10949      0.01%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               38138372     37.72%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6383088      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101122354                       # Class of committed instruction
system.cpu.tickCycles                       115709359                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3090                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1422                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        39767                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        80278                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 118171249000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1238                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1852                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1852                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1238                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       395520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  395520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3090                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3090    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3090                       # Request fanout histogram
system.membus.respLayer1.occupancy           28955750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             3090000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 118171249000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             13166                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        34227                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3735                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1793                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            27357                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           27357                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3991                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9175                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       109084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                120801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       988928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9057152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10046080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            40523                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.035387                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.184759                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  39089     96.46%     96.46% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1434      3.54%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              40523                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          232126000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         182670989                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          19957997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 118171249000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 3195                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                34225                       # number of demand (read+write) hits
system.l2.demand_hits::total                    37420                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                3195                       # number of overall hits
system.l2.overall_hits::.cpu.data               34225                       # number of overall hits
system.l2.overall_hits::total                   37420                       # number of overall hits
system.l2.demand_misses::.cpu.inst                796                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2307                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3103                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               796                       # number of overall misses
system.l2.overall_misses::.cpu.data              2307                       # number of overall misses
system.l2.overall_misses::total                  3103                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     81947000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    246715000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        328662000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     81947000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    246715000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       328662000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3991                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            36532                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                40523                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3991                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           36532                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               40523                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.199449                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.063150                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.076574                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.199449                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.063150                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.076574                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 102948.492462                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106941.915908                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105917.499194                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 102948.492462                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106941.915908                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105917.499194                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  13                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 13                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           793                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2297                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3090                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          793                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3090                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     65818000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    199928000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    265746000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     65818000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    199928000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    265746000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.198697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.062876                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.076253                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.198697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.062876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.076253                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 82998.738966                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87038.746191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86001.941748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 82998.738966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87038.746191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86001.941748                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        34227                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            34227                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        34227                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        34227                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3086                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3086                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3086                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3086                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             25505                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25505                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1852                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1852                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    197761000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     197761000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         27357                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             27357                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.067697                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.067697                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106782.397408                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106782.397408                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1852                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1852                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    160721000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    160721000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.067697                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.067697                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86782.397408                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86782.397408                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           3195                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3195                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          796                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              796                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     81947000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     81947000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3991                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3991                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.199449                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.199449                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 102948.492462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102948.492462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          793                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          793                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     65818000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     65818000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.198697                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.198697                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 82998.738966                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82998.738966                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          8720                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8720                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          455                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             455                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     48954000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     48954000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         9175                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9175                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.049591                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.049591                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 107591.208791                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107591.208791                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          445                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          445                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     39207000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     39207000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.048501                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.048501                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88105.617978                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88105.617978                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 118171249000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2987.744969                       # Cycle average of tags in use
system.l2.tags.total_refs                       78843                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3090                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.515534                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       790.010313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2197.734656                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.048218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.134139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.182357                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3090                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3090                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.188599                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    633938                       # Number of tag accesses
system.l2.tags.data_accesses                   633938                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 118171249000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         101504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         294016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             395520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       101504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        101504                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             793                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3090                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            858957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2488050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3347007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       858957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           858957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           858957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2488050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3347007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000570000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               39615                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3090                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6180                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     82695500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   30900000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               198570500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13381.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32131.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4726                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6180                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    272.022008                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   193.896714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.648706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1040     71.53%     71.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           94      6.46%     77.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           77      5.30%     83.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           48      3.30%     86.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           18      1.24%     87.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           26      1.79%     89.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      1.03%     90.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          136      9.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1454                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 395520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  395520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         3.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      3.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16066311000                       # Total gap between requests
system.mem_ctrls.avgGap                    5199453.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       101504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       294016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 858956.817829690524                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2488050.202465068083                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1586                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4594                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     46240500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    152330000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29155.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33158.47                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    76.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5083680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2702040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            21177240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9327776640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2465441520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      43301598720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55123779840                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.473701                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 112550232000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3945760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1675257000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              5297880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2815890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            22947960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9327776640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2577240750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      43207452000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55143531120                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.640842                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 112304420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3945760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1921069000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    118171249000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 118171249000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     15383980                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15383980                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15383980                       # number of overall hits
system.cpu.icache.overall_hits::total        15383980                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3991                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3991                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3991                       # number of overall misses
system.cpu.icache.overall_misses::total          3991                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    171411000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    171411000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    171411000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    171411000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     15387971                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15387971                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15387971                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15387971                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000259                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000259                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000259                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000259                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 42949.386119                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42949.386119                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 42949.386119                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42949.386119                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3735                       # number of writebacks
system.cpu.icache.writebacks::total              3735                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3991                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3991                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3991                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3991                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    163429000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    163429000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    163429000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    163429000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000259                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000259                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000259                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000259                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 40949.386119                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40949.386119                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 40949.386119                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40949.386119                       # average overall mshr miss latency
system.cpu.icache.replacements                   3735                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15383980                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15383980                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3991                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3991                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    171411000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    171411000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15387971                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15387971                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000259                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000259                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 42949.386119                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42949.386119                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3991                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3991                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    163429000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    163429000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000259                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000259                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 40949.386119                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40949.386119                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 118171249000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.931267                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15387971                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3991                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3855.668003                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.931267                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          243                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          30779933                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         30779933                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 118171249000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 118171249000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 118171249000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43826536                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43826536                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43835161                       # number of overall hits
system.cpu.dcache.overall_hits::total        43835161                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        39313                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          39313                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        39382                       # number of overall misses
system.cpu.dcache.overall_misses::total         39382                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1304798000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1304798000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1304798000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1304798000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43865849                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43865849                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43874543                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43874543                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000896                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000896                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000898                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000898                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33189.988045                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33189.988045                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33131.836880                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33131.836880                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34227                       # number of writebacks
system.cpu.dcache.writebacks::total             34227                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2824                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2824                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2824                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2824                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        36489                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        36489                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        36532                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        36532                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1074434000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1074434000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1079087000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1079087000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000832                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000832                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000833                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000833                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29445.421908                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29445.421908                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29538.130954                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29538.130954                       # average overall mshr miss latency
system.cpu.dcache.replacements                  36020                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37531764                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37531764                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9232                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9232                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    283233000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    283233000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37540996                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37540996                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000246                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000246                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30679.484402                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30679.484402                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          100                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          100                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         9132                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9132                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    258793000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    258793000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000243                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000243                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28339.137100                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28339.137100                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6294772                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6294772                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        30081                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30081                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1021565000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1021565000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6324853                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6324853                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004756                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004756                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 33960.473389                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33960.473389                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2724                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2724                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        27357                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        27357                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    815641000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    815641000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004325                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004325                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 29814.709215                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29814.709215                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8625                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8625                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           69                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           69                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8694                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8694                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.007937                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.007937                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           43                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           43                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      4653000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      4653000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.004946                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.004946                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 108209.302326                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 108209.302326                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 118171249000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.124468                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43872025                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             36532                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1200.920426                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.124468                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994384                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994384                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          215                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          250                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87786282                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87786282                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 118171249000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 118171249000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
