
l412_rtc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003978  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08003b08  08003b08  00013b08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b94  08003b94  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003b94  08003b94  00013b94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003b9c  08003b9c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b9c  08003b9c  00013b9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003ba0  08003ba0  00013ba0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003ba4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ec  20000070  08003c14  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000015c  08003c14  0002015c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cf81  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d01  00000000  00000000  0002d021  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab8  00000000  00000000  0002ed28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a00  00000000  00000000  0002f7e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a78a  00000000  00000000  000301e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b5bd  00000000  00000000  0004a96a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a7450  00000000  00000000  00055f27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fd377  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f3c  00000000  00000000  000fd3cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003af0 	.word	0x08003af0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08003af0 	.word	0x08003af0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b094      	sub	sp, #80	; 0x50
 800057c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800057e:	f000 fb07 	bl	8000b90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000582:	f000 f83d 	bl	8000600 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000586:	f000 f945 	bl	8000814 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800058a:	f000 f913 	bl	80007b4 <MX_USART2_UART_Init>
  MX_RTC_Init();
 800058e:	f000 f8a7 	bl	80006e0 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  RTC_TimeTypeDef sTime = {0};
 8000592:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000596:	2200      	movs	r2, #0
 8000598:	601a      	str	r2, [r3, #0]
 800059a:	605a      	str	r2, [r3, #4]
 800059c:	609a      	str	r2, [r3, #8]
 800059e:	60da      	str	r2, [r3, #12]
 80005a0:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80005a2:	2300      	movs	r3, #0
 80005a4:	63bb      	str	r3, [r7, #56]	; 0x38
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	char msg[53];
	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80005a6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80005aa:	2200      	movs	r2, #0
 80005ac:	4619      	mov	r1, r3
 80005ae:	4811      	ldr	r0, [pc, #68]	; (80005f4 <main+0x7c>)
 80005b0:	f001 ff73 	bl	800249a <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80005b4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80005b8:	2200      	movs	r2, #0
 80005ba:	4619      	mov	r1, r3
 80005bc:	480d      	ldr	r0, [pc, #52]	; (80005f4 <main+0x7c>)
 80005be:	f002 f84f 	bl	8002660 <HAL_RTC_GetDate>

	sprintf(msg, "Seconds: %d\n\r", sTime.Seconds);
 80005c2:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80005c6:	461a      	mov	r2, r3
 80005c8:	463b      	mov	r3, r7
 80005ca:	490b      	ldr	r1, [pc, #44]	; (80005f8 <main+0x80>)
 80005cc:	4618      	mov	r0, r3
 80005ce:	f002 fe61 	bl	8003294 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 0xFFFF);
 80005d2:	463b      	mov	r3, r7
 80005d4:	4618      	mov	r0, r3
 80005d6:	f7ff fdfb 	bl	80001d0 <strlen>
 80005da:	4603      	mov	r3, r0
 80005dc:	b29a      	uxth	r2, r3
 80005de:	4639      	mov	r1, r7
 80005e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005e4:	4805      	ldr	r0, [pc, #20]	; (80005fc <main+0x84>)
 80005e6:	f002 f9f3 	bl	80029d0 <HAL_UART_Transmit>
	HAL_Delay(1000);
 80005ea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005ee:	f000 fb4b 	bl	8000c88 <HAL_Delay>
  {
 80005f2:	e7d8      	b.n	80005a6 <main+0x2e>
 80005f4:	20000098 	.word	0x20000098
 80005f8:	08003b08 	.word	0x08003b08
 80005fc:	200000c4 	.word	0x200000c4

08000600 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b0a4      	sub	sp, #144	; 0x90
 8000604:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000606:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800060a:	2244      	movs	r2, #68	; 0x44
 800060c:	2100      	movs	r1, #0
 800060e:	4618      	mov	r0, r3
 8000610:	f002 fe38 	bl	8003284 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000614:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000618:	2200      	movs	r2, #0
 800061a:	601a      	str	r2, [r3, #0]
 800061c:	605a      	str	r2, [r3, #4]
 800061e:	609a      	str	r2, [r3, #8]
 8000620:	60da      	str	r2, [r3, #12]
 8000622:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000624:	1d3b      	adds	r3, r7, #4
 8000626:	2234      	movs	r2, #52	; 0x34
 8000628:	2100      	movs	r1, #0
 800062a:	4618      	mov	r0, r3
 800062c:	f002 fe2a 	bl	8003284 <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000630:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000634:	f000 fdca 	bl	80011cc <HAL_PWREx_ControlVoltageScaling>
 8000638:	4603      	mov	r3, r0
 800063a:	2b00      	cmp	r3, #0
 800063c:	d001      	beq.n	8000642 <SystemClock_Config+0x42>
  {
    Error_Handler();
 800063e:	f000 f963 	bl	8000908 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 8000642:	2318      	movs	r3, #24
 8000644:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000646:	2301      	movs	r3, #1
 8000648:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800064a:	2301      	movs	r3, #1
 800064c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800064e:	2300      	movs	r3, #0
 8000650:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000652:	2360      	movs	r3, #96	; 0x60
 8000654:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000656:	2302      	movs	r3, #2
 8000658:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800065a:	2301      	movs	r3, #1
 800065c:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800065e:	2301      	movs	r3, #1
 8000660:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000664:	2328      	movs	r3, #40	; 0x28
 8000666:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800066a:	2302      	movs	r3, #2
 800066c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000670:	2302      	movs	r3, #2
 8000672:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000676:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800067a:	4618      	mov	r0, r3
 800067c:	f000 fdfc 	bl	8001278 <HAL_RCC_OscConfig>
 8000680:	4603      	mov	r3, r0
 8000682:	2b00      	cmp	r3, #0
 8000684:	d001      	beq.n	800068a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000686:	f000 f93f 	bl	8000908 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800068a:	230f      	movs	r3, #15
 800068c:	63bb      	str	r3, [r7, #56]	; 0x38
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800068e:	2303      	movs	r3, #3
 8000690:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000692:	2300      	movs	r3, #0
 8000694:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000696:	2300      	movs	r3, #0
 8000698:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800069a:	2300      	movs	r3, #0
 800069c:	64bb      	str	r3, [r7, #72]	; 0x48

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800069e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80006a2:	2104      	movs	r1, #4
 80006a4:	4618      	mov	r0, r3
 80006a6:	f001 fa4d 	bl	8001b44 <HAL_RCC_ClockConfig>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d001      	beq.n	80006b4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80006b0:	f000 f92a 	bl	8000908 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2;
 80006b4:	f04f 1302 	mov.w	r3, #131074	; 0x20002
 80006b8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80006ba:	2300      	movs	r3, #0
 80006bc:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80006be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80006c2:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006c4:	1d3b      	adds	r3, r7, #4
 80006c6:	4618      	mov	r0, r3
 80006c8:	f001 fc42 	bl	8001f50 <HAL_RCCEx_PeriphCLKConfig>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d001      	beq.n	80006d6 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 80006d2:	f000 f919 	bl	8000908 <Error_Handler>
  }
}
 80006d6:	bf00      	nop
 80006d8:	3790      	adds	r7, #144	; 0x90
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}
	...

080006e0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b086      	sub	sp, #24
 80006e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80006e6:	1d3b      	adds	r3, r7, #4
 80006e8:	2200      	movs	r2, #0
 80006ea:	601a      	str	r2, [r3, #0]
 80006ec:	605a      	str	r2, [r3, #4]
 80006ee:	609a      	str	r2, [r3, #8]
 80006f0:	60da      	str	r2, [r3, #12]
 80006f2:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80006f4:	2300      	movs	r3, #0
 80006f6:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80006f8:	4b2c      	ldr	r3, [pc, #176]	; (80007ac <MX_RTC_Init+0xcc>)
 80006fa:	4a2d      	ldr	r2, [pc, #180]	; (80007b0 <MX_RTC_Init+0xd0>)
 80006fc:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80006fe:	4b2b      	ldr	r3, [pc, #172]	; (80007ac <MX_RTC_Init+0xcc>)
 8000700:	2200      	movs	r2, #0
 8000702:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8000704:	4b29      	ldr	r3, [pc, #164]	; (80007ac <MX_RTC_Init+0xcc>)
 8000706:	227f      	movs	r2, #127	; 0x7f
 8000708:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 800070a:	4b28      	ldr	r3, [pc, #160]	; (80007ac <MX_RTC_Init+0xcc>)
 800070c:	22ff      	movs	r2, #255	; 0xff
 800070e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000710:	4b26      	ldr	r3, [pc, #152]	; (80007ac <MX_RTC_Init+0xcc>)
 8000712:	2200      	movs	r2, #0
 8000714:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000716:	4b25      	ldr	r3, [pc, #148]	; (80007ac <MX_RTC_Init+0xcc>)
 8000718:	2200      	movs	r2, #0
 800071a:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800071c:	4b23      	ldr	r3, [pc, #140]	; (80007ac <MX_RTC_Init+0xcc>)
 800071e:	2200      	movs	r2, #0
 8000720:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000722:	4b22      	ldr	r3, [pc, #136]	; (80007ac <MX_RTC_Init+0xcc>)
 8000724:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000728:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800072a:	4b20      	ldr	r3, [pc, #128]	; (80007ac <MX_RTC_Init+0xcc>)
 800072c:	2200      	movs	r2, #0
 800072e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000730:	481e      	ldr	r0, [pc, #120]	; (80007ac <MX_RTC_Init+0xcc>)
 8000732:	f001 fd93 	bl	800225c <HAL_RTC_Init>
 8000736:	4603      	mov	r3, r0
 8000738:	2b00      	cmp	r3, #0
 800073a:	d001      	beq.n	8000740 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 800073c:	f000 f8e4 	bl	8000908 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000740:	2300      	movs	r3, #0
 8000742:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8000744:	2300      	movs	r3, #0
 8000746:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8000748:	2300      	movs	r3, #0
 800074a:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800074c:	2300      	movs	r3, #0
 800074e:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000750:	2300      	movs	r3, #0
 8000752:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000754:	1d3b      	adds	r3, r7, #4
 8000756:	2201      	movs	r2, #1
 8000758:	4619      	mov	r1, r3
 800075a:	4814      	ldr	r0, [pc, #80]	; (80007ac <MX_RTC_Init+0xcc>)
 800075c:	f001 fe00 	bl	8002360 <HAL_RTC_SetTime>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <MX_RTC_Init+0x8a>
  {
    Error_Handler();
 8000766:	f000 f8cf 	bl	8000908 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800076a:	2301      	movs	r3, #1
 800076c:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800076e:	2301      	movs	r3, #1
 8000770:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8000772:	2301      	movs	r3, #1
 8000774:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8000776:	2300      	movs	r3, #0
 8000778:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800077a:	463b      	mov	r3, r7
 800077c:	2201      	movs	r2, #1
 800077e:	4619      	mov	r1, r3
 8000780:	480a      	ldr	r0, [pc, #40]	; (80007ac <MX_RTC_Init+0xcc>)
 8000782:	f001 fee6 	bl	8002552 <HAL_RTC_SetDate>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d001      	beq.n	8000790 <MX_RTC_Init+0xb0>
  {
    Error_Handler();
 800078c:	f000 f8bc 	bl	8000908 <Error_Handler>
  }
  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_DEFAULT) != HAL_OK)
 8000790:	2200      	movs	r2, #0
 8000792:	2100      	movs	r1, #0
 8000794:	4805      	ldr	r0, [pc, #20]	; (80007ac <MX_RTC_Init+0xcc>)
 8000796:	f002 f885 	bl	80028a4 <HAL_RTCEx_SetTimeStamp>
 800079a:	4603      	mov	r3, r0
 800079c:	2b00      	cmp	r3, #0
 800079e:	d001      	beq.n	80007a4 <MX_RTC_Init+0xc4>
  {
    Error_Handler();
 80007a0:	f000 f8b2 	bl	8000908 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80007a4:	bf00      	nop
 80007a6:	3718      	adds	r7, #24
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	20000098 	.word	0x20000098
 80007b0:	40002800 	.word	0x40002800

080007b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007b8:	4b14      	ldr	r3, [pc, #80]	; (800080c <MX_USART2_UART_Init+0x58>)
 80007ba:	4a15      	ldr	r2, [pc, #84]	; (8000810 <MX_USART2_UART_Init+0x5c>)
 80007bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007be:	4b13      	ldr	r3, [pc, #76]	; (800080c <MX_USART2_UART_Init+0x58>)
 80007c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007c6:	4b11      	ldr	r3, [pc, #68]	; (800080c <MX_USART2_UART_Init+0x58>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007cc:	4b0f      	ldr	r3, [pc, #60]	; (800080c <MX_USART2_UART_Init+0x58>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007d2:	4b0e      	ldr	r3, [pc, #56]	; (800080c <MX_USART2_UART_Init+0x58>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007d8:	4b0c      	ldr	r3, [pc, #48]	; (800080c <MX_USART2_UART_Init+0x58>)
 80007da:	220c      	movs	r2, #12
 80007dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007de:	4b0b      	ldr	r3, [pc, #44]	; (800080c <MX_USART2_UART_Init+0x58>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007e4:	4b09      	ldr	r3, [pc, #36]	; (800080c <MX_USART2_UART_Init+0x58>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007ea:	4b08      	ldr	r3, [pc, #32]	; (800080c <MX_USART2_UART_Init+0x58>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007f0:	4b06      	ldr	r3, [pc, #24]	; (800080c <MX_USART2_UART_Init+0x58>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007f6:	4805      	ldr	r0, [pc, #20]	; (800080c <MX_USART2_UART_Init+0x58>)
 80007f8:	f002 f89c 	bl	8002934 <HAL_UART_Init>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000802:	f000 f881 	bl	8000908 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000806:	bf00      	nop
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	200000c4 	.word	0x200000c4
 8000810:	40004400 	.word	0x40004400

08000814 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b08a      	sub	sp, #40	; 0x28
 8000818:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800081a:	f107 0314 	add.w	r3, r7, #20
 800081e:	2200      	movs	r2, #0
 8000820:	601a      	str	r2, [r3, #0]
 8000822:	605a      	str	r2, [r3, #4]
 8000824:	609a      	str	r2, [r3, #8]
 8000826:	60da      	str	r2, [r3, #12]
 8000828:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800082a:	4b35      	ldr	r3, [pc, #212]	; (8000900 <MX_GPIO_Init+0xec>)
 800082c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800082e:	4a34      	ldr	r2, [pc, #208]	; (8000900 <MX_GPIO_Init+0xec>)
 8000830:	f043 0304 	orr.w	r3, r3, #4
 8000834:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000836:	4b32      	ldr	r3, [pc, #200]	; (8000900 <MX_GPIO_Init+0xec>)
 8000838:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800083a:	f003 0304 	and.w	r3, r3, #4
 800083e:	613b      	str	r3, [r7, #16]
 8000840:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000842:	4b2f      	ldr	r3, [pc, #188]	; (8000900 <MX_GPIO_Init+0xec>)
 8000844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000846:	4a2e      	ldr	r2, [pc, #184]	; (8000900 <MX_GPIO_Init+0xec>)
 8000848:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800084c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800084e:	4b2c      	ldr	r3, [pc, #176]	; (8000900 <MX_GPIO_Init+0xec>)
 8000850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000852:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000856:	60fb      	str	r3, [r7, #12]
 8000858:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800085a:	4b29      	ldr	r3, [pc, #164]	; (8000900 <MX_GPIO_Init+0xec>)
 800085c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800085e:	4a28      	ldr	r2, [pc, #160]	; (8000900 <MX_GPIO_Init+0xec>)
 8000860:	f043 0301 	orr.w	r3, r3, #1
 8000864:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000866:	4b26      	ldr	r3, [pc, #152]	; (8000900 <MX_GPIO_Init+0xec>)
 8000868:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800086a:	f003 0301 	and.w	r3, r3, #1
 800086e:	60bb      	str	r3, [r7, #8]
 8000870:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000872:	4b23      	ldr	r3, [pc, #140]	; (8000900 <MX_GPIO_Init+0xec>)
 8000874:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000876:	4a22      	ldr	r2, [pc, #136]	; (8000900 <MX_GPIO_Init+0xec>)
 8000878:	f043 0302 	orr.w	r3, r3, #2
 800087c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800087e:	4b20      	ldr	r3, [pc, #128]	; (8000900 <MX_GPIO_Init+0xec>)
 8000880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000882:	f003 0302 	and.w	r3, r3, #2
 8000886:	607b      	str	r3, [r7, #4]
 8000888:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin, GPIO_PIN_RESET);
 800088a:	2200      	movs	r2, #0
 800088c:	21b0      	movs	r1, #176	; 0xb0
 800088e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000892:	f000 fc75 	bl	8001180 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 8000896:	2200      	movs	r2, #0
 8000898:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800089c:	4819      	ldr	r0, [pc, #100]	; (8000904 <MX_GPIO_Init+0xf0>)
 800089e:	f000 fc6f 	bl	8001180 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SMPS_EN_Pin SMPS_V1_Pin SMPS_SW_Pin */
  GPIO_InitStruct.Pin = SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin;
 80008a2:	23b0      	movs	r3, #176	; 0xb0
 80008a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a6:	2301      	movs	r3, #1
 80008a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008aa:	2300      	movs	r3, #0
 80008ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ae:	2300      	movs	r3, #0
 80008b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008b2:	f107 0314 	add.w	r3, r7, #20
 80008b6:	4619      	mov	r1, r3
 80008b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008bc:	f000 faee 	bl	8000e9c <HAL_GPIO_Init>

  /*Configure GPIO pin : SMPS_PG_Pin */
  GPIO_InitStruct.Pin = SMPS_PG_Pin;
 80008c0:	2340      	movs	r3, #64	; 0x40
 80008c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008c4:	2300      	movs	r3, #0
 80008c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008c8:	2301      	movs	r3, #1
 80008ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SMPS_PG_GPIO_Port, &GPIO_InitStruct);
 80008cc:	f107 0314 	add.w	r3, r7, #20
 80008d0:	4619      	mov	r1, r3
 80008d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008d6:	f000 fae1 	bl	8000e9c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD4_Pin */
  GPIO_InitStruct.Pin = LD4_Pin;
 80008da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e0:	2301      	movs	r3, #1
 80008e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e4:	2300      	movs	r3, #0
 80008e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e8:	2300      	movs	r3, #0
 80008ea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 80008ec:	f107 0314 	add.w	r3, r7, #20
 80008f0:	4619      	mov	r1, r3
 80008f2:	4804      	ldr	r0, [pc, #16]	; (8000904 <MX_GPIO_Init+0xf0>)
 80008f4:	f000 fad2 	bl	8000e9c <HAL_GPIO_Init>

}
 80008f8:	bf00      	nop
 80008fa:	3728      	adds	r7, #40	; 0x28
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	40021000 	.word	0x40021000
 8000904:	48000400 	.word	0x48000400

08000908 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800090c:	b672      	cpsid	i
}
 800090e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000910:	e7fe      	b.n	8000910 <Error_Handler+0x8>
	...

08000914 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000914:	b480      	push	{r7}
 8000916:	b083      	sub	sp, #12
 8000918:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800091a:	4b0f      	ldr	r3, [pc, #60]	; (8000958 <HAL_MspInit+0x44>)
 800091c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800091e:	4a0e      	ldr	r2, [pc, #56]	; (8000958 <HAL_MspInit+0x44>)
 8000920:	f043 0301 	orr.w	r3, r3, #1
 8000924:	6613      	str	r3, [r2, #96]	; 0x60
 8000926:	4b0c      	ldr	r3, [pc, #48]	; (8000958 <HAL_MspInit+0x44>)
 8000928:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800092a:	f003 0301 	and.w	r3, r3, #1
 800092e:	607b      	str	r3, [r7, #4]
 8000930:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000932:	4b09      	ldr	r3, [pc, #36]	; (8000958 <HAL_MspInit+0x44>)
 8000934:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000936:	4a08      	ldr	r2, [pc, #32]	; (8000958 <HAL_MspInit+0x44>)
 8000938:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800093c:	6593      	str	r3, [r2, #88]	; 0x58
 800093e:	4b06      	ldr	r3, [pc, #24]	; (8000958 <HAL_MspInit+0x44>)
 8000940:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000942:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000946:	603b      	str	r3, [r7, #0]
 8000948:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800094a:	bf00      	nop
 800094c:	370c      	adds	r7, #12
 800094e:	46bd      	mov	sp, r7
 8000950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000954:	4770      	bx	lr
 8000956:	bf00      	nop
 8000958:	40021000 	.word	0x40021000

0800095c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800095c:	b480      	push	{r7}
 800095e:	b083      	sub	sp, #12
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	4a08      	ldr	r2, [pc, #32]	; (800098c <HAL_RTC_MspInit+0x30>)
 800096a:	4293      	cmp	r3, r2
 800096c:	d107      	bne.n	800097e <HAL_RTC_MspInit+0x22>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800096e:	4b08      	ldr	r3, [pc, #32]	; (8000990 <HAL_RTC_MspInit+0x34>)
 8000970:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000974:	4a06      	ldr	r2, [pc, #24]	; (8000990 <HAL_RTC_MspInit+0x34>)
 8000976:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800097a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800097e:	bf00      	nop
 8000980:	370c      	adds	r7, #12
 8000982:	46bd      	mov	sp, r7
 8000984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop
 800098c:	40002800 	.word	0x40002800
 8000990:	40021000 	.word	0x40021000

08000994 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b08a      	sub	sp, #40	; 0x28
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800099c:	f107 0314 	add.w	r3, r7, #20
 80009a0:	2200      	movs	r2, #0
 80009a2:	601a      	str	r2, [r3, #0]
 80009a4:	605a      	str	r2, [r3, #4]
 80009a6:	609a      	str	r2, [r3, #8]
 80009a8:	60da      	str	r2, [r3, #12]
 80009aa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	4a17      	ldr	r2, [pc, #92]	; (8000a10 <HAL_UART_MspInit+0x7c>)
 80009b2:	4293      	cmp	r3, r2
 80009b4:	d128      	bne.n	8000a08 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009b6:	4b17      	ldr	r3, [pc, #92]	; (8000a14 <HAL_UART_MspInit+0x80>)
 80009b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009ba:	4a16      	ldr	r2, [pc, #88]	; (8000a14 <HAL_UART_MspInit+0x80>)
 80009bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009c0:	6593      	str	r3, [r2, #88]	; 0x58
 80009c2:	4b14      	ldr	r3, [pc, #80]	; (8000a14 <HAL_UART_MspInit+0x80>)
 80009c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009ca:	613b      	str	r3, [r7, #16]
 80009cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ce:	4b11      	ldr	r3, [pc, #68]	; (8000a14 <HAL_UART_MspInit+0x80>)
 80009d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009d2:	4a10      	ldr	r2, [pc, #64]	; (8000a14 <HAL_UART_MspInit+0x80>)
 80009d4:	f043 0301 	orr.w	r3, r3, #1
 80009d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009da:	4b0e      	ldr	r3, [pc, #56]	; (8000a14 <HAL_UART_MspInit+0x80>)
 80009dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009de:	f003 0301 	and.w	r3, r3, #1
 80009e2:	60fb      	str	r3, [r7, #12]
 80009e4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80009e6:	230c      	movs	r3, #12
 80009e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ea:	2302      	movs	r3, #2
 80009ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ee:	2300      	movs	r3, #0
 80009f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009f2:	2303      	movs	r3, #3
 80009f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80009f6:	2307      	movs	r3, #7
 80009f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009fa:	f107 0314 	add.w	r3, r7, #20
 80009fe:	4619      	mov	r1, r3
 8000a00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a04:	f000 fa4a 	bl	8000e9c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a08:	bf00      	nop
 8000a0a:	3728      	adds	r7, #40	; 0x28
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	40004400 	.word	0x40004400
 8000a14:	40021000 	.word	0x40021000

08000a18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a1c:	e7fe      	b.n	8000a1c <NMI_Handler+0x4>

08000a1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a1e:	b480      	push	{r7}
 8000a20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a22:	e7fe      	b.n	8000a22 <HardFault_Handler+0x4>

08000a24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a28:	e7fe      	b.n	8000a28 <MemManage_Handler+0x4>

08000a2a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a2a:	b480      	push	{r7}
 8000a2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a2e:	e7fe      	b.n	8000a2e <BusFault_Handler+0x4>

08000a30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a34:	e7fe      	b.n	8000a34 <UsageFault_Handler+0x4>

08000a36 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a36:	b480      	push	{r7}
 8000a38:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a3a:	bf00      	nop
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a42:	4770      	bx	lr

08000a44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a48:	bf00      	nop
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a50:	4770      	bx	lr

08000a52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a52:	b480      	push	{r7}
 8000a54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a56:	bf00      	nop
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5e:	4770      	bx	lr

08000a60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a64:	f000 f8f0 	bl	8000c48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a68:	bf00      	nop
 8000a6a:	bd80      	pop	{r7, pc}

08000a6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b086      	sub	sp, #24
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a74:	4a14      	ldr	r2, [pc, #80]	; (8000ac8 <_sbrk+0x5c>)
 8000a76:	4b15      	ldr	r3, [pc, #84]	; (8000acc <_sbrk+0x60>)
 8000a78:	1ad3      	subs	r3, r2, r3
 8000a7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a7c:	697b      	ldr	r3, [r7, #20]
 8000a7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a80:	4b13      	ldr	r3, [pc, #76]	; (8000ad0 <_sbrk+0x64>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d102      	bne.n	8000a8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a88:	4b11      	ldr	r3, [pc, #68]	; (8000ad0 <_sbrk+0x64>)
 8000a8a:	4a12      	ldr	r2, [pc, #72]	; (8000ad4 <_sbrk+0x68>)
 8000a8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a8e:	4b10      	ldr	r3, [pc, #64]	; (8000ad0 <_sbrk+0x64>)
 8000a90:	681a      	ldr	r2, [r3, #0]
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	4413      	add	r3, r2
 8000a96:	693a      	ldr	r2, [r7, #16]
 8000a98:	429a      	cmp	r2, r3
 8000a9a:	d207      	bcs.n	8000aac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a9c:	f002 fbc8 	bl	8003230 <__errno>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	220c      	movs	r2, #12
 8000aa4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000aa6:	f04f 33ff 	mov.w	r3, #4294967295
 8000aaa:	e009      	b.n	8000ac0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000aac:	4b08      	ldr	r3, [pc, #32]	; (8000ad0 <_sbrk+0x64>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ab2:	4b07      	ldr	r3, [pc, #28]	; (8000ad0 <_sbrk+0x64>)
 8000ab4:	681a      	ldr	r2, [r3, #0]
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	4413      	add	r3, r2
 8000aba:	4a05      	ldr	r2, [pc, #20]	; (8000ad0 <_sbrk+0x64>)
 8000abc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000abe:	68fb      	ldr	r3, [r7, #12]
}
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	3718      	adds	r7, #24
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	2000a000 	.word	0x2000a000
 8000acc:	00000400 	.word	0x00000400
 8000ad0:	2000008c 	.word	0x2000008c
 8000ad4:	20000160 	.word	0x20000160

08000ad8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000adc:	4b15      	ldr	r3, [pc, #84]	; (8000b34 <SystemInit+0x5c>)
 8000ade:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ae2:	4a14      	ldr	r2, [pc, #80]	; (8000b34 <SystemInit+0x5c>)
 8000ae4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ae8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000aec:	4b12      	ldr	r3, [pc, #72]	; (8000b38 <SystemInit+0x60>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	4a11      	ldr	r2, [pc, #68]	; (8000b38 <SystemInit+0x60>)
 8000af2:	f043 0301 	orr.w	r3, r3, #1
 8000af6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000af8:	4b0f      	ldr	r3, [pc, #60]	; (8000b38 <SystemInit+0x60>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000afe:	4b0e      	ldr	r3, [pc, #56]	; (8000b38 <SystemInit+0x60>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	4a0d      	ldr	r2, [pc, #52]	; (8000b38 <SystemInit+0x60>)
 8000b04:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000b08:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000b0c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000b0e:	4b0a      	ldr	r3, [pc, #40]	; (8000b38 <SystemInit+0x60>)
 8000b10:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000b14:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000b16:	4b08      	ldr	r3, [pc, #32]	; (8000b38 <SystemInit+0x60>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	4a07      	ldr	r2, [pc, #28]	; (8000b38 <SystemInit+0x60>)
 8000b1c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b20:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000b22:	4b05      	ldr	r3, [pc, #20]	; (8000b38 <SystemInit+0x60>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	619a      	str	r2, [r3, #24]
}
 8000b28:	bf00      	nop
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	e000ed00 	.word	0xe000ed00
 8000b38:	40021000 	.word	0x40021000

08000b3c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000b3c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b74 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b40:	f7ff ffca 	bl	8000ad8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000b44:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000b46:	e003      	b.n	8000b50 <LoopCopyDataInit>

08000b48 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000b48:	4b0b      	ldr	r3, [pc, #44]	; (8000b78 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000b4a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000b4c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000b4e:	3104      	adds	r1, #4

08000b50 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000b50:	480a      	ldr	r0, [pc, #40]	; (8000b7c <LoopForever+0xa>)
	ldr	r3, =_edata
 8000b52:	4b0b      	ldr	r3, [pc, #44]	; (8000b80 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000b54:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000b56:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000b58:	d3f6      	bcc.n	8000b48 <CopyDataInit>
	ldr	r2, =_sbss
 8000b5a:	4a0a      	ldr	r2, [pc, #40]	; (8000b84 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000b5c:	e002      	b.n	8000b64 <LoopFillZerobss>

08000b5e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000b5e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000b60:	f842 3b04 	str.w	r3, [r2], #4

08000b64 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000b64:	4b08      	ldr	r3, [pc, #32]	; (8000b88 <LoopForever+0x16>)
	cmp	r2, r3
 8000b66:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000b68:	d3f9      	bcc.n	8000b5e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b6a:	f002 fb67 	bl	800323c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b6e:	f7ff fd03 	bl	8000578 <main>

08000b72 <LoopForever>:

LoopForever:
    b LoopForever
 8000b72:	e7fe      	b.n	8000b72 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000b74:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 8000b78:	08003ba4 	.word	0x08003ba4
	ldr	r0, =_sdata
 8000b7c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000b80:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8000b84:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8000b88:	2000015c 	.word	0x2000015c

08000b8c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b8c:	e7fe      	b.n	8000b8c <ADC1_2_IRQHandler>
	...

08000b90 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b96:	2300      	movs	r3, #0
 8000b98:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b9a:	4b0c      	ldr	r3, [pc, #48]	; (8000bcc <HAL_Init+0x3c>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4a0b      	ldr	r2, [pc, #44]	; (8000bcc <HAL_Init+0x3c>)
 8000ba0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ba4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ba6:	2003      	movs	r0, #3
 8000ba8:	f000 f944 	bl	8000e34 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000bac:	2000      	movs	r0, #0
 8000bae:	f000 f80f 	bl	8000bd0 <HAL_InitTick>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d002      	beq.n	8000bbe <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000bb8:	2301      	movs	r3, #1
 8000bba:	71fb      	strb	r3, [r7, #7]
 8000bbc:	e001      	b.n	8000bc2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000bbe:	f7ff fea9 	bl	8000914 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000bc2:	79fb      	ldrb	r3, [r7, #7]
}
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	3708      	adds	r7, #8
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	40022000 	.word	0x40022000

08000bd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b084      	sub	sp, #16
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000bdc:	4b17      	ldr	r3, [pc, #92]	; (8000c3c <HAL_InitTick+0x6c>)
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d023      	beq.n	8000c2c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000be4:	4b16      	ldr	r3, [pc, #88]	; (8000c40 <HAL_InitTick+0x70>)
 8000be6:	681a      	ldr	r2, [r3, #0]
 8000be8:	4b14      	ldr	r3, [pc, #80]	; (8000c3c <HAL_InitTick+0x6c>)
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	4619      	mov	r1, r3
 8000bee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bf2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f000 f941 	bl	8000e82 <HAL_SYSTICK_Config>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d10f      	bne.n	8000c26 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	2b0f      	cmp	r3, #15
 8000c0a:	d809      	bhi.n	8000c20 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	6879      	ldr	r1, [r7, #4]
 8000c10:	f04f 30ff 	mov.w	r0, #4294967295
 8000c14:	f000 f919 	bl	8000e4a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c18:	4a0a      	ldr	r2, [pc, #40]	; (8000c44 <HAL_InitTick+0x74>)
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	6013      	str	r3, [r2, #0]
 8000c1e:	e007      	b.n	8000c30 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000c20:	2301      	movs	r3, #1
 8000c22:	73fb      	strb	r3, [r7, #15]
 8000c24:	e004      	b.n	8000c30 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000c26:	2301      	movs	r3, #1
 8000c28:	73fb      	strb	r3, [r7, #15]
 8000c2a:	e001      	b.n	8000c30 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c2c:	2301      	movs	r3, #1
 8000c2e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000c30:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c32:	4618      	mov	r0, r3
 8000c34:	3710      	adds	r7, #16
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	20000008 	.word	0x20000008
 8000c40:	20000000 	.word	0x20000000
 8000c44:	20000004 	.word	0x20000004

08000c48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c4c:	4b06      	ldr	r3, [pc, #24]	; (8000c68 <HAL_IncTick+0x20>)
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	461a      	mov	r2, r3
 8000c52:	4b06      	ldr	r3, [pc, #24]	; (8000c6c <HAL_IncTick+0x24>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4413      	add	r3, r2
 8000c58:	4a04      	ldr	r2, [pc, #16]	; (8000c6c <HAL_IncTick+0x24>)
 8000c5a:	6013      	str	r3, [r2, #0]
}
 8000c5c:	bf00      	nop
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	20000008 	.word	0x20000008
 8000c6c:	20000148 	.word	0x20000148

08000c70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
  return uwTick;
 8000c74:	4b03      	ldr	r3, [pc, #12]	; (8000c84 <HAL_GetTick+0x14>)
 8000c76:	681b      	ldr	r3, [r3, #0]
}
 8000c78:	4618      	mov	r0, r3
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	20000148 	.word	0x20000148

08000c88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b084      	sub	sp, #16
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c90:	f7ff ffee 	bl	8000c70 <HAL_GetTick>
 8000c94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c9a:	68fb      	ldr	r3, [r7, #12]
 8000c9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ca0:	d005      	beq.n	8000cae <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000ca2:	4b0a      	ldr	r3, [pc, #40]	; (8000ccc <HAL_Delay+0x44>)
 8000ca4:	781b      	ldrb	r3, [r3, #0]
 8000ca6:	461a      	mov	r2, r3
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	4413      	add	r3, r2
 8000cac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000cae:	bf00      	nop
 8000cb0:	f7ff ffde 	bl	8000c70 <HAL_GetTick>
 8000cb4:	4602      	mov	r2, r0
 8000cb6:	68bb      	ldr	r3, [r7, #8]
 8000cb8:	1ad3      	subs	r3, r2, r3
 8000cba:	68fa      	ldr	r2, [r7, #12]
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	d8f7      	bhi.n	8000cb0 <HAL_Delay+0x28>
  {
  }
}
 8000cc0:	bf00      	nop
 8000cc2:	bf00      	nop
 8000cc4:	3710      	adds	r7, #16
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	20000008 	.word	0x20000008

08000cd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b085      	sub	sp, #20
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	f003 0307 	and.w	r3, r3, #7
 8000cde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ce0:	4b0c      	ldr	r3, [pc, #48]	; (8000d14 <__NVIC_SetPriorityGrouping+0x44>)
 8000ce2:	68db      	ldr	r3, [r3, #12]
 8000ce4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ce6:	68ba      	ldr	r2, [r7, #8]
 8000ce8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000cec:	4013      	ands	r3, r2
 8000cee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cf4:	68bb      	ldr	r3, [r7, #8]
 8000cf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cf8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000cfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d02:	4a04      	ldr	r2, [pc, #16]	; (8000d14 <__NVIC_SetPriorityGrouping+0x44>)
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	60d3      	str	r3, [r2, #12]
}
 8000d08:	bf00      	nop
 8000d0a:	3714      	adds	r7, #20
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr
 8000d14:	e000ed00 	.word	0xe000ed00

08000d18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d1c:	4b04      	ldr	r3, [pc, #16]	; (8000d30 <__NVIC_GetPriorityGrouping+0x18>)
 8000d1e:	68db      	ldr	r3, [r3, #12]
 8000d20:	0a1b      	lsrs	r3, r3, #8
 8000d22:	f003 0307 	and.w	r3, r3, #7
}
 8000d26:	4618      	mov	r0, r3
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr
 8000d30:	e000ed00 	.word	0xe000ed00

08000d34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b083      	sub	sp, #12
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	6039      	str	r1, [r7, #0]
 8000d3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	db0a      	blt.n	8000d5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d48:	683b      	ldr	r3, [r7, #0]
 8000d4a:	b2da      	uxtb	r2, r3
 8000d4c:	490c      	ldr	r1, [pc, #48]	; (8000d80 <__NVIC_SetPriority+0x4c>)
 8000d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d52:	0112      	lsls	r2, r2, #4
 8000d54:	b2d2      	uxtb	r2, r2
 8000d56:	440b      	add	r3, r1
 8000d58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d5c:	e00a      	b.n	8000d74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d5e:	683b      	ldr	r3, [r7, #0]
 8000d60:	b2da      	uxtb	r2, r3
 8000d62:	4908      	ldr	r1, [pc, #32]	; (8000d84 <__NVIC_SetPriority+0x50>)
 8000d64:	79fb      	ldrb	r3, [r7, #7]
 8000d66:	f003 030f 	and.w	r3, r3, #15
 8000d6a:	3b04      	subs	r3, #4
 8000d6c:	0112      	lsls	r2, r2, #4
 8000d6e:	b2d2      	uxtb	r2, r2
 8000d70:	440b      	add	r3, r1
 8000d72:	761a      	strb	r2, [r3, #24]
}
 8000d74:	bf00      	nop
 8000d76:	370c      	adds	r7, #12
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7e:	4770      	bx	lr
 8000d80:	e000e100 	.word	0xe000e100
 8000d84:	e000ed00 	.word	0xe000ed00

08000d88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b089      	sub	sp, #36	; 0x24
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	60f8      	str	r0, [r7, #12]
 8000d90:	60b9      	str	r1, [r7, #8]
 8000d92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	f003 0307 	and.w	r3, r3, #7
 8000d9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d9c:	69fb      	ldr	r3, [r7, #28]
 8000d9e:	f1c3 0307 	rsb	r3, r3, #7
 8000da2:	2b04      	cmp	r3, #4
 8000da4:	bf28      	it	cs
 8000da6:	2304      	movcs	r3, #4
 8000da8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000daa:	69fb      	ldr	r3, [r7, #28]
 8000dac:	3304      	adds	r3, #4
 8000dae:	2b06      	cmp	r3, #6
 8000db0:	d902      	bls.n	8000db8 <NVIC_EncodePriority+0x30>
 8000db2:	69fb      	ldr	r3, [r7, #28]
 8000db4:	3b03      	subs	r3, #3
 8000db6:	e000      	b.n	8000dba <NVIC_EncodePriority+0x32>
 8000db8:	2300      	movs	r3, #0
 8000dba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dbc:	f04f 32ff 	mov.w	r2, #4294967295
 8000dc0:	69bb      	ldr	r3, [r7, #24]
 8000dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc6:	43da      	mvns	r2, r3
 8000dc8:	68bb      	ldr	r3, [r7, #8]
 8000dca:	401a      	ands	r2, r3
 8000dcc:	697b      	ldr	r3, [r7, #20]
 8000dce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dd0:	f04f 31ff 	mov.w	r1, #4294967295
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8000dda:	43d9      	mvns	r1, r3
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000de0:	4313      	orrs	r3, r2
         );
}
 8000de2:	4618      	mov	r0, r3
 8000de4:	3724      	adds	r7, #36	; 0x24
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr
	...

08000df0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	3b01      	subs	r3, #1
 8000dfc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e00:	d301      	bcc.n	8000e06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e02:	2301      	movs	r3, #1
 8000e04:	e00f      	b.n	8000e26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e06:	4a0a      	ldr	r2, [pc, #40]	; (8000e30 <SysTick_Config+0x40>)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	3b01      	subs	r3, #1
 8000e0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e0e:	210f      	movs	r1, #15
 8000e10:	f04f 30ff 	mov.w	r0, #4294967295
 8000e14:	f7ff ff8e 	bl	8000d34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e18:	4b05      	ldr	r3, [pc, #20]	; (8000e30 <SysTick_Config+0x40>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e1e:	4b04      	ldr	r3, [pc, #16]	; (8000e30 <SysTick_Config+0x40>)
 8000e20:	2207      	movs	r2, #7
 8000e22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e24:	2300      	movs	r3, #0
}
 8000e26:	4618      	mov	r0, r3
 8000e28:	3708      	adds	r7, #8
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	e000e010 	.word	0xe000e010

08000e34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e3c:	6878      	ldr	r0, [r7, #4]
 8000e3e:	f7ff ff47 	bl	8000cd0 <__NVIC_SetPriorityGrouping>
}
 8000e42:	bf00      	nop
 8000e44:	3708      	adds	r7, #8
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}

08000e4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e4a:	b580      	push	{r7, lr}
 8000e4c:	b086      	sub	sp, #24
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	4603      	mov	r3, r0
 8000e52:	60b9      	str	r1, [r7, #8]
 8000e54:	607a      	str	r2, [r7, #4]
 8000e56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e5c:	f7ff ff5c 	bl	8000d18 <__NVIC_GetPriorityGrouping>
 8000e60:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e62:	687a      	ldr	r2, [r7, #4]
 8000e64:	68b9      	ldr	r1, [r7, #8]
 8000e66:	6978      	ldr	r0, [r7, #20]
 8000e68:	f7ff ff8e 	bl	8000d88 <NVIC_EncodePriority>
 8000e6c:	4602      	mov	r2, r0
 8000e6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e72:	4611      	mov	r1, r2
 8000e74:	4618      	mov	r0, r3
 8000e76:	f7ff ff5d 	bl	8000d34 <__NVIC_SetPriority>
}
 8000e7a:	bf00      	nop
 8000e7c:	3718      	adds	r7, #24
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}

08000e82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e82:	b580      	push	{r7, lr}
 8000e84:	b082      	sub	sp, #8
 8000e86:	af00      	add	r7, sp, #0
 8000e88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e8a:	6878      	ldr	r0, [r7, #4]
 8000e8c:	f7ff ffb0 	bl	8000df0 <SysTick_Config>
 8000e90:	4603      	mov	r3, r0
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	3708      	adds	r7, #8
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
	...

08000e9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b087      	sub	sp, #28
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
 8000ea4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000eaa:	e14e      	b.n	800114a <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	681a      	ldr	r2, [r3, #0]
 8000eb0:	2101      	movs	r1, #1
 8000eb2:	697b      	ldr	r3, [r7, #20]
 8000eb4:	fa01 f303 	lsl.w	r3, r1, r3
 8000eb8:	4013      	ands	r3, r2
 8000eba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	f000 8140 	beq.w	8001144 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	2b01      	cmp	r3, #1
 8000eca:	d00b      	beq.n	8000ee4 <HAL_GPIO_Init+0x48>
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	2b02      	cmp	r3, #2
 8000ed2:	d007      	beq.n	8000ee4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000ed8:	2b11      	cmp	r3, #17
 8000eda:	d003      	beq.n	8000ee4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	2b12      	cmp	r3, #18
 8000ee2:	d130      	bne.n	8000f46 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	689b      	ldr	r3, [r3, #8]
 8000ee8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000eea:	697b      	ldr	r3, [r7, #20]
 8000eec:	005b      	lsls	r3, r3, #1
 8000eee:	2203      	movs	r2, #3
 8000ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef4:	43db      	mvns	r3, r3
 8000ef6:	693a      	ldr	r2, [r7, #16]
 8000ef8:	4013      	ands	r3, r2
 8000efa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	68da      	ldr	r2, [r3, #12]
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	005b      	lsls	r3, r3, #1
 8000f04:	fa02 f303 	lsl.w	r3, r2, r3
 8000f08:	693a      	ldr	r2, [r7, #16]
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	693a      	ldr	r2, [r7, #16]
 8000f12:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f22:	43db      	mvns	r3, r3
 8000f24:	693a      	ldr	r2, [r7, #16]
 8000f26:	4013      	ands	r3, r2
 8000f28:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	091b      	lsrs	r3, r3, #4
 8000f30:	f003 0201 	and.w	r2, r3, #1
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3a:	693a      	ldr	r2, [r7, #16]
 8000f3c:	4313      	orrs	r3, r2
 8000f3e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	693a      	ldr	r2, [r7, #16]
 8000f44:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	68db      	ldr	r3, [r3, #12]
 8000f4a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	005b      	lsls	r3, r3, #1
 8000f50:	2203      	movs	r2, #3
 8000f52:	fa02 f303 	lsl.w	r3, r2, r3
 8000f56:	43db      	mvns	r3, r3
 8000f58:	693a      	ldr	r2, [r7, #16]
 8000f5a:	4013      	ands	r3, r2
 8000f5c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	689a      	ldr	r2, [r3, #8]
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	005b      	lsls	r3, r3, #1
 8000f66:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6a:	693a      	ldr	r2, [r7, #16]
 8000f6c:	4313      	orrs	r3, r2
 8000f6e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	2b02      	cmp	r3, #2
 8000f7c:	d003      	beq.n	8000f86 <HAL_GPIO_Init+0xea>
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	2b12      	cmp	r3, #18
 8000f84:	d123      	bne.n	8000fce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000f86:	697b      	ldr	r3, [r7, #20]
 8000f88:	08da      	lsrs	r2, r3, #3
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	3208      	adds	r2, #8
 8000f8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f92:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f94:	697b      	ldr	r3, [r7, #20]
 8000f96:	f003 0307 	and.w	r3, r3, #7
 8000f9a:	009b      	lsls	r3, r3, #2
 8000f9c:	220f      	movs	r2, #15
 8000f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa2:	43db      	mvns	r3, r3
 8000fa4:	693a      	ldr	r2, [r7, #16]
 8000fa6:	4013      	ands	r3, r2
 8000fa8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	691a      	ldr	r2, [r3, #16]
 8000fae:	697b      	ldr	r3, [r7, #20]
 8000fb0:	f003 0307 	and.w	r3, r3, #7
 8000fb4:	009b      	lsls	r3, r3, #2
 8000fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fba:	693a      	ldr	r2, [r7, #16]
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000fc0:	697b      	ldr	r3, [r7, #20]
 8000fc2:	08da      	lsrs	r2, r3, #3
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	3208      	adds	r2, #8
 8000fc8:	6939      	ldr	r1, [r7, #16]
 8000fca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	005b      	lsls	r3, r3, #1
 8000fd8:	2203      	movs	r2, #3
 8000fda:	fa02 f303 	lsl.w	r3, r2, r3
 8000fde:	43db      	mvns	r3, r3
 8000fe0:	693a      	ldr	r2, [r7, #16]
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	f003 0203 	and.w	r2, r3, #3
 8000fee:	697b      	ldr	r3, [r7, #20]
 8000ff0:	005b      	lsls	r3, r3, #1
 8000ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff6:	693a      	ldr	r2, [r7, #16]
 8000ff8:	4313      	orrs	r3, r2
 8000ffa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	693a      	ldr	r2, [r7, #16]
 8001000:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	685b      	ldr	r3, [r3, #4]
 8001006:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800100a:	2b00      	cmp	r3, #0
 800100c:	f000 809a 	beq.w	8001144 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001010:	4b55      	ldr	r3, [pc, #340]	; (8001168 <HAL_GPIO_Init+0x2cc>)
 8001012:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001014:	4a54      	ldr	r2, [pc, #336]	; (8001168 <HAL_GPIO_Init+0x2cc>)
 8001016:	f043 0301 	orr.w	r3, r3, #1
 800101a:	6613      	str	r3, [r2, #96]	; 0x60
 800101c:	4b52      	ldr	r3, [pc, #328]	; (8001168 <HAL_GPIO_Init+0x2cc>)
 800101e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001020:	f003 0301 	and.w	r3, r3, #1
 8001024:	60bb      	str	r3, [r7, #8]
 8001026:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001028:	4a50      	ldr	r2, [pc, #320]	; (800116c <HAL_GPIO_Init+0x2d0>)
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	089b      	lsrs	r3, r3, #2
 800102e:	3302      	adds	r3, #2
 8001030:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001034:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001036:	697b      	ldr	r3, [r7, #20]
 8001038:	f003 0303 	and.w	r3, r3, #3
 800103c:	009b      	lsls	r3, r3, #2
 800103e:	220f      	movs	r2, #15
 8001040:	fa02 f303 	lsl.w	r3, r2, r3
 8001044:	43db      	mvns	r3, r3
 8001046:	693a      	ldr	r2, [r7, #16]
 8001048:	4013      	ands	r3, r2
 800104a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001052:	d013      	beq.n	800107c <HAL_GPIO_Init+0x1e0>
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	4a46      	ldr	r2, [pc, #280]	; (8001170 <HAL_GPIO_Init+0x2d4>)
 8001058:	4293      	cmp	r3, r2
 800105a:	d00d      	beq.n	8001078 <HAL_GPIO_Init+0x1dc>
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	4a45      	ldr	r2, [pc, #276]	; (8001174 <HAL_GPIO_Init+0x2d8>)
 8001060:	4293      	cmp	r3, r2
 8001062:	d007      	beq.n	8001074 <HAL_GPIO_Init+0x1d8>
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	4a44      	ldr	r2, [pc, #272]	; (8001178 <HAL_GPIO_Init+0x2dc>)
 8001068:	4293      	cmp	r3, r2
 800106a:	d101      	bne.n	8001070 <HAL_GPIO_Init+0x1d4>
 800106c:	2303      	movs	r3, #3
 800106e:	e006      	b.n	800107e <HAL_GPIO_Init+0x1e2>
 8001070:	2307      	movs	r3, #7
 8001072:	e004      	b.n	800107e <HAL_GPIO_Init+0x1e2>
 8001074:	2302      	movs	r3, #2
 8001076:	e002      	b.n	800107e <HAL_GPIO_Init+0x1e2>
 8001078:	2301      	movs	r3, #1
 800107a:	e000      	b.n	800107e <HAL_GPIO_Init+0x1e2>
 800107c:	2300      	movs	r3, #0
 800107e:	697a      	ldr	r2, [r7, #20]
 8001080:	f002 0203 	and.w	r2, r2, #3
 8001084:	0092      	lsls	r2, r2, #2
 8001086:	4093      	lsls	r3, r2
 8001088:	693a      	ldr	r2, [r7, #16]
 800108a:	4313      	orrs	r3, r2
 800108c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800108e:	4937      	ldr	r1, [pc, #220]	; (800116c <HAL_GPIO_Init+0x2d0>)
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	089b      	lsrs	r3, r3, #2
 8001094:	3302      	adds	r3, #2
 8001096:	693a      	ldr	r2, [r7, #16]
 8001098:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800109c:	4b37      	ldr	r3, [pc, #220]	; (800117c <HAL_GPIO_Init+0x2e0>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	43db      	mvns	r3, r3
 80010a6:	693a      	ldr	r2, [r7, #16]
 80010a8:	4013      	ands	r3, r2
 80010aa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d003      	beq.n	80010c0 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80010b8:	693a      	ldr	r2, [r7, #16]
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	4313      	orrs	r3, r2
 80010be:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80010c0:	4a2e      	ldr	r2, [pc, #184]	; (800117c <HAL_GPIO_Init+0x2e0>)
 80010c2:	693b      	ldr	r3, [r7, #16]
 80010c4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80010c6:	4b2d      	ldr	r3, [pc, #180]	; (800117c <HAL_GPIO_Init+0x2e0>)
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	43db      	mvns	r3, r3
 80010d0:	693a      	ldr	r2, [r7, #16]
 80010d2:	4013      	ands	r3, r2
 80010d4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d003      	beq.n	80010ea <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80010e2:	693a      	ldr	r2, [r7, #16]
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	4313      	orrs	r3, r2
 80010e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80010ea:	4a24      	ldr	r2, [pc, #144]	; (800117c <HAL_GPIO_Init+0x2e0>)
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80010f0:	4b22      	ldr	r3, [pc, #136]	; (800117c <HAL_GPIO_Init+0x2e0>)
 80010f2:	689b      	ldr	r3, [r3, #8]
 80010f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	43db      	mvns	r3, r3
 80010fa:	693a      	ldr	r2, [r7, #16]
 80010fc:	4013      	ands	r3, r2
 80010fe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	685b      	ldr	r3, [r3, #4]
 8001104:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001108:	2b00      	cmp	r3, #0
 800110a:	d003      	beq.n	8001114 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 800110c:	693a      	ldr	r2, [r7, #16]
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	4313      	orrs	r3, r2
 8001112:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001114:	4a19      	ldr	r2, [pc, #100]	; (800117c <HAL_GPIO_Init+0x2e0>)
 8001116:	693b      	ldr	r3, [r7, #16]
 8001118:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800111a:	4b18      	ldr	r3, [pc, #96]	; (800117c <HAL_GPIO_Init+0x2e0>)
 800111c:	68db      	ldr	r3, [r3, #12]
 800111e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	43db      	mvns	r3, r3
 8001124:	693a      	ldr	r2, [r7, #16]
 8001126:	4013      	ands	r3, r2
 8001128:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001132:	2b00      	cmp	r3, #0
 8001134:	d003      	beq.n	800113e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001136:	693a      	ldr	r2, [r7, #16]
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	4313      	orrs	r3, r2
 800113c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800113e:	4a0f      	ldr	r2, [pc, #60]	; (800117c <HAL_GPIO_Init+0x2e0>)
 8001140:	693b      	ldr	r3, [r7, #16]
 8001142:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	3301      	adds	r3, #1
 8001148:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	681a      	ldr	r2, [r3, #0]
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	fa22 f303 	lsr.w	r3, r2, r3
 8001154:	2b00      	cmp	r3, #0
 8001156:	f47f aea9 	bne.w	8000eac <HAL_GPIO_Init+0x10>
  }
}
 800115a:	bf00      	nop
 800115c:	bf00      	nop
 800115e:	371c      	adds	r7, #28
 8001160:	46bd      	mov	sp, r7
 8001162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001166:	4770      	bx	lr
 8001168:	40021000 	.word	0x40021000
 800116c:	40010000 	.word	0x40010000
 8001170:	48000400 	.word	0x48000400
 8001174:	48000800 	.word	0x48000800
 8001178:	48000c00 	.word	0x48000c00
 800117c:	40010400 	.word	0x40010400

08001180 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001180:	b480      	push	{r7}
 8001182:	b083      	sub	sp, #12
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
 8001188:	460b      	mov	r3, r1
 800118a:	807b      	strh	r3, [r7, #2]
 800118c:	4613      	mov	r3, r2
 800118e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001190:	787b      	ldrb	r3, [r7, #1]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d003      	beq.n	800119e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001196:	887a      	ldrh	r2, [r7, #2]
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800119c:	e002      	b.n	80011a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800119e:	887a      	ldrh	r2, [r7, #2]
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80011a4:	bf00      	nop
 80011a6:	370c      	adds	r7, #12
 80011a8:	46bd      	mov	sp, r7
 80011aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ae:	4770      	bx	lr

080011b0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80011b4:	4b04      	ldr	r3, [pc, #16]	; (80011c8 <HAL_PWREx_GetVoltageRange+0x18>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80011bc:	4618      	mov	r0, r3
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	40007000 	.word	0x40007000

080011cc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b085      	sub	sp, #20
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80011da:	d130      	bne.n	800123e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80011dc:	4b23      	ldr	r3, [pc, #140]	; (800126c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80011e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80011e8:	d038      	beq.n	800125c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80011ea:	4b20      	ldr	r3, [pc, #128]	; (800126c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80011f2:	4a1e      	ldr	r2, [pc, #120]	; (800126c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011f4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80011f8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80011fa:	4b1d      	ldr	r3, [pc, #116]	; (8001270 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	2232      	movs	r2, #50	; 0x32
 8001200:	fb02 f303 	mul.w	r3, r2, r3
 8001204:	4a1b      	ldr	r2, [pc, #108]	; (8001274 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001206:	fba2 2303 	umull	r2, r3, r2, r3
 800120a:	0c9b      	lsrs	r3, r3, #18
 800120c:	3301      	adds	r3, #1
 800120e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001210:	e002      	b.n	8001218 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	3b01      	subs	r3, #1
 8001216:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001218:	4b14      	ldr	r3, [pc, #80]	; (800126c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800121a:	695b      	ldr	r3, [r3, #20]
 800121c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001220:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001224:	d102      	bne.n	800122c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d1f2      	bne.n	8001212 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800122c:	4b0f      	ldr	r3, [pc, #60]	; (800126c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800122e:	695b      	ldr	r3, [r3, #20]
 8001230:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001234:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001238:	d110      	bne.n	800125c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800123a:	2303      	movs	r3, #3
 800123c:	e00f      	b.n	800125e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800123e:	4b0b      	ldr	r3, [pc, #44]	; (800126c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001246:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800124a:	d007      	beq.n	800125c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800124c:	4b07      	ldr	r3, [pc, #28]	; (800126c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001254:	4a05      	ldr	r2, [pc, #20]	; (800126c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001256:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800125a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800125c:	2300      	movs	r3, #0
}
 800125e:	4618      	mov	r0, r3
 8001260:	3714      	adds	r7, #20
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	40007000 	.word	0x40007000
 8001270:	20000000 	.word	0x20000000
 8001274:	431bde83 	.word	0x431bde83

08001278 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b08a      	sub	sp, #40	; 0x28
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d102      	bne.n	800128c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001286:	2301      	movs	r3, #1
 8001288:	f000 bc56 	b.w	8001b38 <HAL_RCC_OscConfig+0x8c0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800128c:	4ba1      	ldr	r3, [pc, #644]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 800128e:	689b      	ldr	r3, [r3, #8]
 8001290:	f003 030c 	and.w	r3, r3, #12
 8001294:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001296:	4b9f      	ldr	r3, [pc, #636]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 8001298:	68db      	ldr	r3, [r3, #12]
 800129a:	f003 0303 	and.w	r3, r3, #3
 800129e:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f003 0310 	and.w	r3, r3, #16
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	f000 80e6 	beq.w	800147a <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80012ae:	6a3b      	ldr	r3, [r7, #32]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d007      	beq.n	80012c4 <HAL_RCC_OscConfig+0x4c>
 80012b4:	6a3b      	ldr	r3, [r7, #32]
 80012b6:	2b0c      	cmp	r3, #12
 80012b8:	f040 808d 	bne.w	80013d6 <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80012bc:	69fb      	ldr	r3, [r7, #28]
 80012be:	2b01      	cmp	r3, #1
 80012c0:	f040 8089 	bne.w	80013d6 <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80012c4:	4b93      	ldr	r3, [pc, #588]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f003 0302 	and.w	r3, r3, #2
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d006      	beq.n	80012de <HAL_RCC_OscConfig+0x66>
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	69db      	ldr	r3, [r3, #28]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d102      	bne.n	80012de <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 80012d8:	2301      	movs	r3, #1
 80012da:	f000 bc2d 	b.w	8001b38 <HAL_RCC_OscConfig+0x8c0>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012e2:	4b8c      	ldr	r3, [pc, #560]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f003 0308 	and.w	r3, r3, #8
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d004      	beq.n	80012f8 <HAL_RCC_OscConfig+0x80>
 80012ee:	4b89      	ldr	r3, [pc, #548]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80012f6:	e005      	b.n	8001304 <HAL_RCC_OscConfig+0x8c>
 80012f8:	4b86      	ldr	r3, [pc, #536]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 80012fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80012fe:	091b      	lsrs	r3, r3, #4
 8001300:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001304:	4293      	cmp	r3, r2
 8001306:	d224      	bcs.n	8001352 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800130c:	4618      	mov	r0, r3
 800130e:	f000 fdbf 	bl	8001e90 <RCC_SetFlashLatencyFromMSIRange>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d002      	beq.n	800131e <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8001318:	2301      	movs	r3, #1
 800131a:	f000 bc0d 	b.w	8001b38 <HAL_RCC_OscConfig+0x8c0>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800131e:	4b7d      	ldr	r3, [pc, #500]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4a7c      	ldr	r2, [pc, #496]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 8001324:	f043 0308 	orr.w	r3, r3, #8
 8001328:	6013      	str	r3, [r2, #0]
 800132a:	4b7a      	ldr	r3, [pc, #488]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001336:	4977      	ldr	r1, [pc, #476]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 8001338:	4313      	orrs	r3, r2
 800133a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800133c:	4b75      	ldr	r3, [pc, #468]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6a1b      	ldr	r3, [r3, #32]
 8001348:	021b      	lsls	r3, r3, #8
 800134a:	4972      	ldr	r1, [pc, #456]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 800134c:	4313      	orrs	r3, r2
 800134e:	604b      	str	r3, [r1, #4]
 8001350:	e025      	b.n	800139e <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001352:	4b70      	ldr	r3, [pc, #448]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a6f      	ldr	r2, [pc, #444]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 8001358:	f043 0308 	orr.w	r3, r3, #8
 800135c:	6013      	str	r3, [r2, #0]
 800135e:	4b6d      	ldr	r3, [pc, #436]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800136a:	496a      	ldr	r1, [pc, #424]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 800136c:	4313      	orrs	r3, r2
 800136e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001370:	4b68      	ldr	r3, [pc, #416]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	6a1b      	ldr	r3, [r3, #32]
 800137c:	021b      	lsls	r3, r3, #8
 800137e:	4965      	ldr	r1, [pc, #404]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 8001380:	4313      	orrs	r3, r2
 8001382:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001384:	6a3b      	ldr	r3, [r7, #32]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d109      	bne.n	800139e <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800138e:	4618      	mov	r0, r3
 8001390:	f000 fd7e 	bl	8001e90 <RCC_SetFlashLatencyFromMSIRange>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 800139a:	2301      	movs	r3, #1
 800139c:	e3cc      	b.n	8001b38 <HAL_RCC_OscConfig+0x8c0>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800139e:	f000 fcb3 	bl	8001d08 <HAL_RCC_GetSysClockFreq>
 80013a2:	4602      	mov	r2, r0
 80013a4:	4b5b      	ldr	r3, [pc, #364]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	091b      	lsrs	r3, r3, #4
 80013aa:	f003 030f 	and.w	r3, r3, #15
 80013ae:	495a      	ldr	r1, [pc, #360]	; (8001518 <HAL_RCC_OscConfig+0x2a0>)
 80013b0:	5ccb      	ldrb	r3, [r1, r3]
 80013b2:	f003 031f 	and.w	r3, r3, #31
 80013b6:	fa22 f303 	lsr.w	r3, r2, r3
 80013ba:	4a58      	ldr	r2, [pc, #352]	; (800151c <HAL_RCC_OscConfig+0x2a4>)
 80013bc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80013be:	4b58      	ldr	r3, [pc, #352]	; (8001520 <HAL_RCC_OscConfig+0x2a8>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4618      	mov	r0, r3
 80013c4:	f7ff fc04 	bl	8000bd0 <HAL_InitTick>
 80013c8:	4603      	mov	r3, r0
 80013ca:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 80013cc:	7dfb      	ldrb	r3, [r7, #23]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d052      	beq.n	8001478 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 80013d2:	7dfb      	ldrb	r3, [r7, #23]
 80013d4:	e3b0      	b.n	8001b38 <HAL_RCC_OscConfig+0x8c0>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	69db      	ldr	r3, [r3, #28]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d032      	beq.n	8001444 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80013de:	4b4d      	ldr	r3, [pc, #308]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4a4c      	ldr	r2, [pc, #304]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 80013e4:	f043 0301 	orr.w	r3, r3, #1
 80013e8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80013ea:	f7ff fc41 	bl	8000c70 <HAL_GetTick>
 80013ee:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80013f0:	e008      	b.n	8001404 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80013f2:	f7ff fc3d 	bl	8000c70 <HAL_GetTick>
 80013f6:	4602      	mov	r2, r0
 80013f8:	69bb      	ldr	r3, [r7, #24]
 80013fa:	1ad3      	subs	r3, r2, r3
 80013fc:	2b02      	cmp	r3, #2
 80013fe:	d901      	bls.n	8001404 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8001400:	2303      	movs	r3, #3
 8001402:	e399      	b.n	8001b38 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001404:	4b43      	ldr	r3, [pc, #268]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f003 0302 	and.w	r3, r3, #2
 800140c:	2b00      	cmp	r3, #0
 800140e:	d0f0      	beq.n	80013f2 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001410:	4b40      	ldr	r3, [pc, #256]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a3f      	ldr	r2, [pc, #252]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 8001416:	f043 0308 	orr.w	r3, r3, #8
 800141a:	6013      	str	r3, [r2, #0]
 800141c:	4b3d      	ldr	r3, [pc, #244]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001428:	493a      	ldr	r1, [pc, #232]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 800142a:	4313      	orrs	r3, r2
 800142c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800142e:	4b39      	ldr	r3, [pc, #228]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6a1b      	ldr	r3, [r3, #32]
 800143a:	021b      	lsls	r3, r3, #8
 800143c:	4935      	ldr	r1, [pc, #212]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 800143e:	4313      	orrs	r3, r2
 8001440:	604b      	str	r3, [r1, #4]
 8001442:	e01a      	b.n	800147a <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001444:	4b33      	ldr	r3, [pc, #204]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a32      	ldr	r2, [pc, #200]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 800144a:	f023 0301 	bic.w	r3, r3, #1
 800144e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001450:	f7ff fc0e 	bl	8000c70 <HAL_GetTick>
 8001454:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001456:	e008      	b.n	800146a <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001458:	f7ff fc0a 	bl	8000c70 <HAL_GetTick>
 800145c:	4602      	mov	r2, r0
 800145e:	69bb      	ldr	r3, [r7, #24]
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	2b02      	cmp	r3, #2
 8001464:	d901      	bls.n	800146a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001466:	2303      	movs	r3, #3
 8001468:	e366      	b.n	8001b38 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800146a:	4b2a      	ldr	r3, [pc, #168]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f003 0302 	and.w	r3, r3, #2
 8001472:	2b00      	cmp	r3, #0
 8001474:	d1f0      	bne.n	8001458 <HAL_RCC_OscConfig+0x1e0>
 8001476:	e000      	b.n	800147a <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001478:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f003 0301 	and.w	r3, r3, #1
 8001482:	2b00      	cmp	r3, #0
 8001484:	d073      	beq.n	800156e <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001486:	6a3b      	ldr	r3, [r7, #32]
 8001488:	2b08      	cmp	r3, #8
 800148a:	d005      	beq.n	8001498 <HAL_RCC_OscConfig+0x220>
 800148c:	6a3b      	ldr	r3, [r7, #32]
 800148e:	2b0c      	cmp	r3, #12
 8001490:	d10e      	bne.n	80014b0 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001492:	69fb      	ldr	r3, [r7, #28]
 8001494:	2b03      	cmp	r3, #3
 8001496:	d10b      	bne.n	80014b0 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001498:	4b1e      	ldr	r3, [pc, #120]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d063      	beq.n	800156c <HAL_RCC_OscConfig+0x2f4>
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d15f      	bne.n	800156c <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 80014ac:	2301      	movs	r3, #1
 80014ae:	e343      	b.n	8001b38 <HAL_RCC_OscConfig+0x8c0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014b8:	d106      	bne.n	80014c8 <HAL_RCC_OscConfig+0x250>
 80014ba:	4b16      	ldr	r3, [pc, #88]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4a15      	ldr	r2, [pc, #84]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 80014c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014c4:	6013      	str	r3, [r2, #0]
 80014c6:	e01d      	b.n	8001504 <HAL_RCC_OscConfig+0x28c>
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80014d0:	d10c      	bne.n	80014ec <HAL_RCC_OscConfig+0x274>
 80014d2:	4b10      	ldr	r3, [pc, #64]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4a0f      	ldr	r2, [pc, #60]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 80014d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014dc:	6013      	str	r3, [r2, #0]
 80014de:	4b0d      	ldr	r3, [pc, #52]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4a0c      	ldr	r2, [pc, #48]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 80014e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014e8:	6013      	str	r3, [r2, #0]
 80014ea:	e00b      	b.n	8001504 <HAL_RCC_OscConfig+0x28c>
 80014ec:	4b09      	ldr	r3, [pc, #36]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a08      	ldr	r2, [pc, #32]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 80014f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014f6:	6013      	str	r3, [r2, #0]
 80014f8:	4b06      	ldr	r3, [pc, #24]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a05      	ldr	r2, [pc, #20]	; (8001514 <HAL_RCC_OscConfig+0x29c>)
 80014fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001502:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d01b      	beq.n	8001544 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800150c:	f7ff fbb0 	bl	8000c70 <HAL_GetTick>
 8001510:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001512:	e010      	b.n	8001536 <HAL_RCC_OscConfig+0x2be>
 8001514:	40021000 	.word	0x40021000
 8001518:	08003b18 	.word	0x08003b18
 800151c:	20000000 	.word	0x20000000
 8001520:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001524:	f7ff fba4 	bl	8000c70 <HAL_GetTick>
 8001528:	4602      	mov	r2, r0
 800152a:	69bb      	ldr	r3, [r7, #24]
 800152c:	1ad3      	subs	r3, r2, r3
 800152e:	2b64      	cmp	r3, #100	; 0x64
 8001530:	d901      	bls.n	8001536 <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8001532:	2303      	movs	r3, #3
 8001534:	e300      	b.n	8001b38 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001536:	4ba0      	ldr	r3, [pc, #640]	; (80017b8 <HAL_RCC_OscConfig+0x540>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800153e:	2b00      	cmp	r3, #0
 8001540:	d0f0      	beq.n	8001524 <HAL_RCC_OscConfig+0x2ac>
 8001542:	e014      	b.n	800156e <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001544:	f7ff fb94 	bl	8000c70 <HAL_GetTick>
 8001548:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800154a:	e008      	b.n	800155e <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800154c:	f7ff fb90 	bl	8000c70 <HAL_GetTick>
 8001550:	4602      	mov	r2, r0
 8001552:	69bb      	ldr	r3, [r7, #24]
 8001554:	1ad3      	subs	r3, r2, r3
 8001556:	2b64      	cmp	r3, #100	; 0x64
 8001558:	d901      	bls.n	800155e <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 800155a:	2303      	movs	r3, #3
 800155c:	e2ec      	b.n	8001b38 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800155e:	4b96      	ldr	r3, [pc, #600]	; (80017b8 <HAL_RCC_OscConfig+0x540>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001566:	2b00      	cmp	r3, #0
 8001568:	d1f0      	bne.n	800154c <HAL_RCC_OscConfig+0x2d4>
 800156a:	e000      	b.n	800156e <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800156c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f003 0302 	and.w	r3, r3, #2
 8001576:	2b00      	cmp	r3, #0
 8001578:	d060      	beq.n	800163c <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800157a:	6a3b      	ldr	r3, [r7, #32]
 800157c:	2b04      	cmp	r3, #4
 800157e:	d005      	beq.n	800158c <HAL_RCC_OscConfig+0x314>
 8001580:	6a3b      	ldr	r3, [r7, #32]
 8001582:	2b0c      	cmp	r3, #12
 8001584:	d119      	bne.n	80015ba <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001586:	69fb      	ldr	r3, [r7, #28]
 8001588:	2b02      	cmp	r3, #2
 800158a:	d116      	bne.n	80015ba <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800158c:	4b8a      	ldr	r3, [pc, #552]	; (80017b8 <HAL_RCC_OscConfig+0x540>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001594:	2b00      	cmp	r3, #0
 8001596:	d005      	beq.n	80015a4 <HAL_RCC_OscConfig+0x32c>
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	68db      	ldr	r3, [r3, #12]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d101      	bne.n	80015a4 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 80015a0:	2301      	movs	r3, #1
 80015a2:	e2c9      	b.n	8001b38 <HAL_RCC_OscConfig+0x8c0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015a4:	4b84      	ldr	r3, [pc, #528]	; (80017b8 <HAL_RCC_OscConfig+0x540>)
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	691b      	ldr	r3, [r3, #16]
 80015b0:	061b      	lsls	r3, r3, #24
 80015b2:	4981      	ldr	r1, [pc, #516]	; (80017b8 <HAL_RCC_OscConfig+0x540>)
 80015b4:	4313      	orrs	r3, r2
 80015b6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015b8:	e040      	b.n	800163c <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	68db      	ldr	r3, [r3, #12]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d023      	beq.n	800160a <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015c2:	4b7d      	ldr	r3, [pc, #500]	; (80017b8 <HAL_RCC_OscConfig+0x540>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4a7c      	ldr	r2, [pc, #496]	; (80017b8 <HAL_RCC_OscConfig+0x540>)
 80015c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015ce:	f7ff fb4f 	bl	8000c70 <HAL_GetTick>
 80015d2:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80015d4:	e008      	b.n	80015e8 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015d6:	f7ff fb4b 	bl	8000c70 <HAL_GetTick>
 80015da:	4602      	mov	r2, r0
 80015dc:	69bb      	ldr	r3, [r7, #24]
 80015de:	1ad3      	subs	r3, r2, r3
 80015e0:	2b02      	cmp	r3, #2
 80015e2:	d901      	bls.n	80015e8 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 80015e4:	2303      	movs	r3, #3
 80015e6:	e2a7      	b.n	8001b38 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80015e8:	4b73      	ldr	r3, [pc, #460]	; (80017b8 <HAL_RCC_OscConfig+0x540>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d0f0      	beq.n	80015d6 <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015f4:	4b70      	ldr	r3, [pc, #448]	; (80017b8 <HAL_RCC_OscConfig+0x540>)
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	691b      	ldr	r3, [r3, #16]
 8001600:	061b      	lsls	r3, r3, #24
 8001602:	496d      	ldr	r1, [pc, #436]	; (80017b8 <HAL_RCC_OscConfig+0x540>)
 8001604:	4313      	orrs	r3, r2
 8001606:	604b      	str	r3, [r1, #4]
 8001608:	e018      	b.n	800163c <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800160a:	4b6b      	ldr	r3, [pc, #428]	; (80017b8 <HAL_RCC_OscConfig+0x540>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4a6a      	ldr	r2, [pc, #424]	; (80017b8 <HAL_RCC_OscConfig+0x540>)
 8001610:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001614:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001616:	f7ff fb2b 	bl	8000c70 <HAL_GetTick>
 800161a:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800161c:	e008      	b.n	8001630 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800161e:	f7ff fb27 	bl	8000c70 <HAL_GetTick>
 8001622:	4602      	mov	r2, r0
 8001624:	69bb      	ldr	r3, [r7, #24]
 8001626:	1ad3      	subs	r3, r2, r3
 8001628:	2b02      	cmp	r3, #2
 800162a:	d901      	bls.n	8001630 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 800162c:	2303      	movs	r3, #3
 800162e:	e283      	b.n	8001b38 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001630:	4b61      	ldr	r3, [pc, #388]	; (80017b8 <HAL_RCC_OscConfig+0x540>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001638:	2b00      	cmp	r3, #0
 800163a:	d1f0      	bne.n	800161e <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f003 0308 	and.w	r3, r3, #8
 8001644:	2b00      	cmp	r3, #0
 8001646:	d07f      	beq.n	8001748 <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	695b      	ldr	r3, [r3, #20]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d05f      	beq.n	8001710 <HAL_RCC_OscConfig+0x498>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8001650:	4b59      	ldr	r3, [pc, #356]	; (80017b8 <HAL_RCC_OscConfig+0x540>)
 8001652:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001656:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	699a      	ldr	r2, [r3, #24]
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	f003 0310 	and.w	r3, r3, #16
 8001662:	429a      	cmp	r2, r3
 8001664:	d037      	beq.n	80016d6 <HAL_RCC_OscConfig+0x45e>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	f003 0302 	and.w	r3, r3, #2
 800166c:	2b00      	cmp	r3, #0
 800166e:	d006      	beq.n	800167e <HAL_RCC_OscConfig+0x406>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001676:	2b00      	cmp	r3, #0
 8001678:	d101      	bne.n	800167e <HAL_RCC_OscConfig+0x406>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	e25c      	b.n	8001b38 <HAL_RCC_OscConfig+0x8c0>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	f003 0301 	and.w	r3, r3, #1
 8001684:	2b00      	cmp	r3, #0
 8001686:	d01b      	beq.n	80016c0 <HAL_RCC_OscConfig+0x448>
        {
          __HAL_RCC_LSI_DISABLE();
 8001688:	4b4b      	ldr	r3, [pc, #300]	; (80017b8 <HAL_RCC_OscConfig+0x540>)
 800168a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800168e:	4a4a      	ldr	r2, [pc, #296]	; (80017b8 <HAL_RCC_OscConfig+0x540>)
 8001690:	f023 0301 	bic.w	r3, r3, #1
 8001694:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001698:	f7ff faea 	bl	8000c70 <HAL_GetTick>
 800169c:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800169e:	e008      	b.n	80016b2 <HAL_RCC_OscConfig+0x43a>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016a0:	f7ff fae6 	bl	8000c70 <HAL_GetTick>
 80016a4:	4602      	mov	r2, r0
 80016a6:	69bb      	ldr	r3, [r7, #24]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	2b11      	cmp	r3, #17
 80016ac:	d901      	bls.n	80016b2 <HAL_RCC_OscConfig+0x43a>
            {
              return HAL_TIMEOUT;
 80016ae:	2303      	movs	r3, #3
 80016b0:	e242      	b.n	8001b38 <HAL_RCC_OscConfig+0x8c0>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80016b2:	4b41      	ldr	r3, [pc, #260]	; (80017b8 <HAL_RCC_OscConfig+0x540>)
 80016b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016b8:	f003 0302 	and.w	r3, r3, #2
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d1ef      	bne.n	80016a0 <HAL_RCC_OscConfig+0x428>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 80016c0:	4b3d      	ldr	r3, [pc, #244]	; (80017b8 <HAL_RCC_OscConfig+0x540>)
 80016c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016c6:	f023 0210 	bic.w	r2, r3, #16
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	699b      	ldr	r3, [r3, #24]
 80016ce:	493a      	ldr	r1, [pc, #232]	; (80017b8 <HAL_RCC_OscConfig+0x540>)
 80016d0:	4313      	orrs	r3, r2
 80016d2:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016d6:	4b38      	ldr	r3, [pc, #224]	; (80017b8 <HAL_RCC_OscConfig+0x540>)
 80016d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016dc:	4a36      	ldr	r2, [pc, #216]	; (80017b8 <HAL_RCC_OscConfig+0x540>)
 80016de:	f043 0301 	orr.w	r3, r3, #1
 80016e2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016e6:	f7ff fac3 	bl	8000c70 <HAL_GetTick>
 80016ea:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016ec:	e008      	b.n	8001700 <HAL_RCC_OscConfig+0x488>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016ee:	f7ff fabf 	bl	8000c70 <HAL_GetTick>
 80016f2:	4602      	mov	r2, r0
 80016f4:	69bb      	ldr	r3, [r7, #24]
 80016f6:	1ad3      	subs	r3, r2, r3
 80016f8:	2b11      	cmp	r3, #17
 80016fa:	d901      	bls.n	8001700 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_TIMEOUT;
 80016fc:	2303      	movs	r3, #3
 80016fe:	e21b      	b.n	8001b38 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001700:	4b2d      	ldr	r3, [pc, #180]	; (80017b8 <HAL_RCC_OscConfig+0x540>)
 8001702:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001706:	f003 0302 	and.w	r3, r3, #2
 800170a:	2b00      	cmp	r3, #0
 800170c:	d0ef      	beq.n	80016ee <HAL_RCC_OscConfig+0x476>
 800170e:	e01b      	b.n	8001748 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001710:	4b29      	ldr	r3, [pc, #164]	; (80017b8 <HAL_RCC_OscConfig+0x540>)
 8001712:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001716:	4a28      	ldr	r2, [pc, #160]	; (80017b8 <HAL_RCC_OscConfig+0x540>)
 8001718:	f023 0301 	bic.w	r3, r3, #1
 800171c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001720:	f7ff faa6 	bl	8000c70 <HAL_GetTick>
 8001724:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001726:	e008      	b.n	800173a <HAL_RCC_OscConfig+0x4c2>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001728:	f7ff faa2 	bl	8000c70 <HAL_GetTick>
 800172c:	4602      	mov	r2, r0
 800172e:	69bb      	ldr	r3, [r7, #24]
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	2b11      	cmp	r3, #17
 8001734:	d901      	bls.n	800173a <HAL_RCC_OscConfig+0x4c2>
        {
          return HAL_TIMEOUT;
 8001736:	2303      	movs	r3, #3
 8001738:	e1fe      	b.n	8001b38 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800173a:	4b1f      	ldr	r3, [pc, #124]	; (80017b8 <HAL_RCC_OscConfig+0x540>)
 800173c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001740:	f003 0302 	and.w	r3, r3, #2
 8001744:	2b00      	cmp	r3, #0
 8001746:	d1ef      	bne.n	8001728 <HAL_RCC_OscConfig+0x4b0>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f003 0304 	and.w	r3, r3, #4
 8001750:	2b00      	cmp	r3, #0
 8001752:	f000 80c1 	beq.w	80018d8 <HAL_RCC_OscConfig+0x660>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001756:	2300      	movs	r3, #0
 8001758:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800175c:	4b16      	ldr	r3, [pc, #88]	; (80017b8 <HAL_RCC_OscConfig+0x540>)
 800175e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001760:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001764:	2b00      	cmp	r3, #0
 8001766:	d10e      	bne.n	8001786 <HAL_RCC_OscConfig+0x50e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001768:	4b13      	ldr	r3, [pc, #76]	; (80017b8 <HAL_RCC_OscConfig+0x540>)
 800176a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800176c:	4a12      	ldr	r2, [pc, #72]	; (80017b8 <HAL_RCC_OscConfig+0x540>)
 800176e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001772:	6593      	str	r3, [r2, #88]	; 0x58
 8001774:	4b10      	ldr	r3, [pc, #64]	; (80017b8 <HAL_RCC_OscConfig+0x540>)
 8001776:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001778:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800177c:	60fb      	str	r3, [r7, #12]
 800177e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001780:	2301      	movs	r3, #1
 8001782:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001786:	4b0d      	ldr	r3, [pc, #52]	; (80017bc <HAL_RCC_OscConfig+0x544>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800178e:	2b00      	cmp	r3, #0
 8001790:	d11c      	bne.n	80017cc <HAL_RCC_OscConfig+0x554>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001792:	4b0a      	ldr	r3, [pc, #40]	; (80017bc <HAL_RCC_OscConfig+0x544>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4a09      	ldr	r2, [pc, #36]	; (80017bc <HAL_RCC_OscConfig+0x544>)
 8001798:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800179c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800179e:	f7ff fa67 	bl	8000c70 <HAL_GetTick>
 80017a2:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017a4:	e00c      	b.n	80017c0 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017a6:	f7ff fa63 	bl	8000c70 <HAL_GetTick>
 80017aa:	4602      	mov	r2, r0
 80017ac:	69bb      	ldr	r3, [r7, #24]
 80017ae:	1ad3      	subs	r3, r2, r3
 80017b0:	2b02      	cmp	r3, #2
 80017b2:	d905      	bls.n	80017c0 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80017b4:	2303      	movs	r3, #3
 80017b6:	e1bf      	b.n	8001b38 <HAL_RCC_OscConfig+0x8c0>
 80017b8:	40021000 	.word	0x40021000
 80017bc:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017c0:	4bb1      	ldr	r3, [pc, #708]	; (8001a88 <HAL_RCC_OscConfig+0x810>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d0ec      	beq.n	80017a6 <HAL_RCC_OscConfig+0x52e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	689b      	ldr	r3, [r3, #8]
 80017d0:	f003 0301 	and.w	r3, r3, #1
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d02c      	beq.n	8001832 <HAL_RCC_OscConfig+0x5ba>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 80017d8:	4bac      	ldr	r3, [pc, #688]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 80017da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017ea:	49a8      	ldr	r1, [pc, #672]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 80017ec:	4313      	orrs	r3, r2
 80017ee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	f003 0304 	and.w	r3, r3, #4
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d010      	beq.n	8001820 <HAL_RCC_OscConfig+0x5a8>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80017fe:	4ba3      	ldr	r3, [pc, #652]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 8001800:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001804:	4aa1      	ldr	r2, [pc, #644]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 8001806:	f043 0304 	orr.w	r3, r3, #4
 800180a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800180e:	4b9f      	ldr	r3, [pc, #636]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 8001810:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001814:	4a9d      	ldr	r2, [pc, #628]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 8001816:	f043 0301 	orr.w	r3, r3, #1
 800181a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800181e:	e018      	b.n	8001852 <HAL_RCC_OscConfig+0x5da>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001820:	4b9a      	ldr	r3, [pc, #616]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 8001822:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001826:	4a99      	ldr	r2, [pc, #612]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 8001828:	f043 0301 	orr.w	r3, r3, #1
 800182c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001830:	e00f      	b.n	8001852 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001832:	4b96      	ldr	r3, [pc, #600]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 8001834:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001838:	4a94      	ldr	r2, [pc, #592]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 800183a:	f023 0301 	bic.w	r3, r3, #1
 800183e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001842:	4b92      	ldr	r3, [pc, #584]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 8001844:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001848:	4a90      	ldr	r2, [pc, #576]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 800184a:	f023 0304 	bic.w	r3, r3, #4
 800184e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d016      	beq.n	8001888 <HAL_RCC_OscConfig+0x610>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800185a:	f7ff fa09 	bl	8000c70 <HAL_GetTick>
 800185e:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001860:	e00a      	b.n	8001878 <HAL_RCC_OscConfig+0x600>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001862:	f7ff fa05 	bl	8000c70 <HAL_GetTick>
 8001866:	4602      	mov	r2, r0
 8001868:	69bb      	ldr	r3, [r7, #24]
 800186a:	1ad3      	subs	r3, r2, r3
 800186c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001870:	4293      	cmp	r3, r2
 8001872:	d901      	bls.n	8001878 <HAL_RCC_OscConfig+0x600>
        {
          return HAL_TIMEOUT;
 8001874:	2303      	movs	r3, #3
 8001876:	e15f      	b.n	8001b38 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001878:	4b84      	ldr	r3, [pc, #528]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 800187a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800187e:	f003 0302 	and.w	r3, r3, #2
 8001882:	2b00      	cmp	r3, #0
 8001884:	d0ed      	beq.n	8001862 <HAL_RCC_OscConfig+0x5ea>
 8001886:	e01d      	b.n	80018c4 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001888:	f7ff f9f2 	bl	8000c70 <HAL_GetTick>
 800188c:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800188e:	e00a      	b.n	80018a6 <HAL_RCC_OscConfig+0x62e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001890:	f7ff f9ee 	bl	8000c70 <HAL_GetTick>
 8001894:	4602      	mov	r2, r0
 8001896:	69bb      	ldr	r3, [r7, #24]
 8001898:	1ad3      	subs	r3, r2, r3
 800189a:	f241 3288 	movw	r2, #5000	; 0x1388
 800189e:	4293      	cmp	r3, r2
 80018a0:	d901      	bls.n	80018a6 <HAL_RCC_OscConfig+0x62e>
        {
          return HAL_TIMEOUT;
 80018a2:	2303      	movs	r3, #3
 80018a4:	e148      	b.n	8001b38 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80018a6:	4b79      	ldr	r3, [pc, #484]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 80018a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018ac:	f003 0302 	and.w	r3, r3, #2
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d1ed      	bne.n	8001890 <HAL_RCC_OscConfig+0x618>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 80018b4:	4b75      	ldr	r3, [pc, #468]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 80018b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018ba:	4a74      	ldr	r2, [pc, #464]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 80018bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80018c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80018c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d105      	bne.n	80018d8 <HAL_RCC_OscConfig+0x660>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018cc:	4b6f      	ldr	r3, [pc, #444]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 80018ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018d0:	4a6e      	ldr	r2, [pc, #440]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 80018d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018d6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f003 0320 	and.w	r3, r3, #32
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d03c      	beq.n	800195e <HAL_RCC_OscConfig+0x6e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d01c      	beq.n	8001926 <HAL_RCC_OscConfig+0x6ae>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80018ec:	4b67      	ldr	r3, [pc, #412]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 80018ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80018f2:	4a66      	ldr	r2, [pc, #408]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 80018f4:	f043 0301 	orr.w	r3, r3, #1
 80018f8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018fc:	f7ff f9b8 	bl	8000c70 <HAL_GetTick>
 8001900:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001902:	e008      	b.n	8001916 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001904:	f7ff f9b4 	bl	8000c70 <HAL_GetTick>
 8001908:	4602      	mov	r2, r0
 800190a:	69bb      	ldr	r3, [r7, #24]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	2b02      	cmp	r3, #2
 8001910:	d901      	bls.n	8001916 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8001912:	2303      	movs	r3, #3
 8001914:	e110      	b.n	8001b38 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001916:	4b5d      	ldr	r3, [pc, #372]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 8001918:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800191c:	f003 0302 	and.w	r3, r3, #2
 8001920:	2b00      	cmp	r3, #0
 8001922:	d0ef      	beq.n	8001904 <HAL_RCC_OscConfig+0x68c>
 8001924:	e01b      	b.n	800195e <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001926:	4b59      	ldr	r3, [pc, #356]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 8001928:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800192c:	4a57      	ldr	r2, [pc, #348]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 800192e:	f023 0301 	bic.w	r3, r3, #1
 8001932:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001936:	f7ff f99b 	bl	8000c70 <HAL_GetTick>
 800193a:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800193c:	e008      	b.n	8001950 <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800193e:	f7ff f997 	bl	8000c70 <HAL_GetTick>
 8001942:	4602      	mov	r2, r0
 8001944:	69bb      	ldr	r3, [r7, #24]
 8001946:	1ad3      	subs	r3, r2, r3
 8001948:	2b02      	cmp	r3, #2
 800194a:	d901      	bls.n	8001950 <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 800194c:	2303      	movs	r3, #3
 800194e:	e0f3      	b.n	8001b38 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001950:	4b4e      	ldr	r3, [pc, #312]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 8001952:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001956:	f003 0302 	and.w	r3, r3, #2
 800195a:	2b00      	cmp	r3, #0
 800195c:	d1ef      	bne.n	800193e <HAL_RCC_OscConfig+0x6c6>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001962:	2b00      	cmp	r3, #0
 8001964:	f000 80e7 	beq.w	8001b36 <HAL_RCC_OscConfig+0x8be>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800196c:	2b02      	cmp	r3, #2
 800196e:	f040 80b7 	bne.w	8001ae0 <HAL_RCC_OscConfig+0x868>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001972:	4b46      	ldr	r3, [pc, #280]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 8001974:	68db      	ldr	r3, [r3, #12]
 8001976:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	f003 0203 	and.w	r2, r3, #3
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001982:	429a      	cmp	r2, r3
 8001984:	d124      	bne.n	80019d0 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001986:	69fb      	ldr	r3, [r7, #28]
 8001988:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001990:	3b01      	subs	r3, #1
 8001992:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001994:	429a      	cmp	r2, r3
 8001996:	d11b      	bne.n	80019d0 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001998:	69fb      	ldr	r3, [r7, #28]
 800199a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019a2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80019a4:	429a      	cmp	r2, r3
 80019a6:	d113      	bne.n	80019d0 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019a8:	69fb      	ldr	r3, [r7, #28]
 80019aa:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019b2:	085b      	lsrs	r3, r3, #1
 80019b4:	3b01      	subs	r3, #1
 80019b6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80019b8:	429a      	cmp	r2, r3
 80019ba:	d109      	bne.n	80019d0 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80019bc:	69fb      	ldr	r3, [r7, #28]
 80019be:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c6:	085b      	lsrs	r3, r3, #1
 80019c8:	3b01      	subs	r3, #1
 80019ca:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019cc:	429a      	cmp	r2, r3
 80019ce:	d061      	beq.n	8001a94 <HAL_RCC_OscConfig+0x81c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019d0:	6a3b      	ldr	r3, [r7, #32]
 80019d2:	2b0c      	cmp	r3, #12
 80019d4:	d056      	beq.n	8001a84 <HAL_RCC_OscConfig+0x80c>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80019d6:	4b2d      	ldr	r3, [pc, #180]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a2c      	ldr	r2, [pc, #176]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 80019dc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80019e0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80019e2:	f7ff f945 	bl	8000c70 <HAL_GetTick>
 80019e6:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019e8:	e008      	b.n	80019fc <HAL_RCC_OscConfig+0x784>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019ea:	f7ff f941 	bl	8000c70 <HAL_GetTick>
 80019ee:	4602      	mov	r2, r0
 80019f0:	69bb      	ldr	r3, [r7, #24]
 80019f2:	1ad3      	subs	r3, r2, r3
 80019f4:	2b02      	cmp	r3, #2
 80019f6:	d901      	bls.n	80019fc <HAL_RCC_OscConfig+0x784>
              {
                return HAL_TIMEOUT;
 80019f8:	2303      	movs	r3, #3
 80019fa:	e09d      	b.n	8001b38 <HAL_RCC_OscConfig+0x8c0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019fc:	4b23      	ldr	r3, [pc, #140]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d1f0      	bne.n	80019ea <HAL_RCC_OscConfig+0x772>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a08:	4b20      	ldr	r3, [pc, #128]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 8001a0a:	68da      	ldr	r2, [r3, #12]
 8001a0c:	4b20      	ldr	r3, [pc, #128]	; (8001a90 <HAL_RCC_OscConfig+0x818>)
 8001a0e:	4013      	ands	r3, r2
 8001a10:	687a      	ldr	r2, [r7, #4]
 8001a12:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001a14:	687a      	ldr	r2, [r7, #4]
 8001a16:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001a18:	3a01      	subs	r2, #1
 8001a1a:	0112      	lsls	r2, r2, #4
 8001a1c:	4311      	orrs	r1, r2
 8001a1e:	687a      	ldr	r2, [r7, #4]
 8001a20:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001a22:	0212      	lsls	r2, r2, #8
 8001a24:	4311      	orrs	r1, r2
 8001a26:	687a      	ldr	r2, [r7, #4]
 8001a28:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001a2a:	0852      	lsrs	r2, r2, #1
 8001a2c:	3a01      	subs	r2, #1
 8001a2e:	0552      	lsls	r2, r2, #21
 8001a30:	4311      	orrs	r1, r2
 8001a32:	687a      	ldr	r2, [r7, #4]
 8001a34:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001a36:	0852      	lsrs	r2, r2, #1
 8001a38:	3a01      	subs	r2, #1
 8001a3a:	0652      	lsls	r2, r2, #25
 8001a3c:	430a      	orrs	r2, r1
 8001a3e:	4913      	ldr	r1, [pc, #76]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 8001a40:	4313      	orrs	r3, r2
 8001a42:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001a44:	4b11      	ldr	r3, [pc, #68]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a10      	ldr	r2, [pc, #64]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 8001a4a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a4e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a50:	4b0e      	ldr	r3, [pc, #56]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	4a0d      	ldr	r2, [pc, #52]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 8001a56:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a5a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001a5c:	f7ff f908 	bl	8000c70 <HAL_GetTick>
 8001a60:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a62:	e008      	b.n	8001a76 <HAL_RCC_OscConfig+0x7fe>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a64:	f7ff f904 	bl	8000c70 <HAL_GetTick>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	69bb      	ldr	r3, [r7, #24]
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	2b02      	cmp	r3, #2
 8001a70:	d901      	bls.n	8001a76 <HAL_RCC_OscConfig+0x7fe>
              {
                return HAL_TIMEOUT;
 8001a72:	2303      	movs	r3, #3
 8001a74:	e060      	b.n	8001b38 <HAL_RCC_OscConfig+0x8c0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a76:	4b05      	ldr	r3, [pc, #20]	; (8001a8c <HAL_RCC_OscConfig+0x814>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d0f0      	beq.n	8001a64 <HAL_RCC_OscConfig+0x7ec>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a82:	e058      	b.n	8001b36 <HAL_RCC_OscConfig+0x8be>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001a84:	2301      	movs	r3, #1
 8001a86:	e057      	b.n	8001b38 <HAL_RCC_OscConfig+0x8c0>
 8001a88:	40007000 	.word	0x40007000
 8001a8c:	40021000 	.word	0x40021000
 8001a90:	f99f808c 	.word	0xf99f808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a94:	4b2a      	ldr	r3, [pc, #168]	; (8001b40 <HAL_RCC_OscConfig+0x8c8>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d14a      	bne.n	8001b36 <HAL_RCC_OscConfig+0x8be>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001aa0:	4b27      	ldr	r3, [pc, #156]	; (8001b40 <HAL_RCC_OscConfig+0x8c8>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a26      	ldr	r2, [pc, #152]	; (8001b40 <HAL_RCC_OscConfig+0x8c8>)
 8001aa6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001aaa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001aac:	4b24      	ldr	r3, [pc, #144]	; (8001b40 <HAL_RCC_OscConfig+0x8c8>)
 8001aae:	68db      	ldr	r3, [r3, #12]
 8001ab0:	4a23      	ldr	r2, [pc, #140]	; (8001b40 <HAL_RCC_OscConfig+0x8c8>)
 8001ab2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ab6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001ab8:	f7ff f8da 	bl	8000c70 <HAL_GetTick>
 8001abc:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001abe:	e008      	b.n	8001ad2 <HAL_RCC_OscConfig+0x85a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ac0:	f7ff f8d6 	bl	8000c70 <HAL_GetTick>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	69bb      	ldr	r3, [r7, #24]
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	2b02      	cmp	r3, #2
 8001acc:	d901      	bls.n	8001ad2 <HAL_RCC_OscConfig+0x85a>
            {
              return HAL_TIMEOUT;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	e032      	b.n	8001b38 <HAL_RCC_OscConfig+0x8c0>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ad2:	4b1b      	ldr	r3, [pc, #108]	; (8001b40 <HAL_RCC_OscConfig+0x8c8>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d0f0      	beq.n	8001ac0 <HAL_RCC_OscConfig+0x848>
 8001ade:	e02a      	b.n	8001b36 <HAL_RCC_OscConfig+0x8be>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001ae0:	6a3b      	ldr	r3, [r7, #32]
 8001ae2:	2b0c      	cmp	r3, #12
 8001ae4:	d025      	beq.n	8001b32 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ae6:	4b16      	ldr	r3, [pc, #88]	; (8001b40 <HAL_RCC_OscConfig+0x8c8>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a15      	ldr	r2, [pc, #84]	; (8001b40 <HAL_RCC_OscConfig+0x8c8>)
 8001aec:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001af0:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001af2:	4b13      	ldr	r3, [pc, #76]	; (8001b40 <HAL_RCC_OscConfig+0x8c8>)
 8001af4:	68db      	ldr	r3, [r3, #12]
 8001af6:	4a12      	ldr	r2, [pc, #72]	; (8001b40 <HAL_RCC_OscConfig+0x8c8>)
 8001af8:	f023 0303 	bic.w	r3, r3, #3
 8001afc:	60d3      	str	r3, [r2, #12]
#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 8001afe:	4b10      	ldr	r3, [pc, #64]	; (8001b40 <HAL_RCC_OscConfig+0x8c8>)
 8001b00:	68db      	ldr	r3, [r3, #12]
 8001b02:	4a0f      	ldr	r2, [pc, #60]	; (8001b40 <HAL_RCC_OscConfig+0x8c8>)
 8001b04:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001b08:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b0a:	f7ff f8b1 	bl	8000c70 <HAL_GetTick>
 8001b0e:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b10:	e008      	b.n	8001b24 <HAL_RCC_OscConfig+0x8ac>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b12:	f7ff f8ad 	bl	8000c70 <HAL_GetTick>
 8001b16:	4602      	mov	r2, r0
 8001b18:	69bb      	ldr	r3, [r7, #24]
 8001b1a:	1ad3      	subs	r3, r2, r3
 8001b1c:	2b02      	cmp	r3, #2
 8001b1e:	d901      	bls.n	8001b24 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8001b20:	2303      	movs	r3, #3
 8001b22:	e009      	b.n	8001b38 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b24:	4b06      	ldr	r3, [pc, #24]	; (8001b40 <HAL_RCC_OscConfig+0x8c8>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d1f0      	bne.n	8001b12 <HAL_RCC_OscConfig+0x89a>
 8001b30:	e001      	b.n	8001b36 <HAL_RCC_OscConfig+0x8be>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001b32:	2301      	movs	r3, #1
 8001b34:	e000      	b.n	8001b38 <HAL_RCC_OscConfig+0x8c0>
      }
    }
  }
  return HAL_OK;
 8001b36:	2300      	movs	r3, #0
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3728      	adds	r7, #40	; 0x28
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	40021000 	.word	0x40021000

08001b44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b084      	sub	sp, #16
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d101      	bne.n	8001b58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b54:	2301      	movs	r3, #1
 8001b56:	e0c8      	b.n	8001cea <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b58:	4b66      	ldr	r3, [pc, #408]	; (8001cf4 <HAL_RCC_ClockConfig+0x1b0>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 0307 	and.w	r3, r3, #7
 8001b60:	683a      	ldr	r2, [r7, #0]
 8001b62:	429a      	cmp	r2, r3
 8001b64:	d910      	bls.n	8001b88 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b66:	4b63      	ldr	r3, [pc, #396]	; (8001cf4 <HAL_RCC_ClockConfig+0x1b0>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f023 0207 	bic.w	r2, r3, #7
 8001b6e:	4961      	ldr	r1, [pc, #388]	; (8001cf4 <HAL_RCC_ClockConfig+0x1b0>)
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	4313      	orrs	r3, r2
 8001b74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b76:	4b5f      	ldr	r3, [pc, #380]	; (8001cf4 <HAL_RCC_ClockConfig+0x1b0>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f003 0307 	and.w	r3, r3, #7
 8001b7e:	683a      	ldr	r2, [r7, #0]
 8001b80:	429a      	cmp	r2, r3
 8001b82:	d001      	beq.n	8001b88 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001b84:	2301      	movs	r3, #1
 8001b86:	e0b0      	b.n	8001cea <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f003 0301 	and.w	r3, r3, #1
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d04c      	beq.n	8001c2e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	2b03      	cmp	r3, #3
 8001b9a:	d107      	bne.n	8001bac <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b9c:	4b56      	ldr	r3, [pc, #344]	; (8001cf8 <HAL_RCC_ClockConfig+0x1b4>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d121      	bne.n	8001bec <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	e09e      	b.n	8001cea <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	2b02      	cmp	r3, #2
 8001bb2:	d107      	bne.n	8001bc4 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bb4:	4b50      	ldr	r3, [pc, #320]	; (8001cf8 <HAL_RCC_ClockConfig+0x1b4>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d115      	bne.n	8001bec <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	e092      	b.n	8001cea <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d107      	bne.n	8001bdc <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001bcc:	4b4a      	ldr	r3, [pc, #296]	; (8001cf8 <HAL_RCC_ClockConfig+0x1b4>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f003 0302 	and.w	r3, r3, #2
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d109      	bne.n	8001bec <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	e086      	b.n	8001cea <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bdc:	4b46      	ldr	r3, [pc, #280]	; (8001cf8 <HAL_RCC_ClockConfig+0x1b4>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d101      	bne.n	8001bec <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	e07e      	b.n	8001cea <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001bec:	4b42      	ldr	r3, [pc, #264]	; (8001cf8 <HAL_RCC_ClockConfig+0x1b4>)
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	f023 0203 	bic.w	r2, r3, #3
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	493f      	ldr	r1, [pc, #252]	; (8001cf8 <HAL_RCC_ClockConfig+0x1b4>)
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001bfe:	f7ff f837 	bl	8000c70 <HAL_GetTick>
 8001c02:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c04:	e00a      	b.n	8001c1c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c06:	f7ff f833 	bl	8000c70 <HAL_GetTick>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	1ad3      	subs	r3, r2, r3
 8001c10:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d901      	bls.n	8001c1c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001c18:	2303      	movs	r3, #3
 8001c1a:	e066      	b.n	8001cea <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c1c:	4b36      	ldr	r3, [pc, #216]	; (8001cf8 <HAL_RCC_ClockConfig+0x1b4>)
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	f003 020c 	and.w	r2, r3, #12
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	009b      	lsls	r3, r3, #2
 8001c2a:	429a      	cmp	r2, r3
 8001c2c:	d1eb      	bne.n	8001c06 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f003 0302 	and.w	r3, r3, #2
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d008      	beq.n	8001c4c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c3a:	4b2f      	ldr	r3, [pc, #188]	; (8001cf8 <HAL_RCC_ClockConfig+0x1b4>)
 8001c3c:	689b      	ldr	r3, [r3, #8]
 8001c3e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	689b      	ldr	r3, [r3, #8]
 8001c46:	492c      	ldr	r1, [pc, #176]	; (8001cf8 <HAL_RCC_ClockConfig+0x1b4>)
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c4c:	4b29      	ldr	r3, [pc, #164]	; (8001cf4 <HAL_RCC_ClockConfig+0x1b0>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f003 0307 	and.w	r3, r3, #7
 8001c54:	683a      	ldr	r2, [r7, #0]
 8001c56:	429a      	cmp	r2, r3
 8001c58:	d210      	bcs.n	8001c7c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c5a:	4b26      	ldr	r3, [pc, #152]	; (8001cf4 <HAL_RCC_ClockConfig+0x1b0>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f023 0207 	bic.w	r2, r3, #7
 8001c62:	4924      	ldr	r1, [pc, #144]	; (8001cf4 <HAL_RCC_ClockConfig+0x1b0>)
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	4313      	orrs	r3, r2
 8001c68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c6a:	4b22      	ldr	r3, [pc, #136]	; (8001cf4 <HAL_RCC_ClockConfig+0x1b0>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 0307 	and.w	r3, r3, #7
 8001c72:	683a      	ldr	r2, [r7, #0]
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d001      	beq.n	8001c7c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	e036      	b.n	8001cea <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f003 0304 	and.w	r3, r3, #4
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d008      	beq.n	8001c9a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c88:	4b1b      	ldr	r3, [pc, #108]	; (8001cf8 <HAL_RCC_ClockConfig+0x1b4>)
 8001c8a:	689b      	ldr	r3, [r3, #8]
 8001c8c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	4918      	ldr	r1, [pc, #96]	; (8001cf8 <HAL_RCC_ClockConfig+0x1b4>)
 8001c96:	4313      	orrs	r3, r2
 8001c98:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f003 0308 	and.w	r3, r3, #8
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d009      	beq.n	8001cba <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ca6:	4b14      	ldr	r3, [pc, #80]	; (8001cf8 <HAL_RCC_ClockConfig+0x1b4>)
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	691b      	ldr	r3, [r3, #16]
 8001cb2:	00db      	lsls	r3, r3, #3
 8001cb4:	4910      	ldr	r1, [pc, #64]	; (8001cf8 <HAL_RCC_ClockConfig+0x1b4>)
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001cba:	f000 f825 	bl	8001d08 <HAL_RCC_GetSysClockFreq>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	4b0d      	ldr	r3, [pc, #52]	; (8001cf8 <HAL_RCC_ClockConfig+0x1b4>)
 8001cc2:	689b      	ldr	r3, [r3, #8]
 8001cc4:	091b      	lsrs	r3, r3, #4
 8001cc6:	f003 030f 	and.w	r3, r3, #15
 8001cca:	490c      	ldr	r1, [pc, #48]	; (8001cfc <HAL_RCC_ClockConfig+0x1b8>)
 8001ccc:	5ccb      	ldrb	r3, [r1, r3]
 8001cce:	f003 031f 	and.w	r3, r3, #31
 8001cd2:	fa22 f303 	lsr.w	r3, r2, r3
 8001cd6:	4a0a      	ldr	r2, [pc, #40]	; (8001d00 <HAL_RCC_ClockConfig+0x1bc>)
 8001cd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001cda:	4b0a      	ldr	r3, [pc, #40]	; (8001d04 <HAL_RCC_ClockConfig+0x1c0>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7fe ff76 	bl	8000bd0 <HAL_InitTick>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	72fb      	strb	r3, [r7, #11]

  return status;
 8001ce8:	7afb      	ldrb	r3, [r7, #11]
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3710      	adds	r7, #16
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	40022000 	.word	0x40022000
 8001cf8:	40021000 	.word	0x40021000
 8001cfc:	08003b18 	.word	0x08003b18
 8001d00:	20000000 	.word	0x20000000
 8001d04:	20000004 	.word	0x20000004

08001d08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b089      	sub	sp, #36	; 0x24
 8001d0c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	61fb      	str	r3, [r7, #28]
 8001d12:	2300      	movs	r3, #0
 8001d14:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d16:	4b3e      	ldr	r3, [pc, #248]	; (8001e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	f003 030c 	and.w	r3, r3, #12
 8001d1e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d20:	4b3b      	ldr	r3, [pc, #236]	; (8001e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d22:	68db      	ldr	r3, [r3, #12]
 8001d24:	f003 0303 	and.w	r3, r3, #3
 8001d28:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d005      	beq.n	8001d3c <HAL_RCC_GetSysClockFreq+0x34>
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	2b0c      	cmp	r3, #12
 8001d34:	d121      	bne.n	8001d7a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	d11e      	bne.n	8001d7a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001d3c:	4b34      	ldr	r3, [pc, #208]	; (8001e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f003 0308 	and.w	r3, r3, #8
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d107      	bne.n	8001d58 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001d48:	4b31      	ldr	r3, [pc, #196]	; (8001e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d4e:	0a1b      	lsrs	r3, r3, #8
 8001d50:	f003 030f 	and.w	r3, r3, #15
 8001d54:	61fb      	str	r3, [r7, #28]
 8001d56:	e005      	b.n	8001d64 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001d58:	4b2d      	ldr	r3, [pc, #180]	; (8001e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	091b      	lsrs	r3, r3, #4
 8001d5e:	f003 030f 	and.w	r3, r3, #15
 8001d62:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001d64:	4a2b      	ldr	r2, [pc, #172]	; (8001e14 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d6c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d10d      	bne.n	8001d90 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001d74:	69fb      	ldr	r3, [r7, #28]
 8001d76:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d78:	e00a      	b.n	8001d90 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	2b04      	cmp	r3, #4
 8001d7e:	d102      	bne.n	8001d86 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001d80:	4b25      	ldr	r3, [pc, #148]	; (8001e18 <HAL_RCC_GetSysClockFreq+0x110>)
 8001d82:	61bb      	str	r3, [r7, #24]
 8001d84:	e004      	b.n	8001d90 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	2b08      	cmp	r3, #8
 8001d8a:	d101      	bne.n	8001d90 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001d8c:	4b23      	ldr	r3, [pc, #140]	; (8001e1c <HAL_RCC_GetSysClockFreq+0x114>)
 8001d8e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	2b0c      	cmp	r3, #12
 8001d94:	d134      	bne.n	8001e00 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001d96:	4b1e      	ldr	r3, [pc, #120]	; (8001e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d98:	68db      	ldr	r3, [r3, #12]
 8001d9a:	f003 0303 	and.w	r3, r3, #3
 8001d9e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	2b02      	cmp	r3, #2
 8001da4:	d003      	beq.n	8001dae <HAL_RCC_GetSysClockFreq+0xa6>
 8001da6:	68bb      	ldr	r3, [r7, #8]
 8001da8:	2b03      	cmp	r3, #3
 8001daa:	d003      	beq.n	8001db4 <HAL_RCC_GetSysClockFreq+0xac>
 8001dac:	e005      	b.n	8001dba <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001dae:	4b1a      	ldr	r3, [pc, #104]	; (8001e18 <HAL_RCC_GetSysClockFreq+0x110>)
 8001db0:	617b      	str	r3, [r7, #20]
      break;
 8001db2:	e005      	b.n	8001dc0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001db4:	4b19      	ldr	r3, [pc, #100]	; (8001e1c <HAL_RCC_GetSysClockFreq+0x114>)
 8001db6:	617b      	str	r3, [r7, #20]
      break;
 8001db8:	e002      	b.n	8001dc0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	617b      	str	r3, [r7, #20]
      break;
 8001dbe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001dc0:	4b13      	ldr	r3, [pc, #76]	; (8001e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8001dc2:	68db      	ldr	r3, [r3, #12]
 8001dc4:	091b      	lsrs	r3, r3, #4
 8001dc6:	f003 0307 	and.w	r3, r3, #7
 8001dca:	3301      	adds	r3, #1
 8001dcc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001dce:	4b10      	ldr	r3, [pc, #64]	; (8001e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8001dd0:	68db      	ldr	r3, [r3, #12]
 8001dd2:	0a1b      	lsrs	r3, r3, #8
 8001dd4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001dd8:	697a      	ldr	r2, [r7, #20]
 8001dda:	fb02 f203 	mul.w	r2, r2, r3
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001de4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001de6:	4b0a      	ldr	r3, [pc, #40]	; (8001e10 <HAL_RCC_GetSysClockFreq+0x108>)
 8001de8:	68db      	ldr	r3, [r3, #12]
 8001dea:	0e5b      	lsrs	r3, r3, #25
 8001dec:	f003 0303 	and.w	r3, r3, #3
 8001df0:	3301      	adds	r3, #1
 8001df2:	005b      	lsls	r3, r3, #1
 8001df4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001df6:	697a      	ldr	r2, [r7, #20]
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dfe:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001e00:	69bb      	ldr	r3, [r7, #24]
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3724      	adds	r7, #36	; 0x24
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr
 8001e0e:	bf00      	nop
 8001e10:	40021000 	.word	0x40021000
 8001e14:	08003b30 	.word	0x08003b30
 8001e18:	00f42400 	.word	0x00f42400
 8001e1c:	007a1200 	.word	0x007a1200

08001e20 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e24:	4b03      	ldr	r3, [pc, #12]	; (8001e34 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e26:	681b      	ldr	r3, [r3, #0]
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop
 8001e34:	20000000 	.word	0x20000000

08001e38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001e3c:	f7ff fff0 	bl	8001e20 <HAL_RCC_GetHCLKFreq>
 8001e40:	4602      	mov	r2, r0
 8001e42:	4b06      	ldr	r3, [pc, #24]	; (8001e5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e44:	689b      	ldr	r3, [r3, #8]
 8001e46:	0a1b      	lsrs	r3, r3, #8
 8001e48:	f003 0307 	and.w	r3, r3, #7
 8001e4c:	4904      	ldr	r1, [pc, #16]	; (8001e60 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e4e:	5ccb      	ldrb	r3, [r1, r3]
 8001e50:	f003 031f 	and.w	r3, r3, #31
 8001e54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	40021000 	.word	0x40021000
 8001e60:	08003b28 	.word	0x08003b28

08001e64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001e68:	f7ff ffda 	bl	8001e20 <HAL_RCC_GetHCLKFreq>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	4b06      	ldr	r3, [pc, #24]	; (8001e88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	0adb      	lsrs	r3, r3, #11
 8001e74:	f003 0307 	and.w	r3, r3, #7
 8001e78:	4904      	ldr	r1, [pc, #16]	; (8001e8c <HAL_RCC_GetPCLK2Freq+0x28>)
 8001e7a:	5ccb      	ldrb	r3, [r1, r3]
 8001e7c:	f003 031f 	and.w	r3, r3, #31
 8001e80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	40021000 	.word	0x40021000
 8001e8c:	08003b28 	.word	0x08003b28

08001e90 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b086      	sub	sp, #24
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001e98:	2300      	movs	r3, #0
 8001e9a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001e9c:	4b2a      	ldr	r3, [pc, #168]	; (8001f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ea0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d003      	beq.n	8001eb0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001ea8:	f7ff f982 	bl	80011b0 <HAL_PWREx_GetVoltageRange>
 8001eac:	6178      	str	r0, [r7, #20]
 8001eae:	e014      	b.n	8001eda <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001eb0:	4b25      	ldr	r3, [pc, #148]	; (8001f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001eb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eb4:	4a24      	ldr	r2, [pc, #144]	; (8001f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001eb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001eba:	6593      	str	r3, [r2, #88]	; 0x58
 8001ebc:	4b22      	ldr	r3, [pc, #136]	; (8001f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ebe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ec0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ec4:	60fb      	str	r3, [r7, #12]
 8001ec6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001ec8:	f7ff f972 	bl	80011b0 <HAL_PWREx_GetVoltageRange>
 8001ecc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001ece:	4b1e      	ldr	r3, [pc, #120]	; (8001f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ed0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ed2:	4a1d      	ldr	r2, [pc, #116]	; (8001f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ed4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ed8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ee0:	d10b      	bne.n	8001efa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2b80      	cmp	r3, #128	; 0x80
 8001ee6:	d919      	bls.n	8001f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2ba0      	cmp	r3, #160	; 0xa0
 8001eec:	d902      	bls.n	8001ef4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001eee:	2302      	movs	r3, #2
 8001ef0:	613b      	str	r3, [r7, #16]
 8001ef2:	e013      	b.n	8001f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	613b      	str	r3, [r7, #16]
 8001ef8:	e010      	b.n	8001f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2b80      	cmp	r3, #128	; 0x80
 8001efe:	d902      	bls.n	8001f06 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001f00:	2303      	movs	r3, #3
 8001f02:	613b      	str	r3, [r7, #16]
 8001f04:	e00a      	b.n	8001f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2b80      	cmp	r3, #128	; 0x80
 8001f0a:	d102      	bne.n	8001f12 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001f0c:	2302      	movs	r3, #2
 8001f0e:	613b      	str	r3, [r7, #16]
 8001f10:	e004      	b.n	8001f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2b70      	cmp	r3, #112	; 0x70
 8001f16:	d101      	bne.n	8001f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f18:	2301      	movs	r3, #1
 8001f1a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001f1c:	4b0b      	ldr	r3, [pc, #44]	; (8001f4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f023 0207 	bic.w	r2, r3, #7
 8001f24:	4909      	ldr	r1, [pc, #36]	; (8001f4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001f2c:	4b07      	ldr	r3, [pc, #28]	; (8001f4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 0307 	and.w	r3, r3, #7
 8001f34:	693a      	ldr	r2, [r7, #16]
 8001f36:	429a      	cmp	r2, r3
 8001f38:	d001      	beq.n	8001f3e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e000      	b.n	8001f40 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001f3e:	2300      	movs	r3, #0
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	3718      	adds	r7, #24
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	40021000 	.word	0x40021000
 8001f4c:	40022000 	.word	0x40022000

08001f50 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b086      	sub	sp, #24
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001f58:	2300      	movs	r3, #0
 8001f5a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	f000 809e 	beq.w	80020aa <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001f72:	4b46      	ldr	r3, [pc, #280]	; (800208c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8001f74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d101      	bne.n	8001f82 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e000      	b.n	8001f84 <HAL_RCCEx_PeriphCLKConfig+0x34>
 8001f82:	2300      	movs	r3, #0
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d00d      	beq.n	8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f88:	4b40      	ldr	r3, [pc, #256]	; (800208c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8001f8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f8c:	4a3f      	ldr	r2, [pc, #252]	; (800208c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8001f8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f92:	6593      	str	r3, [r2, #88]	; 0x58
 8001f94:	4b3d      	ldr	r3, [pc, #244]	; (800208c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8001f96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f9c:	60bb      	str	r3, [r7, #8]
 8001f9e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001fa4:	4b3a      	ldr	r3, [pc, #232]	; (8002090 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a39      	ldr	r2, [pc, #228]	; (8002090 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8001faa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fae:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001fb0:	f7fe fe5e 	bl	8000c70 <HAL_GetTick>
 8001fb4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001fb6:	e009      	b.n	8001fcc <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fb8:	f7fe fe5a 	bl	8000c70 <HAL_GetTick>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	2b02      	cmp	r3, #2
 8001fc4:	d902      	bls.n	8001fcc <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	74fb      	strb	r3, [r7, #19]
        break;
 8001fca:	e005      	b.n	8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001fcc:	4b30      	ldr	r3, [pc, #192]	; (8002090 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d0ef      	beq.n	8001fb8 <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 8001fd8:	7cfb      	ldrb	r3, [r7, #19]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d15a      	bne.n	8002094 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001fde:	4b2b      	ldr	r3, [pc, #172]	; (800208c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8001fe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fe4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fe8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d01e      	beq.n	800202e <HAL_RCCEx_PeriphCLKConfig+0xde>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff4:	697a      	ldr	r2, [r7, #20]
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	d019      	beq.n	800202e <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001ffa:	4b24      	ldr	r3, [pc, #144]	; (800208c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8001ffc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002000:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002004:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002006:	4b21      	ldr	r3, [pc, #132]	; (800208c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002008:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800200c:	4a1f      	ldr	r2, [pc, #124]	; (800208c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800200e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002012:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002016:	4b1d      	ldr	r3, [pc, #116]	; (800208c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002018:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800201c:	4a1b      	ldr	r2, [pc, #108]	; (800208c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800201e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002022:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002026:	4a19      	ldr	r2, [pc, #100]	; (800208c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	f003 0301 	and.w	r3, r3, #1
 8002034:	2b00      	cmp	r3, #0
 8002036:	d016      	beq.n	8002066 <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002038:	f7fe fe1a 	bl	8000c70 <HAL_GetTick>
 800203c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800203e:	e00b      	b.n	8002058 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002040:	f7fe fe16 	bl	8000c70 <HAL_GetTick>
 8002044:	4602      	mov	r2, r0
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	1ad3      	subs	r3, r2, r3
 800204a:	f241 3288 	movw	r2, #5000	; 0x1388
 800204e:	4293      	cmp	r3, r2
 8002050:	d902      	bls.n	8002058 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 8002052:	2303      	movs	r3, #3
 8002054:	74fb      	strb	r3, [r7, #19]
            break;
 8002056:	e006      	b.n	8002066 <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002058:	4b0c      	ldr	r3, [pc, #48]	; (800208c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800205a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800205e:	f003 0302 	and.w	r3, r3, #2
 8002062:	2b00      	cmp	r3, #0
 8002064:	d0ec      	beq.n	8002040 <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 8002066:	7cfb      	ldrb	r3, [r7, #19]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d10b      	bne.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800206c:	4b07      	ldr	r3, [pc, #28]	; (800208c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800206e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002072:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207a:	4904      	ldr	r1, [pc, #16]	; (800208c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800207c:	4313      	orrs	r3, r2
 800207e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002082:	e009      	b.n	8002098 <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002084:	7cfb      	ldrb	r3, [r7, #19]
 8002086:	74bb      	strb	r3, [r7, #18]
 8002088:	e006      	b.n	8002098 <HAL_RCCEx_PeriphCLKConfig+0x148>
 800208a:	bf00      	nop
 800208c:	40021000 	.word	0x40021000
 8002090:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002094:	7cfb      	ldrb	r3, [r7, #19]
 8002096:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002098:	7c7b      	ldrb	r3, [r7, #17]
 800209a:	2b01      	cmp	r3, #1
 800209c:	d105      	bne.n	80020aa <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800209e:	4b6e      	ldr	r3, [pc, #440]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80020a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020a2:	4a6d      	ldr	r2, [pc, #436]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80020a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020a8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f003 0301 	and.w	r3, r3, #1
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d00a      	beq.n	80020cc <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80020b6:	4b68      	ldr	r3, [pc, #416]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80020b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020bc:	f023 0203 	bic.w	r2, r3, #3
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	4964      	ldr	r1, [pc, #400]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80020c6:	4313      	orrs	r3, r2
 80020c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f003 0302 	and.w	r3, r3, #2
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d00a      	beq.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80020d8:	4b5f      	ldr	r3, [pc, #380]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80020da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020de:	f023 020c 	bic.w	r2, r3, #12
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	495c      	ldr	r1, [pc, #368]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80020e8:	4313      	orrs	r3, r2
 80020ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 0304 	and.w	r3, r3, #4
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d00a      	beq.n	8002110 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80020fa:	4b57      	ldr	r3, [pc, #348]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80020fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002100:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	4953      	ldr	r1, [pc, #332]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800210a:	4313      	orrs	r3, r2
 800210c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f003 0320 	and.w	r3, r3, #32
 8002118:	2b00      	cmp	r3, #0
 800211a:	d00a      	beq.n	8002132 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800211c:	4b4e      	ldr	r3, [pc, #312]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800211e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002122:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	691b      	ldr	r3, [r3, #16]
 800212a:	494b      	ldr	r1, [pc, #300]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800212c:	4313      	orrs	r3, r2
 800212e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800213a:	2b00      	cmp	r3, #0
 800213c:	d00a      	beq.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800213e:	4b46      	ldr	r3, [pc, #280]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002140:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002144:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6a1b      	ldr	r3, [r3, #32]
 800214c:	4942      	ldr	r1, [pc, #264]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800214e:	4313      	orrs	r3, r2
 8002150:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800215c:	2b00      	cmp	r3, #0
 800215e:	d00a      	beq.n	8002176 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002160:	4b3d      	ldr	r3, [pc, #244]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002162:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002166:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800216e:	493a      	ldr	r1, [pc, #232]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002170:	4313      	orrs	r3, r2
 8002172:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800217e:	2b00      	cmp	r3, #0
 8002180:	d00a      	beq.n	8002198 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002182:	4b35      	ldr	r3, [pc, #212]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002184:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002188:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	695b      	ldr	r3, [r3, #20]
 8002190:	4931      	ldr	r1, [pc, #196]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002192:	4313      	orrs	r3, r2
 8002194:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d00a      	beq.n	80021ba <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80021a4:	4b2c      	ldr	r3, [pc, #176]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80021a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021aa:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	699b      	ldr	r3, [r3, #24]
 80021b2:	4929      	ldr	r1, [pc, #164]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80021b4:	4313      	orrs	r3, r2
 80021b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d00a      	beq.n	80021dc <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80021c6:	4b24      	ldr	r3, [pc, #144]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80021c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	69db      	ldr	r3, [r3, #28]
 80021d4:	4920      	ldr	r1, [pc, #128]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80021d6:	4313      	orrs	r3, r2
 80021d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d015      	beq.n	8002214 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80021e8:	4b1b      	ldr	r3, [pc, #108]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80021ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021ee:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021f6:	4918      	ldr	r1, [pc, #96]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80021f8:	4313      	orrs	r3, r2
 80021fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002202:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002206:	d105      	bne.n	8002214 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002208:	4b13      	ldr	r3, [pc, #76]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	4a12      	ldr	r2, [pc, #72]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800220e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002212:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800221c:	2b00      	cmp	r3, #0
 800221e:	d015      	beq.n	800224c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002220:	4b0d      	ldr	r3, [pc, #52]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002222:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002226:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800222e:	490a      	ldr	r1, [pc, #40]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002230:	4313      	orrs	r3, r2
 8002232:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800223a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800223e:	d105      	bne.n	800224c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002240:	4b05      	ldr	r3, [pc, #20]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002242:	68db      	ldr	r3, [r3, #12]
 8002244:	4a04      	ldr	r2, [pc, #16]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002246:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800224a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800224c:	7cbb      	ldrb	r3, [r7, #18]
}
 800224e:	4618      	mov	r0, r3
 8002250:	3718      	adds	r7, #24
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	40021000 	.word	0x40021000

0800225c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b084      	sub	sp, #16
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d073      	beq.n	8002356 <HAL_RTC_Init+0xfa>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8002274:	b2db      	uxtb	r3, r3
 8002276:	2b00      	cmp	r3, #0
 8002278:	d106      	bne.n	8002288 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2200      	movs	r2, #0
 800227e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f7fe fb6a 	bl	800095c <HAL_RTC_MspInit>
    }
#endif /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 800228e:	605a      	str	r2, [r3, #4]
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2202      	movs	r2, #2
 8002294:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	22ca      	movs	r2, #202	; 0xca
 800229e:	625a      	str	r2, [r3, #36]	; 0x24
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	2253      	movs	r2, #83	; 0x53
 80022a6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80022a8:	6878      	ldr	r0, [r7, #4]
 80022aa:	f000 fa4c 	bl	8002746 <RTC_EnterInitMode>
 80022ae:	4603      	mov	r3, r0
 80022b0:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80022b2:	7bfb      	ldrb	r3, [r7, #15]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d14e      	bne.n	8002356 <HAL_RTC_Init+0xfa>
    {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	699b      	ldr	r3, [r3, #24]
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	6812      	ldr	r2, [r2, #0]
 80022c2:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 80022c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80022ca:	6193      	str	r3, [r2, #24]
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	6999      	ldr	r1, [r3, #24]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	689a      	ldr	r2, [r3, #8]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	695b      	ldr	r3, [r3, #20]
 80022da:	431a      	orrs	r2, r3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	69db      	ldr	r3, [r3, #28]
 80022e0:	431a      	orrs	r2, r3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	430a      	orrs	r2, r1
 80022e8:	619a      	str	r2, [r3, #24]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	687a      	ldr	r2, [r7, #4]
 80022f0:	6912      	ldr	r2, [r2, #16]
 80022f2:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	6919      	ldr	r1, [r3, #16]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	68db      	ldr	r3, [r3, #12]
 80022fe:	041a      	lsls	r2, r3, #16
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	430a      	orrs	r2, r1
 8002306:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8002308:	6878      	ldr	r0, [r7, #4]
 800230a:	f000 fa53 	bl	80027b4 <RTC_ExitInitMode>
 800230e:	4603      	mov	r3, r0
 8002310:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8002312:	7bfb      	ldrb	r3, [r7, #15]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d11e      	bne.n	8002356 <HAL_RTC_Init+0xfa>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	699a      	ldr	r2, [r3, #24]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 8002326:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	6999      	ldr	r1, [r3, #24]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6a1b      	ldr	r3, [r3, #32]
 8002336:	431a      	orrs	r2, r3
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	699b      	ldr	r3, [r3, #24]
 800233c:	431a      	orrs	r2, r3
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	430a      	orrs	r2, r1
 8002344:	619a      	str	r2, [r3, #24]
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	22ff      	movs	r2, #255	; 0xff
 800234c:	625a      	str	r2, [r3, #36]	; 0x24

          hrtc->State = HAL_RTC_STATE_READY;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2201      	movs	r2, #1
 8002352:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
      }
    }
  }

  return status;
 8002356:	7bfb      	ldrb	r3, [r7, #15]
}
 8002358:	4618      	mov	r0, r3
 800235a:	3710      	adds	r7, #16
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}

08002360 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002360:	b590      	push	{r4, r7, lr}
 8002362:	b087      	sub	sp, #28
 8002364:	af00      	add	r7, sp, #0
 8002366:	60f8      	str	r0, [r7, #12]
 8002368:	60b9      	str	r1, [r7, #8]
 800236a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002372:	2b01      	cmp	r3, #1
 8002374:	d101      	bne.n	800237a <HAL_RTC_SetTime+0x1a>
 8002376:	2302      	movs	r3, #2
 8002378:	e08b      	b.n	8002492 <HAL_RTC_SetTime+0x132>
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2201      	movs	r2, #1
 800237e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	2202      	movs	r2, #2
 8002386:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	22ca      	movs	r2, #202	; 0xca
 8002390:	625a      	str	r2, [r3, #36]	; 0x24
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	2253      	movs	r2, #83	; 0x53
 8002398:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800239a:	68f8      	ldr	r0, [r7, #12]
 800239c:	f000 f9d3 	bl	8002746 <RTC_EnterInitMode>
 80023a0:	4603      	mov	r3, r0
 80023a2:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80023a4:	7cfb      	ldrb	r3, [r7, #19]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d163      	bne.n	8002472 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d126      	bne.n	80023fe <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	699b      	ldr	r3, [r3, #24]
 80023b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d102      	bne.n	80023c4 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	2200      	movs	r2, #0
 80023c2:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	4618      	mov	r0, r3
 80023ca:	f000 fa31 	bl	8002830 <RTC_ByteToBcd2>
 80023ce:	4603      	mov	r3, r0
 80023d0:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	785b      	ldrb	r3, [r3, #1]
 80023d6:	4618      	mov	r0, r3
 80023d8:	f000 fa2a 	bl	8002830 <RTC_ByteToBcd2>
 80023dc:	4603      	mov	r3, r0
 80023de:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80023e0:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	789b      	ldrb	r3, [r3, #2]
 80023e6:	4618      	mov	r0, r3
 80023e8:	f000 fa22 	bl	8002830 <RTC_ByteToBcd2>
 80023ec:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80023ee:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	78db      	ldrb	r3, [r3, #3]
 80023f6:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80023f8:	4313      	orrs	r3, r2
 80023fa:	617b      	str	r3, [r7, #20]
 80023fc:	e018      	b.n	8002430 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	699b      	ldr	r3, [r3, #24]
 8002404:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002408:	2b00      	cmp	r3, #0
 800240a:	d102      	bne.n	8002412 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	2200      	movs	r2, #0
 8002410:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	785b      	ldrb	r3, [r3, #1]
 800241c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800241e:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8002420:	68ba      	ldr	r2, [r7, #8]
 8002422:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002424:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	78db      	ldrb	r3, [r3, #3]
 800242a:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800242c:	4313      	orrs	r3, r2
 800242e:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	681a      	ldr	r2, [r3, #0]
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800243a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800243e:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	699a      	ldr	r2, [r3, #24]
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800244e:	619a      	str	r2, [r3, #24]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	6999      	ldr	r1, [r3, #24]
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	68da      	ldr	r2, [r3, #12]
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	691b      	ldr	r3, [r3, #16]
 800245e:	431a      	orrs	r2, r3
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	430a      	orrs	r2, r1
 8002466:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002468:	68f8      	ldr	r0, [r7, #12]
 800246a:	f000 f9a3 	bl	80027b4 <RTC_ExitInitMode>
 800246e:	4603      	mov	r3, r0
 8002470:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	22ff      	movs	r2, #255	; 0xff
 8002478:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800247a:	7cfb      	ldrb	r3, [r7, #19]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d103      	bne.n	8002488 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	2201      	movs	r2, #1
 8002484:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	2200      	movs	r2, #0
 800248c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return status;
 8002490:	7cfb      	ldrb	r3, [r7, #19]
}
 8002492:	4618      	mov	r0, r3
 8002494:	371c      	adds	r7, #28
 8002496:	46bd      	mov	sp, r7
 8002498:	bd90      	pop	{r4, r7, pc}

0800249a <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800249a:	b580      	push	{r7, lr}
 800249c:	b086      	sub	sp, #24
 800249e:	af00      	add	r7, sp, #0
 80024a0:	60f8      	str	r0, [r7, #12]
 80024a2:	60b9      	str	r1, [r7, #8]
 80024a4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	689a      	ldr	r2, [r3, #8]
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	691b      	ldr	r3, [r3, #16]
 80024b6:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80024c8:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80024cc:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	0c1b      	lsrs	r3, r3, #16
 80024d2:	b2db      	uxtb	r3, r3
 80024d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80024d8:	b2da      	uxtb	r2, r3
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	0a1b      	lsrs	r3, r3, #8
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80024e8:	b2da      	uxtb	r2, r3
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80024f6:	b2da      	uxtb	r2, r3
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	0d9b      	lsrs	r3, r3, #22
 8002500:	b2db      	uxtb	r3, r3
 8002502:	f003 0301 	and.w	r3, r3, #1
 8002506:	b2da      	uxtb	r2, r3
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d11a      	bne.n	8002548 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	4618      	mov	r0, r3
 8002518:	f000 f9aa 	bl	8002870 <RTC_Bcd2ToByte>
 800251c:	4603      	mov	r3, r0
 800251e:	461a      	mov	r2, r3
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	785b      	ldrb	r3, [r3, #1]
 8002528:	4618      	mov	r0, r3
 800252a:	f000 f9a1 	bl	8002870 <RTC_Bcd2ToByte>
 800252e:	4603      	mov	r3, r0
 8002530:	461a      	mov	r2, r3
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	789b      	ldrb	r3, [r3, #2]
 800253a:	4618      	mov	r0, r3
 800253c:	f000 f998 	bl	8002870 <RTC_Bcd2ToByte>
 8002540:	4603      	mov	r3, r0
 8002542:	461a      	mov	r2, r3
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8002548:	2300      	movs	r3, #0
}
 800254a:	4618      	mov	r0, r3
 800254c:	3718      	adds	r7, #24
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}

08002552 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002552:	b590      	push	{r4, r7, lr}
 8002554:	b087      	sub	sp, #28
 8002556:	af00      	add	r7, sp, #0
 8002558:	60f8      	str	r0, [r7, #12]
 800255a:	60b9      	str	r1, [r7, #8]
 800255c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002564:	2b01      	cmp	r3, #1
 8002566:	d101      	bne.n	800256c <HAL_RTC_SetDate+0x1a>
 8002568:	2302      	movs	r3, #2
 800256a:	e075      	b.n	8002658 <HAL_RTC_SetDate+0x106>
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	2201      	movs	r2, #1
 8002570:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2202      	movs	r2, #2
 8002578:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d10e      	bne.n	80025a0 <HAL_RTC_SetDate+0x4e>
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	785b      	ldrb	r3, [r3, #1]
 8002586:	f003 0310 	and.w	r3, r3, #16
 800258a:	2b00      	cmp	r3, #0
 800258c:	d008      	beq.n	80025a0 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	785b      	ldrb	r3, [r3, #1]
 8002592:	f023 0310 	bic.w	r3, r3, #16
 8002596:	b2db      	uxtb	r3, r3
 8002598:	330a      	adds	r3, #10
 800259a:	b2da      	uxtb	r2, r3
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d11c      	bne.n	80025e0 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	78db      	ldrb	r3, [r3, #3]
 80025aa:	4618      	mov	r0, r3
 80025ac:	f000 f940 	bl	8002830 <RTC_ByteToBcd2>
 80025b0:	4603      	mov	r3, r0
 80025b2:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	785b      	ldrb	r3, [r3, #1]
 80025b8:	4618      	mov	r0, r3
 80025ba:	f000 f939 	bl	8002830 <RTC_ByteToBcd2>
 80025be:	4603      	mov	r3, r0
 80025c0:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80025c2:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	789b      	ldrb	r3, [r3, #2]
 80025c8:	4618      	mov	r0, r3
 80025ca:	f000 f931 	bl	8002830 <RTC_ByteToBcd2>
 80025ce:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80025d0:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80025da:	4313      	orrs	r3, r2
 80025dc:	617b      	str	r3, [r7, #20]
 80025de:	e00e      	b.n	80025fe <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	78db      	ldrb	r3, [r3, #3]
 80025e4:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	785b      	ldrb	r3, [r3, #1]
 80025ea:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80025ec:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 80025ee:	68ba      	ldr	r2, [r7, #8]
 80025f0:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80025f2:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	781b      	ldrb	r3, [r3, #0]
 80025f8:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80025fa:	4313      	orrs	r3, r2
 80025fc:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	22ca      	movs	r2, #202	; 0xca
 8002604:	625a      	str	r2, [r3, #36]	; 0x24
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	2253      	movs	r2, #83	; 0x53
 800260c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800260e:	68f8      	ldr	r0, [r7, #12]
 8002610:	f000 f899 	bl	8002746 <RTC_EnterInitMode>
 8002614:	4603      	mov	r3, r0
 8002616:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8002618:	7cfb      	ldrb	r3, [r7, #19]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d10c      	bne.n	8002638 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002628:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800262c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800262e:	68f8      	ldr	r0, [r7, #12]
 8002630:	f000 f8c0 	bl	80027b4 <RTC_ExitInitMode>
 8002634:	4603      	mov	r3, r0
 8002636:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	22ff      	movs	r2, #255	; 0xff
 800263e:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8002640:	7cfb      	ldrb	r3, [r7, #19]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d103      	bne.n	800264e <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	2201      	movs	r2, #1
 800264a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	2200      	movs	r2, #0
 8002652:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return status;
 8002656:	7cfb      	ldrb	r3, [r7, #19]
}
 8002658:	4618      	mov	r0, r3
 800265a:	371c      	adds	r7, #28
 800265c:	46bd      	mov	sp, r7
 800265e:	bd90      	pop	{r4, r7, pc}

08002660 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b086      	sub	sp, #24
 8002664:	af00      	add	r7, sp, #0
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	60b9      	str	r1, [r7, #8]
 800266a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002676:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800267a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	0c1b      	lsrs	r3, r3, #16
 8002680:	b2da      	uxtb	r2, r3
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	0a1b      	lsrs	r3, r3, #8
 800268a:	b2db      	uxtb	r3, r3
 800268c:	f003 031f 	and.w	r3, r3, #31
 8002690:	b2da      	uxtb	r2, r3
 8002692:	68bb      	ldr	r3, [r7, #8]
 8002694:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	b2db      	uxtb	r3, r3
 800269a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800269e:	b2da      	uxtb	r2, r3
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	0b5b      	lsrs	r3, r3, #13
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	f003 0307 	and.w	r3, r3, #7
 80026ae:	b2da      	uxtb	r2, r3
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d11a      	bne.n	80026f0 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	78db      	ldrb	r3, [r3, #3]
 80026be:	4618      	mov	r0, r3
 80026c0:	f000 f8d6 	bl	8002870 <RTC_Bcd2ToByte>
 80026c4:	4603      	mov	r3, r0
 80026c6:	461a      	mov	r2, r3
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	785b      	ldrb	r3, [r3, #1]
 80026d0:	4618      	mov	r0, r3
 80026d2:	f000 f8cd 	bl	8002870 <RTC_Bcd2ToByte>
 80026d6:	4603      	mov	r3, r0
 80026d8:	461a      	mov	r2, r3
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	789b      	ldrb	r3, [r3, #2]
 80026e2:	4618      	mov	r0, r3
 80026e4:	f000 f8c4 	bl	8002870 <RTC_Bcd2ToByte>
 80026e8:	4603      	mov	r3, r0
 80026ea:	461a      	mov	r2, r3
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80026f0:	2300      	movs	r3, #0
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3718      	adds	r7, #24
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b084      	sub	sp, #16
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	68da      	ldr	r2, [r3, #12]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002710:	60da      	str	r2, [r3, #12]
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
#endif

  tickstart = HAL_GetTick();
 8002712:	f7fe faad 	bl	8000c70 <HAL_GetTick>
 8002716:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8002718:	e009      	b.n	800272e <HAL_RTC_WaitForSynchro+0x34>
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800271a:	f7fe faa9 	bl	8000c70 <HAL_GetTick>
 800271e:	4602      	mov	r2, r0
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	1ad3      	subs	r3, r2, r3
 8002724:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002728:	d901      	bls.n	800272e <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800272a:	2303      	movs	r3, #3
 800272c:	e007      	b.n	800273e <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	f003 0320 	and.w	r3, r3, #32
 8002738:	2b00      	cmp	r3, #0
 800273a:	d0ee      	beq.n	800271a <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800273c:	2300      	movs	r3, #0
}
 800273e:	4618      	mov	r0, r3
 8002740:	3710      	adds	r7, #16
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}

08002746 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002746:	b580      	push	{r7, lr}
 8002748:	b084      	sub	sp, #16
 800274a:	af00      	add	r7, sp, #0
 800274c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800274e:	2300      	movs	r3, #0
 8002750:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  if ((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	68db      	ldr	r3, [r3, #12]
 8002758:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800275c:	2b00      	cmp	r3, #0
 800275e:	d123      	bne.n	80027a8 <RTC_EnterInitMode+0x62>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	68da      	ldr	r2, [r3, #12]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800276e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8002770:	f7fe fa7e 	bl	8000c70 <HAL_GetTick>
 8002774:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8002776:	e00d      	b.n	8002794 <RTC_EnterInitMode+0x4e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8002778:	f7fe fa7a 	bl	8000c70 <HAL_GetTick>
 800277c:	4602      	mov	r2, r0
 800277e:	68bb      	ldr	r3, [r7, #8]
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002786:	d905      	bls.n	8002794 <RTC_EnterInitMode+0x4e>
      {
        status = HAL_TIMEOUT;
 8002788:	2303      	movs	r3, #3
 800278a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2203      	movs	r2, #3
 8002790:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	68db      	ldr	r3, [r3, #12]
 800279a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d102      	bne.n	80027a8 <RTC_EnterInitMode+0x62>
 80027a2:	7bfb      	ldrb	r3, [r7, #15]
 80027a4:	2b03      	cmp	r3, #3
 80027a6:	d1e7      	bne.n	8002778 <RTC_EnterInitMode+0x32>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 80027a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3710      	adds	r7, #16
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}
	...

080027b4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b084      	sub	sp, #16
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027bc:	2300      	movs	r3, #0
 80027be:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80027c0:	4b1a      	ldr	r3, [pc, #104]	; (800282c <RTC_ExitInitMode+0x78>)
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	4a19      	ldr	r2, [pc, #100]	; (800282c <RTC_ExitInitMode+0x78>)
 80027c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80027ca:	60d3      	str	r3, [r2, #12]
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80027cc:	4b17      	ldr	r3, [pc, #92]	; (800282c <RTC_ExitInitMode+0x78>)
 80027ce:	699b      	ldr	r3, [r3, #24]
 80027d0:	f003 0320 	and.w	r3, r3, #32
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d10c      	bne.n	80027f2 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80027d8:	6878      	ldr	r0, [r7, #4]
 80027da:	f7ff ff8e 	bl	80026fa <HAL_RTC_WaitForSynchro>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d01e      	beq.n	8002822 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2203      	movs	r2, #3
 80027e8:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
      status = HAL_TIMEOUT;
 80027ec:	2303      	movs	r3, #3
 80027ee:	73fb      	strb	r3, [r7, #15]
 80027f0:	e017      	b.n	8002822 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80027f2:	4b0e      	ldr	r3, [pc, #56]	; (800282c <RTC_ExitInitMode+0x78>)
 80027f4:	699b      	ldr	r3, [r3, #24]
 80027f6:	4a0d      	ldr	r2, [pc, #52]	; (800282c <RTC_ExitInitMode+0x78>)
 80027f8:	f023 0320 	bic.w	r3, r3, #32
 80027fc:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80027fe:	6878      	ldr	r0, [r7, #4]
 8002800:	f7ff ff7b 	bl	80026fa <HAL_RTC_WaitForSynchro>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d005      	beq.n	8002816 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2203      	movs	r2, #3
 800280e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
      status = HAL_TIMEOUT;
 8002812:	2303      	movs	r3, #3
 8002814:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002816:	4b05      	ldr	r3, [pc, #20]	; (800282c <RTC_ExitInitMode+0x78>)
 8002818:	699b      	ldr	r3, [r3, #24]
 800281a:	4a04      	ldr	r2, [pc, #16]	; (800282c <RTC_ExitInitMode+0x78>)
 800281c:	f043 0320 	orr.w	r3, r3, #32
 8002820:	6193      	str	r3, [r2, #24]
  }

  return status;
 8002822:	7bfb      	ldrb	r3, [r7, #15]
}
 8002824:	4618      	mov	r0, r3
 8002826:	3710      	adds	r7, #16
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}
 800282c:	40002800 	.word	0x40002800

08002830 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8002830:	b480      	push	{r7}
 8002832:	b085      	sub	sp, #20
 8002834:	af00      	add	r7, sp, #0
 8002836:	4603      	mov	r3, r0
 8002838:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800283a:	2300      	movs	r3, #0
 800283c:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 800283e:	79fb      	ldrb	r3, [r7, #7]
 8002840:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8002842:	e005      	b.n	8002850 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	3301      	adds	r3, #1
 8002848:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 800284a:	7afb      	ldrb	r3, [r7, #11]
 800284c:	3b0a      	subs	r3, #10
 800284e:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8002850:	7afb      	ldrb	r3, [r7, #11]
 8002852:	2b09      	cmp	r3, #9
 8002854:	d8f6      	bhi.n	8002844 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	b2db      	uxtb	r3, r3
 800285a:	011b      	lsls	r3, r3, #4
 800285c:	b2da      	uxtb	r2, r3
 800285e:	7afb      	ldrb	r3, [r7, #11]
 8002860:	4313      	orrs	r3, r2
 8002862:	b2db      	uxtb	r3, r3
}
 8002864:	4618      	mov	r0, r3
 8002866:	3714      	adds	r7, #20
 8002868:	46bd      	mov	sp, r7
 800286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286e:	4770      	bx	lr

08002870 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8002870:	b480      	push	{r7}
 8002872:	b085      	sub	sp, #20
 8002874:	af00      	add	r7, sp, #0
 8002876:	4603      	mov	r3, r0
 8002878:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800287a:	79fb      	ldrb	r3, [r7, #7]
 800287c:	091b      	lsrs	r3, r3, #4
 800287e:	b2db      	uxtb	r3, r3
 8002880:	461a      	mov	r2, r3
 8002882:	0092      	lsls	r2, r2, #2
 8002884:	4413      	add	r3, r2
 8002886:	005b      	lsls	r3, r3, #1
 8002888:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800288a:	79fb      	ldrb	r3, [r7, #7]
 800288c:	f003 030f 	and.w	r3, r3, #15
 8002890:	b2da      	uxtb	r2, r3
 8002892:	7bfb      	ldrb	r3, [r7, #15]
 8002894:	4413      	add	r3, r2
 8002896:	b2db      	uxtb	r3, r3
}
 8002898:	4618      	mov	r0, r3
 800289a:	3714      	adds	r7, #20
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr

080028a4 <HAL_RTCEx_SetTimeStamp>:
  *               The RTC TimeStamp Pin is per default PC13, but for reasons of
  *               compatibility, this parameter is required.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b087      	sub	sp, #28
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	60f8      	str	r0, [r7, #12]
 80028ac:	60b9      	str	r1, [r7, #8]
 80028ae:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning if no assert_param check */
  UNUSED(RTC_TimeStampPin);

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80028b6:	2b01      	cmp	r3, #1
 80028b8:	d101      	bne.n	80028be <HAL_RTCEx_SetTimeStamp+0x1a>
 80028ba:	2302      	movs	r3, #2
 80028bc:	e034      	b.n	8002928 <HAL_RTCEx_SetTimeStamp+0x84>
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2201      	movs	r2, #1
 80028c2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  hrtc->State = HAL_RTC_STATE_BUSY;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2202      	movs	r2, #2
 80028ca:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	699b      	ldr	r3, [r3, #24]
 80028d4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80028d8:	f023 0308 	bic.w	r3, r3, #8
 80028dc:	617b      	str	r3, [r7, #20]

  tmpreg |= TimeStampEdge;
 80028de:	697a      	ldr	r2, [r7, #20]
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	4313      	orrs	r3, r2
 80028e4:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	22ca      	movs	r2, #202	; 0xca
 80028ec:	625a      	str	r2, [r3, #36]	; 0x24
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	2253      	movs	r2, #83	; 0x53
 80028f4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Time Stamp TSEDGE and Enable bits */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	697a      	ldr	r2, [r7, #20]
 80028fc:	619a      	str	r2, [r3, #24]

  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	699a      	ldr	r2, [r3, #24]
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800290c:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	22ff      	movs	r2, #255	; 0xff
 8002914:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	2201      	movs	r2, #1
 800291a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	2200      	movs	r2, #0
 8002922:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return HAL_OK;
 8002926:	2300      	movs	r3, #0
}
 8002928:	4618      	mov	r0, r3
 800292a:	371c      	adds	r7, #28
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr

08002934 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b082      	sub	sp, #8
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d101      	bne.n	8002946 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e040      	b.n	80029c8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800294a:	2b00      	cmp	r3, #0
 800294c:	d106      	bne.n	800295c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2200      	movs	r2, #0
 8002952:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002956:	6878      	ldr	r0, [r7, #4]
 8002958:	f7fe f81c 	bl	8000994 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2224      	movs	r2, #36	; 0x24
 8002960:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f022 0201 	bic.w	r2, r2, #1
 8002970:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	f000 f8c0 	bl	8002af8 <UART_SetConfig>
 8002978:	4603      	mov	r3, r0
 800297a:	2b01      	cmp	r3, #1
 800297c:	d101      	bne.n	8002982 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	e022      	b.n	80029c8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002986:	2b00      	cmp	r3, #0
 8002988:	d002      	beq.n	8002990 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800298a:	6878      	ldr	r0, [r7, #4]
 800298c:	f000 fae8 	bl	8002f60 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	685a      	ldr	r2, [r3, #4]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800299e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	689a      	ldr	r2, [r3, #8]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80029ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f042 0201 	orr.w	r2, r2, #1
 80029be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80029c0:	6878      	ldr	r0, [r7, #4]
 80029c2:	f000 fb6f 	bl	80030a4 <UART_CheckIdleState>
 80029c6:	4603      	mov	r3, r0
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	3708      	adds	r7, #8
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}

080029d0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b08a      	sub	sp, #40	; 0x28
 80029d4:	af02      	add	r7, sp, #8
 80029d6:	60f8      	str	r0, [r7, #12]
 80029d8:	60b9      	str	r1, [r7, #8]
 80029da:	603b      	str	r3, [r7, #0]
 80029dc:	4613      	mov	r3, r2
 80029de:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80029e4:	2b20      	cmp	r3, #32
 80029e6:	f040 8082 	bne.w	8002aee <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d002      	beq.n	80029f6 <HAL_UART_Transmit+0x26>
 80029f0:	88fb      	ldrh	r3, [r7, #6]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d101      	bne.n	80029fa <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	e07a      	b.n	8002af0 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002a00:	2b01      	cmp	r3, #1
 8002a02:	d101      	bne.n	8002a08 <HAL_UART_Transmit+0x38>
 8002a04:	2302      	movs	r3, #2
 8002a06:	e073      	b.n	8002af0 <HAL_UART_Transmit+0x120>
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2200      	movs	r2, #0
 8002a14:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	2221      	movs	r2, #33	; 0x21
 8002a1c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a1e:	f7fe f927 	bl	8000c70 <HAL_GetTick>
 8002a22:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	88fa      	ldrh	r2, [r7, #6]
 8002a28:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	88fa      	ldrh	r2, [r7, #6]
 8002a30:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a3c:	d108      	bne.n	8002a50 <HAL_UART_Transmit+0x80>
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	691b      	ldr	r3, [r3, #16]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d104      	bne.n	8002a50 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8002a46:	2300      	movs	r3, #0
 8002a48:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	61bb      	str	r3, [r7, #24]
 8002a4e:	e003      	b.n	8002a58 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002a54:	2300      	movs	r3, #0
 8002a56:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8002a60:	e02d      	b.n	8002abe <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	9300      	str	r3, [sp, #0]
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	2180      	movs	r1, #128	; 0x80
 8002a6c:	68f8      	ldr	r0, [r7, #12]
 8002a6e:	f000 fb62 	bl	8003136 <UART_WaitOnFlagUntilTimeout>
 8002a72:	4603      	mov	r3, r0
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d001      	beq.n	8002a7c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8002a78:	2303      	movs	r3, #3
 8002a7a:	e039      	b.n	8002af0 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8002a7c:	69fb      	ldr	r3, [r7, #28]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d10b      	bne.n	8002a9a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002a82:	69bb      	ldr	r3, [r7, #24]
 8002a84:	881a      	ldrh	r2, [r3, #0]
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a8e:	b292      	uxth	r2, r2
 8002a90:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002a92:	69bb      	ldr	r3, [r7, #24]
 8002a94:	3302      	adds	r3, #2
 8002a96:	61bb      	str	r3, [r7, #24]
 8002a98:	e008      	b.n	8002aac <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002a9a:	69fb      	ldr	r3, [r7, #28]
 8002a9c:	781a      	ldrb	r2, [r3, #0]
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	b292      	uxth	r2, r2
 8002aa4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002ab2:	b29b      	uxth	r3, r3
 8002ab4:	3b01      	subs	r3, #1
 8002ab6:	b29a      	uxth	r2, r3
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002ac4:	b29b      	uxth	r3, r3
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d1cb      	bne.n	8002a62 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	9300      	str	r3, [sp, #0]
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	2140      	movs	r1, #64	; 0x40
 8002ad4:	68f8      	ldr	r0, [r7, #12]
 8002ad6:	f000 fb2e 	bl	8003136 <UART_WaitOnFlagUntilTimeout>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d001      	beq.n	8002ae4 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8002ae0:	2303      	movs	r3, #3
 8002ae2:	e005      	b.n	8002af0 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2220      	movs	r2, #32
 8002ae8:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8002aea:	2300      	movs	r3, #0
 8002aec:	e000      	b.n	8002af0 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8002aee:	2302      	movs	r3, #2
  }
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	3720      	adds	r7, #32
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}

08002af8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002af8:	b5b0      	push	{r4, r5, r7, lr}
 8002afa:	b088      	sub	sp, #32
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002b00:	2300      	movs	r3, #0
 8002b02:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	689a      	ldr	r2, [r3, #8]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	691b      	ldr	r3, [r3, #16]
 8002b0c:	431a      	orrs	r2, r3
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	695b      	ldr	r3, [r3, #20]
 8002b12:	431a      	orrs	r2, r3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	69db      	ldr	r3, [r3, #28]
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681a      	ldr	r2, [r3, #0]
 8002b22:	4baa      	ldr	r3, [pc, #680]	; (8002dcc <UART_SetConfig+0x2d4>)
 8002b24:	4013      	ands	r3, r2
 8002b26:	687a      	ldr	r2, [r7, #4]
 8002b28:	6812      	ldr	r2, [r2, #0]
 8002b2a:	69f9      	ldr	r1, [r7, #28]
 8002b2c:	430b      	orrs	r3, r1
 8002b2e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	68da      	ldr	r2, [r3, #12]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	430a      	orrs	r2, r1
 8002b44:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	699b      	ldr	r3, [r3, #24]
 8002b4a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a9f      	ldr	r2, [pc, #636]	; (8002dd0 <UART_SetConfig+0x2d8>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d004      	beq.n	8002b60 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6a1b      	ldr	r3, [r3, #32]
 8002b5a:	69fa      	ldr	r2, [r7, #28]
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	69fa      	ldr	r2, [r7, #28]
 8002b70:	430a      	orrs	r2, r1
 8002b72:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a96      	ldr	r2, [pc, #600]	; (8002dd4 <UART_SetConfig+0x2dc>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d121      	bne.n	8002bc2 <UART_SetConfig+0xca>
 8002b7e:	4b96      	ldr	r3, [pc, #600]	; (8002dd8 <UART_SetConfig+0x2e0>)
 8002b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b84:	f003 0303 	and.w	r3, r3, #3
 8002b88:	2b03      	cmp	r3, #3
 8002b8a:	d817      	bhi.n	8002bbc <UART_SetConfig+0xc4>
 8002b8c:	a201      	add	r2, pc, #4	; (adr r2, 8002b94 <UART_SetConfig+0x9c>)
 8002b8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b92:	bf00      	nop
 8002b94:	08002ba5 	.word	0x08002ba5
 8002b98:	08002bb1 	.word	0x08002bb1
 8002b9c:	08002bab 	.word	0x08002bab
 8002ba0:	08002bb7 	.word	0x08002bb7
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	76fb      	strb	r3, [r7, #27]
 8002ba8:	e096      	b.n	8002cd8 <UART_SetConfig+0x1e0>
 8002baa:	2302      	movs	r3, #2
 8002bac:	76fb      	strb	r3, [r7, #27]
 8002bae:	e093      	b.n	8002cd8 <UART_SetConfig+0x1e0>
 8002bb0:	2304      	movs	r3, #4
 8002bb2:	76fb      	strb	r3, [r7, #27]
 8002bb4:	e090      	b.n	8002cd8 <UART_SetConfig+0x1e0>
 8002bb6:	2308      	movs	r3, #8
 8002bb8:	76fb      	strb	r3, [r7, #27]
 8002bba:	e08d      	b.n	8002cd8 <UART_SetConfig+0x1e0>
 8002bbc:	2310      	movs	r3, #16
 8002bbe:	76fb      	strb	r3, [r7, #27]
 8002bc0:	e08a      	b.n	8002cd8 <UART_SetConfig+0x1e0>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a85      	ldr	r2, [pc, #532]	; (8002ddc <UART_SetConfig+0x2e4>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d132      	bne.n	8002c32 <UART_SetConfig+0x13a>
 8002bcc:	4b82      	ldr	r3, [pc, #520]	; (8002dd8 <UART_SetConfig+0x2e0>)
 8002bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bd2:	f003 030c 	and.w	r3, r3, #12
 8002bd6:	2b0c      	cmp	r3, #12
 8002bd8:	d828      	bhi.n	8002c2c <UART_SetConfig+0x134>
 8002bda:	a201      	add	r2, pc, #4	; (adr r2, 8002be0 <UART_SetConfig+0xe8>)
 8002bdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002be0:	08002c15 	.word	0x08002c15
 8002be4:	08002c2d 	.word	0x08002c2d
 8002be8:	08002c2d 	.word	0x08002c2d
 8002bec:	08002c2d 	.word	0x08002c2d
 8002bf0:	08002c21 	.word	0x08002c21
 8002bf4:	08002c2d 	.word	0x08002c2d
 8002bf8:	08002c2d 	.word	0x08002c2d
 8002bfc:	08002c2d 	.word	0x08002c2d
 8002c00:	08002c1b 	.word	0x08002c1b
 8002c04:	08002c2d 	.word	0x08002c2d
 8002c08:	08002c2d 	.word	0x08002c2d
 8002c0c:	08002c2d 	.word	0x08002c2d
 8002c10:	08002c27 	.word	0x08002c27
 8002c14:	2300      	movs	r3, #0
 8002c16:	76fb      	strb	r3, [r7, #27]
 8002c18:	e05e      	b.n	8002cd8 <UART_SetConfig+0x1e0>
 8002c1a:	2302      	movs	r3, #2
 8002c1c:	76fb      	strb	r3, [r7, #27]
 8002c1e:	e05b      	b.n	8002cd8 <UART_SetConfig+0x1e0>
 8002c20:	2304      	movs	r3, #4
 8002c22:	76fb      	strb	r3, [r7, #27]
 8002c24:	e058      	b.n	8002cd8 <UART_SetConfig+0x1e0>
 8002c26:	2308      	movs	r3, #8
 8002c28:	76fb      	strb	r3, [r7, #27]
 8002c2a:	e055      	b.n	8002cd8 <UART_SetConfig+0x1e0>
 8002c2c:	2310      	movs	r3, #16
 8002c2e:	76fb      	strb	r3, [r7, #27]
 8002c30:	e052      	b.n	8002cd8 <UART_SetConfig+0x1e0>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a6a      	ldr	r2, [pc, #424]	; (8002de0 <UART_SetConfig+0x2e8>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d120      	bne.n	8002c7e <UART_SetConfig+0x186>
 8002c3c:	4b66      	ldr	r3, [pc, #408]	; (8002dd8 <UART_SetConfig+0x2e0>)
 8002c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c42:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002c46:	2b30      	cmp	r3, #48	; 0x30
 8002c48:	d013      	beq.n	8002c72 <UART_SetConfig+0x17a>
 8002c4a:	2b30      	cmp	r3, #48	; 0x30
 8002c4c:	d814      	bhi.n	8002c78 <UART_SetConfig+0x180>
 8002c4e:	2b20      	cmp	r3, #32
 8002c50:	d009      	beq.n	8002c66 <UART_SetConfig+0x16e>
 8002c52:	2b20      	cmp	r3, #32
 8002c54:	d810      	bhi.n	8002c78 <UART_SetConfig+0x180>
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d002      	beq.n	8002c60 <UART_SetConfig+0x168>
 8002c5a:	2b10      	cmp	r3, #16
 8002c5c:	d006      	beq.n	8002c6c <UART_SetConfig+0x174>
 8002c5e:	e00b      	b.n	8002c78 <UART_SetConfig+0x180>
 8002c60:	2300      	movs	r3, #0
 8002c62:	76fb      	strb	r3, [r7, #27]
 8002c64:	e038      	b.n	8002cd8 <UART_SetConfig+0x1e0>
 8002c66:	2302      	movs	r3, #2
 8002c68:	76fb      	strb	r3, [r7, #27]
 8002c6a:	e035      	b.n	8002cd8 <UART_SetConfig+0x1e0>
 8002c6c:	2304      	movs	r3, #4
 8002c6e:	76fb      	strb	r3, [r7, #27]
 8002c70:	e032      	b.n	8002cd8 <UART_SetConfig+0x1e0>
 8002c72:	2308      	movs	r3, #8
 8002c74:	76fb      	strb	r3, [r7, #27]
 8002c76:	e02f      	b.n	8002cd8 <UART_SetConfig+0x1e0>
 8002c78:	2310      	movs	r3, #16
 8002c7a:	76fb      	strb	r3, [r7, #27]
 8002c7c:	e02c      	b.n	8002cd8 <UART_SetConfig+0x1e0>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a53      	ldr	r2, [pc, #332]	; (8002dd0 <UART_SetConfig+0x2d8>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d125      	bne.n	8002cd4 <UART_SetConfig+0x1dc>
 8002c88:	4b53      	ldr	r3, [pc, #332]	; (8002dd8 <UART_SetConfig+0x2e0>)
 8002c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c8e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002c92:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002c96:	d017      	beq.n	8002cc8 <UART_SetConfig+0x1d0>
 8002c98:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002c9c:	d817      	bhi.n	8002cce <UART_SetConfig+0x1d6>
 8002c9e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ca2:	d00b      	beq.n	8002cbc <UART_SetConfig+0x1c4>
 8002ca4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ca8:	d811      	bhi.n	8002cce <UART_SetConfig+0x1d6>
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d003      	beq.n	8002cb6 <UART_SetConfig+0x1be>
 8002cae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002cb2:	d006      	beq.n	8002cc2 <UART_SetConfig+0x1ca>
 8002cb4:	e00b      	b.n	8002cce <UART_SetConfig+0x1d6>
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	76fb      	strb	r3, [r7, #27]
 8002cba:	e00d      	b.n	8002cd8 <UART_SetConfig+0x1e0>
 8002cbc:	2302      	movs	r3, #2
 8002cbe:	76fb      	strb	r3, [r7, #27]
 8002cc0:	e00a      	b.n	8002cd8 <UART_SetConfig+0x1e0>
 8002cc2:	2304      	movs	r3, #4
 8002cc4:	76fb      	strb	r3, [r7, #27]
 8002cc6:	e007      	b.n	8002cd8 <UART_SetConfig+0x1e0>
 8002cc8:	2308      	movs	r3, #8
 8002cca:	76fb      	strb	r3, [r7, #27]
 8002ccc:	e004      	b.n	8002cd8 <UART_SetConfig+0x1e0>
 8002cce:	2310      	movs	r3, #16
 8002cd0:	76fb      	strb	r3, [r7, #27]
 8002cd2:	e001      	b.n	8002cd8 <UART_SetConfig+0x1e0>
 8002cd4:	2310      	movs	r3, #16
 8002cd6:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a3c      	ldr	r2, [pc, #240]	; (8002dd0 <UART_SetConfig+0x2d8>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	f040 8082 	bne.w	8002de8 <UART_SetConfig+0x2f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002ce4:	7efb      	ldrb	r3, [r7, #27]
 8002ce6:	2b08      	cmp	r3, #8
 8002ce8:	d823      	bhi.n	8002d32 <UART_SetConfig+0x23a>
 8002cea:	a201      	add	r2, pc, #4	; (adr r2, 8002cf0 <UART_SetConfig+0x1f8>)
 8002cec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cf0:	08002d15 	.word	0x08002d15
 8002cf4:	08002d33 	.word	0x08002d33
 8002cf8:	08002d1d 	.word	0x08002d1d
 8002cfc:	08002d33 	.word	0x08002d33
 8002d00:	08002d23 	.word	0x08002d23
 8002d04:	08002d33 	.word	0x08002d33
 8002d08:	08002d33 	.word	0x08002d33
 8002d0c:	08002d33 	.word	0x08002d33
 8002d10:	08002d2b 	.word	0x08002d2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d14:	f7ff f890 	bl	8001e38 <HAL_RCC_GetPCLK1Freq>
 8002d18:	6178      	str	r0, [r7, #20]
        break;
 8002d1a:	e00f      	b.n	8002d3c <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d1c:	4b31      	ldr	r3, [pc, #196]	; (8002de4 <UART_SetConfig+0x2ec>)
 8002d1e:	617b      	str	r3, [r7, #20]
        break;
 8002d20:	e00c      	b.n	8002d3c <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d22:	f7fe fff1 	bl	8001d08 <HAL_RCC_GetSysClockFreq>
 8002d26:	6178      	str	r0, [r7, #20]
        break;
 8002d28:	e008      	b.n	8002d3c <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d2e:	617b      	str	r3, [r7, #20]
        break;
 8002d30:	e004      	b.n	8002d3c <UART_SetConfig+0x244>
      default:
        pclk = 0U;
 8002d32:	2300      	movs	r3, #0
 8002d34:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
 8002d38:	76bb      	strb	r3, [r7, #26]
        break;
 8002d3a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	f000 8100 	beq.w	8002f44 <UART_SetConfig+0x44c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	685a      	ldr	r2, [r3, #4]
 8002d48:	4613      	mov	r3, r2
 8002d4a:	005b      	lsls	r3, r3, #1
 8002d4c:	4413      	add	r3, r2
 8002d4e:	697a      	ldr	r2, [r7, #20]
 8002d50:	429a      	cmp	r2, r3
 8002d52:	d305      	bcc.n	8002d60 <UART_SetConfig+0x268>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002d5a:	697a      	ldr	r2, [r7, #20]
 8002d5c:	429a      	cmp	r2, r3
 8002d5e:	d902      	bls.n	8002d66 <UART_SetConfig+0x26e>
      {
        ret = HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	76bb      	strb	r3, [r7, #26]
 8002d64:	e0ee      	b.n	8002f44 <UART_SetConfig+0x44c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f04f 0100 	mov.w	r1, #0
 8002d6e:	f04f 0200 	mov.w	r2, #0
 8002d72:	f04f 0300 	mov.w	r3, #0
 8002d76:	020b      	lsls	r3, r1, #8
 8002d78:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8002d7c:	0202      	lsls	r2, r0, #8
 8002d7e:	6879      	ldr	r1, [r7, #4]
 8002d80:	6849      	ldr	r1, [r1, #4]
 8002d82:	0849      	lsrs	r1, r1, #1
 8002d84:	4608      	mov	r0, r1
 8002d86:	f04f 0100 	mov.w	r1, #0
 8002d8a:	1814      	adds	r4, r2, r0
 8002d8c:	eb43 0501 	adc.w	r5, r3, r1
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	461a      	mov	r2, r3
 8002d96:	f04f 0300 	mov.w	r3, #0
 8002d9a:	4620      	mov	r0, r4
 8002d9c:	4629      	mov	r1, r5
 8002d9e:	f7fd fa6f 	bl	8000280 <__aeabi_uldivmod>
 8002da2:	4602      	mov	r2, r0
 8002da4:	460b      	mov	r3, r1
 8002da6:	4613      	mov	r3, r2
 8002da8:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002db0:	d308      	bcc.n	8002dc4 <UART_SetConfig+0x2cc>
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002db8:	d204      	bcs.n	8002dc4 <UART_SetConfig+0x2cc>
        {
          huart->Instance->BRR = usartdiv;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	693a      	ldr	r2, [r7, #16]
 8002dc0:	60da      	str	r2, [r3, #12]
 8002dc2:	e0bf      	b.n	8002f44 <UART_SetConfig+0x44c>
        }
        else
        {
          ret = HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	76bb      	strb	r3, [r7, #26]
 8002dc8:	e0bc      	b.n	8002f44 <UART_SetConfig+0x44c>
 8002dca:	bf00      	nop
 8002dcc:	efff69f3 	.word	0xefff69f3
 8002dd0:	40008000 	.word	0x40008000
 8002dd4:	40013800 	.word	0x40013800
 8002dd8:	40021000 	.word	0x40021000
 8002ddc:	40004400 	.word	0x40004400
 8002de0:	40004800 	.word	0x40004800
 8002de4:	00f42400 	.word	0x00f42400
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	69db      	ldr	r3, [r3, #28]
 8002dec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002df0:	d15c      	bne.n	8002eac <UART_SetConfig+0x3b4>
  {
    switch (clocksource)
 8002df2:	7efb      	ldrb	r3, [r7, #27]
 8002df4:	2b08      	cmp	r3, #8
 8002df6:	d828      	bhi.n	8002e4a <UART_SetConfig+0x352>
 8002df8:	a201      	add	r2, pc, #4	; (adr r2, 8002e00 <UART_SetConfig+0x308>)
 8002dfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dfe:	bf00      	nop
 8002e00:	08002e25 	.word	0x08002e25
 8002e04:	08002e2d 	.word	0x08002e2d
 8002e08:	08002e35 	.word	0x08002e35
 8002e0c:	08002e4b 	.word	0x08002e4b
 8002e10:	08002e3b 	.word	0x08002e3b
 8002e14:	08002e4b 	.word	0x08002e4b
 8002e18:	08002e4b 	.word	0x08002e4b
 8002e1c:	08002e4b 	.word	0x08002e4b
 8002e20:	08002e43 	.word	0x08002e43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002e24:	f7ff f808 	bl	8001e38 <HAL_RCC_GetPCLK1Freq>
 8002e28:	6178      	str	r0, [r7, #20]
        break;
 8002e2a:	e013      	b.n	8002e54 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002e2c:	f7ff f81a 	bl	8001e64 <HAL_RCC_GetPCLK2Freq>
 8002e30:	6178      	str	r0, [r7, #20]
        break;
 8002e32:	e00f      	b.n	8002e54 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002e34:	4b49      	ldr	r3, [pc, #292]	; (8002f5c <UART_SetConfig+0x464>)
 8002e36:	617b      	str	r3, [r7, #20]
        break;
 8002e38:	e00c      	b.n	8002e54 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e3a:	f7fe ff65 	bl	8001d08 <HAL_RCC_GetSysClockFreq>
 8002e3e:	6178      	str	r0, [r7, #20]
        break;
 8002e40:	e008      	b.n	8002e54 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e46:	617b      	str	r3, [r7, #20]
        break;
 8002e48:	e004      	b.n	8002e54 <UART_SetConfig+0x35c>
      default:
        pclk = 0U;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	76bb      	strb	r3, [r7, #26]
        break;
 8002e52:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d074      	beq.n	8002f44 <UART_SetConfig+0x44c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	005a      	lsls	r2, r3, #1
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	085b      	lsrs	r3, r3, #1
 8002e64:	441a      	add	r2, r3
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e6e:	b29b      	uxth	r3, r3
 8002e70:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	2b0f      	cmp	r3, #15
 8002e76:	d916      	bls.n	8002ea6 <UART_SetConfig+0x3ae>
 8002e78:	693b      	ldr	r3, [r7, #16]
 8002e7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e7e:	d212      	bcs.n	8002ea6 <UART_SetConfig+0x3ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	f023 030f 	bic.w	r3, r3, #15
 8002e88:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	085b      	lsrs	r3, r3, #1
 8002e8e:	b29b      	uxth	r3, r3
 8002e90:	f003 0307 	and.w	r3, r3, #7
 8002e94:	b29a      	uxth	r2, r3
 8002e96:	89fb      	ldrh	r3, [r7, #14]
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	89fa      	ldrh	r2, [r7, #14]
 8002ea2:	60da      	str	r2, [r3, #12]
 8002ea4:	e04e      	b.n	8002f44 <UART_SetConfig+0x44c>
      }
      else
      {
        ret = HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	76bb      	strb	r3, [r7, #26]
 8002eaa:	e04b      	b.n	8002f44 <UART_SetConfig+0x44c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002eac:	7efb      	ldrb	r3, [r7, #27]
 8002eae:	2b08      	cmp	r3, #8
 8002eb0:	d827      	bhi.n	8002f02 <UART_SetConfig+0x40a>
 8002eb2:	a201      	add	r2, pc, #4	; (adr r2, 8002eb8 <UART_SetConfig+0x3c0>)
 8002eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eb8:	08002edd 	.word	0x08002edd
 8002ebc:	08002ee5 	.word	0x08002ee5
 8002ec0:	08002eed 	.word	0x08002eed
 8002ec4:	08002f03 	.word	0x08002f03
 8002ec8:	08002ef3 	.word	0x08002ef3
 8002ecc:	08002f03 	.word	0x08002f03
 8002ed0:	08002f03 	.word	0x08002f03
 8002ed4:	08002f03 	.word	0x08002f03
 8002ed8:	08002efb 	.word	0x08002efb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002edc:	f7fe ffac 	bl	8001e38 <HAL_RCC_GetPCLK1Freq>
 8002ee0:	6178      	str	r0, [r7, #20]
        break;
 8002ee2:	e013      	b.n	8002f0c <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002ee4:	f7fe ffbe 	bl	8001e64 <HAL_RCC_GetPCLK2Freq>
 8002ee8:	6178      	str	r0, [r7, #20]
        break;
 8002eea:	e00f      	b.n	8002f0c <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002eec:	4b1b      	ldr	r3, [pc, #108]	; (8002f5c <UART_SetConfig+0x464>)
 8002eee:	617b      	str	r3, [r7, #20]
        break;
 8002ef0:	e00c      	b.n	8002f0c <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002ef2:	f7fe ff09 	bl	8001d08 <HAL_RCC_GetSysClockFreq>
 8002ef6:	6178      	str	r0, [r7, #20]
        break;
 8002ef8:	e008      	b.n	8002f0c <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002efa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002efe:	617b      	str	r3, [r7, #20]
        break;
 8002f00:	e004      	b.n	8002f0c <UART_SetConfig+0x414>
      default:
        pclk = 0U;
 8002f02:	2300      	movs	r3, #0
 8002f04:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	76bb      	strb	r3, [r7, #26]
        break;
 8002f0a:	bf00      	nop
    }

    if (pclk != 0U)
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d018      	beq.n	8002f44 <UART_SetConfig+0x44c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	085a      	lsrs	r2, r3, #1
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	441a      	add	r2, r3
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f24:	b29b      	uxth	r3, r3
 8002f26:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f28:	693b      	ldr	r3, [r7, #16]
 8002f2a:	2b0f      	cmp	r3, #15
 8002f2c:	d908      	bls.n	8002f40 <UART_SetConfig+0x448>
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f34:	d204      	bcs.n	8002f40 <UART_SetConfig+0x448>
      {
        huart->Instance->BRR = usartdiv;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	693a      	ldr	r2, [r7, #16]
 8002f3c:	60da      	str	r2, [r3, #12]
 8002f3e:	e001      	b.n	8002f44 <UART_SetConfig+0x44c>
      }
      else
      {
        ret = HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2200      	movs	r2, #0
 8002f48:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002f50:	7ebb      	ldrb	r3, [r7, #26]
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	3720      	adds	r7, #32
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bdb0      	pop	{r4, r5, r7, pc}
 8002f5a:	bf00      	nop
 8002f5c:	00f42400 	.word	0x00f42400

08002f60 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b083      	sub	sp, #12
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f6c:	f003 0301 	and.w	r3, r3, #1
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d00a      	beq.n	8002f8a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	430a      	orrs	r2, r1
 8002f88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f8e:	f003 0302 	and.w	r3, r3, #2
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d00a      	beq.n	8002fac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	430a      	orrs	r2, r1
 8002faa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb0:	f003 0304 	and.w	r3, r3, #4
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d00a      	beq.n	8002fce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	430a      	orrs	r2, r1
 8002fcc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fd2:	f003 0308 	and.w	r3, r3, #8
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d00a      	beq.n	8002ff0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	430a      	orrs	r2, r1
 8002fee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff4:	f003 0310 	and.w	r3, r3, #16
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d00a      	beq.n	8003012 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	689b      	ldr	r3, [r3, #8]
 8003002:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	430a      	orrs	r2, r1
 8003010:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003016:	f003 0320 	and.w	r3, r3, #32
 800301a:	2b00      	cmp	r3, #0
 800301c:	d00a      	beq.n	8003034 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	430a      	orrs	r2, r1
 8003032:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003038:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800303c:	2b00      	cmp	r3, #0
 800303e:	d01a      	beq.n	8003076 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	430a      	orrs	r2, r1
 8003054:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800305a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800305e:	d10a      	bne.n	8003076 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	430a      	orrs	r2, r1
 8003074:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800307a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800307e:	2b00      	cmp	r3, #0
 8003080:	d00a      	beq.n	8003098 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	430a      	orrs	r2, r1
 8003096:	605a      	str	r2, [r3, #4]
  }
}
 8003098:	bf00      	nop
 800309a:	370c      	adds	r7, #12
 800309c:	46bd      	mov	sp, r7
 800309e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a2:	4770      	bx	lr

080030a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b086      	sub	sp, #24
 80030a8:	af02      	add	r7, sp, #8
 80030aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2200      	movs	r2, #0
 80030b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80030b4:	f7fd fddc 	bl	8000c70 <HAL_GetTick>
 80030b8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0308 	and.w	r3, r3, #8
 80030c4:	2b08      	cmp	r3, #8
 80030c6:	d10e      	bne.n	80030e6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80030c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80030cc:	9300      	str	r3, [sp, #0]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2200      	movs	r2, #0
 80030d2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	f000 f82d 	bl	8003136 <UART_WaitOnFlagUntilTimeout>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d001      	beq.n	80030e6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80030e2:	2303      	movs	r3, #3
 80030e4:	e023      	b.n	800312e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 0304 	and.w	r3, r3, #4
 80030f0:	2b04      	cmp	r3, #4
 80030f2:	d10e      	bne.n	8003112 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80030f4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80030f8:	9300      	str	r3, [sp, #0]
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2200      	movs	r2, #0
 80030fe:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f000 f817 	bl	8003136 <UART_WaitOnFlagUntilTimeout>
 8003108:	4603      	mov	r3, r0
 800310a:	2b00      	cmp	r3, #0
 800310c:	d001      	beq.n	8003112 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	e00d      	b.n	800312e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2220      	movs	r2, #32
 8003116:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2220      	movs	r2, #32
 800311c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2200      	movs	r2, #0
 8003122:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2200      	movs	r2, #0
 8003128:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800312c:	2300      	movs	r3, #0
}
 800312e:	4618      	mov	r0, r3
 8003130:	3710      	adds	r7, #16
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}

08003136 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003136:	b580      	push	{r7, lr}
 8003138:	b084      	sub	sp, #16
 800313a:	af00      	add	r7, sp, #0
 800313c:	60f8      	str	r0, [r7, #12]
 800313e:	60b9      	str	r1, [r7, #8]
 8003140:	603b      	str	r3, [r7, #0]
 8003142:	4613      	mov	r3, r2
 8003144:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003146:	e05e      	b.n	8003206 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003148:	69bb      	ldr	r3, [r7, #24]
 800314a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800314e:	d05a      	beq.n	8003206 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003150:	f7fd fd8e 	bl	8000c70 <HAL_GetTick>
 8003154:	4602      	mov	r2, r0
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	1ad3      	subs	r3, r2, r3
 800315a:	69ba      	ldr	r2, [r7, #24]
 800315c:	429a      	cmp	r2, r3
 800315e:	d302      	bcc.n	8003166 <UART_WaitOnFlagUntilTimeout+0x30>
 8003160:	69bb      	ldr	r3, [r7, #24]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d11b      	bne.n	800319e <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003174:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	689a      	ldr	r2, [r3, #8]
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f022 0201 	bic.w	r2, r2, #1
 8003184:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2220      	movs	r2, #32
 800318a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2220      	movs	r2, #32
 8003190:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2200      	movs	r2, #0
 8003196:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800319a:	2303      	movs	r3, #3
 800319c:	e043      	b.n	8003226 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 0304 	and.w	r3, r3, #4
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d02c      	beq.n	8003206 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	69db      	ldr	r3, [r3, #28]
 80031b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031ba:	d124      	bne.n	8003206 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80031c4:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80031d4:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	689a      	ldr	r2, [r3, #8]
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f022 0201 	bic.w	r2, r2, #1
 80031e4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2220      	movs	r2, #32
 80031ea:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	2220      	movs	r2, #32
 80031f0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2220      	movs	r2, #32
 80031f6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2200      	movs	r2, #0
 80031fe:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8003202:	2303      	movs	r3, #3
 8003204:	e00f      	b.n	8003226 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	69da      	ldr	r2, [r3, #28]
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	4013      	ands	r3, r2
 8003210:	68ba      	ldr	r2, [r7, #8]
 8003212:	429a      	cmp	r2, r3
 8003214:	bf0c      	ite	eq
 8003216:	2301      	moveq	r3, #1
 8003218:	2300      	movne	r3, #0
 800321a:	b2db      	uxtb	r3, r3
 800321c:	461a      	mov	r2, r3
 800321e:	79fb      	ldrb	r3, [r7, #7]
 8003220:	429a      	cmp	r2, r3
 8003222:	d091      	beq.n	8003148 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003224:	2300      	movs	r3, #0
}
 8003226:	4618      	mov	r0, r3
 8003228:	3710      	adds	r7, #16
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
	...

08003230 <__errno>:
 8003230:	4b01      	ldr	r3, [pc, #4]	; (8003238 <__errno+0x8>)
 8003232:	6818      	ldr	r0, [r3, #0]
 8003234:	4770      	bx	lr
 8003236:	bf00      	nop
 8003238:	2000000c 	.word	0x2000000c

0800323c <__libc_init_array>:
 800323c:	b570      	push	{r4, r5, r6, lr}
 800323e:	4d0d      	ldr	r5, [pc, #52]	; (8003274 <__libc_init_array+0x38>)
 8003240:	4c0d      	ldr	r4, [pc, #52]	; (8003278 <__libc_init_array+0x3c>)
 8003242:	1b64      	subs	r4, r4, r5
 8003244:	10a4      	asrs	r4, r4, #2
 8003246:	2600      	movs	r6, #0
 8003248:	42a6      	cmp	r6, r4
 800324a:	d109      	bne.n	8003260 <__libc_init_array+0x24>
 800324c:	4d0b      	ldr	r5, [pc, #44]	; (800327c <__libc_init_array+0x40>)
 800324e:	4c0c      	ldr	r4, [pc, #48]	; (8003280 <__libc_init_array+0x44>)
 8003250:	f000 fc4e 	bl	8003af0 <_init>
 8003254:	1b64      	subs	r4, r4, r5
 8003256:	10a4      	asrs	r4, r4, #2
 8003258:	2600      	movs	r6, #0
 800325a:	42a6      	cmp	r6, r4
 800325c:	d105      	bne.n	800326a <__libc_init_array+0x2e>
 800325e:	bd70      	pop	{r4, r5, r6, pc}
 8003260:	f855 3b04 	ldr.w	r3, [r5], #4
 8003264:	4798      	blx	r3
 8003266:	3601      	adds	r6, #1
 8003268:	e7ee      	b.n	8003248 <__libc_init_array+0xc>
 800326a:	f855 3b04 	ldr.w	r3, [r5], #4
 800326e:	4798      	blx	r3
 8003270:	3601      	adds	r6, #1
 8003272:	e7f2      	b.n	800325a <__libc_init_array+0x1e>
 8003274:	08003b9c 	.word	0x08003b9c
 8003278:	08003b9c 	.word	0x08003b9c
 800327c:	08003b9c 	.word	0x08003b9c
 8003280:	08003ba0 	.word	0x08003ba0

08003284 <memset>:
 8003284:	4402      	add	r2, r0
 8003286:	4603      	mov	r3, r0
 8003288:	4293      	cmp	r3, r2
 800328a:	d100      	bne.n	800328e <memset+0xa>
 800328c:	4770      	bx	lr
 800328e:	f803 1b01 	strb.w	r1, [r3], #1
 8003292:	e7f9      	b.n	8003288 <memset+0x4>

08003294 <siprintf>:
 8003294:	b40e      	push	{r1, r2, r3}
 8003296:	b500      	push	{lr}
 8003298:	b09c      	sub	sp, #112	; 0x70
 800329a:	ab1d      	add	r3, sp, #116	; 0x74
 800329c:	9002      	str	r0, [sp, #8]
 800329e:	9006      	str	r0, [sp, #24]
 80032a0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80032a4:	4809      	ldr	r0, [pc, #36]	; (80032cc <siprintf+0x38>)
 80032a6:	9107      	str	r1, [sp, #28]
 80032a8:	9104      	str	r1, [sp, #16]
 80032aa:	4909      	ldr	r1, [pc, #36]	; (80032d0 <siprintf+0x3c>)
 80032ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80032b0:	9105      	str	r1, [sp, #20]
 80032b2:	6800      	ldr	r0, [r0, #0]
 80032b4:	9301      	str	r3, [sp, #4]
 80032b6:	a902      	add	r1, sp, #8
 80032b8:	f000 f868 	bl	800338c <_svfiprintf_r>
 80032bc:	9b02      	ldr	r3, [sp, #8]
 80032be:	2200      	movs	r2, #0
 80032c0:	701a      	strb	r2, [r3, #0]
 80032c2:	b01c      	add	sp, #112	; 0x70
 80032c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80032c8:	b003      	add	sp, #12
 80032ca:	4770      	bx	lr
 80032cc:	2000000c 	.word	0x2000000c
 80032d0:	ffff0208 	.word	0xffff0208

080032d4 <__ssputs_r>:
 80032d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80032d8:	688e      	ldr	r6, [r1, #8]
 80032da:	429e      	cmp	r6, r3
 80032dc:	4682      	mov	sl, r0
 80032de:	460c      	mov	r4, r1
 80032e0:	4690      	mov	r8, r2
 80032e2:	461f      	mov	r7, r3
 80032e4:	d838      	bhi.n	8003358 <__ssputs_r+0x84>
 80032e6:	898a      	ldrh	r2, [r1, #12]
 80032e8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80032ec:	d032      	beq.n	8003354 <__ssputs_r+0x80>
 80032ee:	6825      	ldr	r5, [r4, #0]
 80032f0:	6909      	ldr	r1, [r1, #16]
 80032f2:	eba5 0901 	sub.w	r9, r5, r1
 80032f6:	6965      	ldr	r5, [r4, #20]
 80032f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80032fc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003300:	3301      	adds	r3, #1
 8003302:	444b      	add	r3, r9
 8003304:	106d      	asrs	r5, r5, #1
 8003306:	429d      	cmp	r5, r3
 8003308:	bf38      	it	cc
 800330a:	461d      	movcc	r5, r3
 800330c:	0553      	lsls	r3, r2, #21
 800330e:	d531      	bpl.n	8003374 <__ssputs_r+0xa0>
 8003310:	4629      	mov	r1, r5
 8003312:	f000 fb47 	bl	80039a4 <_malloc_r>
 8003316:	4606      	mov	r6, r0
 8003318:	b950      	cbnz	r0, 8003330 <__ssputs_r+0x5c>
 800331a:	230c      	movs	r3, #12
 800331c:	f8ca 3000 	str.w	r3, [sl]
 8003320:	89a3      	ldrh	r3, [r4, #12]
 8003322:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003326:	81a3      	strh	r3, [r4, #12]
 8003328:	f04f 30ff 	mov.w	r0, #4294967295
 800332c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003330:	6921      	ldr	r1, [r4, #16]
 8003332:	464a      	mov	r2, r9
 8003334:	f000 fabe 	bl	80038b4 <memcpy>
 8003338:	89a3      	ldrh	r3, [r4, #12]
 800333a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800333e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003342:	81a3      	strh	r3, [r4, #12]
 8003344:	6126      	str	r6, [r4, #16]
 8003346:	6165      	str	r5, [r4, #20]
 8003348:	444e      	add	r6, r9
 800334a:	eba5 0509 	sub.w	r5, r5, r9
 800334e:	6026      	str	r6, [r4, #0]
 8003350:	60a5      	str	r5, [r4, #8]
 8003352:	463e      	mov	r6, r7
 8003354:	42be      	cmp	r6, r7
 8003356:	d900      	bls.n	800335a <__ssputs_r+0x86>
 8003358:	463e      	mov	r6, r7
 800335a:	4632      	mov	r2, r6
 800335c:	6820      	ldr	r0, [r4, #0]
 800335e:	4641      	mov	r1, r8
 8003360:	f000 fab6 	bl	80038d0 <memmove>
 8003364:	68a3      	ldr	r3, [r4, #8]
 8003366:	6822      	ldr	r2, [r4, #0]
 8003368:	1b9b      	subs	r3, r3, r6
 800336a:	4432      	add	r2, r6
 800336c:	60a3      	str	r3, [r4, #8]
 800336e:	6022      	str	r2, [r4, #0]
 8003370:	2000      	movs	r0, #0
 8003372:	e7db      	b.n	800332c <__ssputs_r+0x58>
 8003374:	462a      	mov	r2, r5
 8003376:	f000 fb6f 	bl	8003a58 <_realloc_r>
 800337a:	4606      	mov	r6, r0
 800337c:	2800      	cmp	r0, #0
 800337e:	d1e1      	bne.n	8003344 <__ssputs_r+0x70>
 8003380:	6921      	ldr	r1, [r4, #16]
 8003382:	4650      	mov	r0, sl
 8003384:	f000 fabe 	bl	8003904 <_free_r>
 8003388:	e7c7      	b.n	800331a <__ssputs_r+0x46>
	...

0800338c <_svfiprintf_r>:
 800338c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003390:	4698      	mov	r8, r3
 8003392:	898b      	ldrh	r3, [r1, #12]
 8003394:	061b      	lsls	r3, r3, #24
 8003396:	b09d      	sub	sp, #116	; 0x74
 8003398:	4607      	mov	r7, r0
 800339a:	460d      	mov	r5, r1
 800339c:	4614      	mov	r4, r2
 800339e:	d50e      	bpl.n	80033be <_svfiprintf_r+0x32>
 80033a0:	690b      	ldr	r3, [r1, #16]
 80033a2:	b963      	cbnz	r3, 80033be <_svfiprintf_r+0x32>
 80033a4:	2140      	movs	r1, #64	; 0x40
 80033a6:	f000 fafd 	bl	80039a4 <_malloc_r>
 80033aa:	6028      	str	r0, [r5, #0]
 80033ac:	6128      	str	r0, [r5, #16]
 80033ae:	b920      	cbnz	r0, 80033ba <_svfiprintf_r+0x2e>
 80033b0:	230c      	movs	r3, #12
 80033b2:	603b      	str	r3, [r7, #0]
 80033b4:	f04f 30ff 	mov.w	r0, #4294967295
 80033b8:	e0d1      	b.n	800355e <_svfiprintf_r+0x1d2>
 80033ba:	2340      	movs	r3, #64	; 0x40
 80033bc:	616b      	str	r3, [r5, #20]
 80033be:	2300      	movs	r3, #0
 80033c0:	9309      	str	r3, [sp, #36]	; 0x24
 80033c2:	2320      	movs	r3, #32
 80033c4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80033c8:	f8cd 800c 	str.w	r8, [sp, #12]
 80033cc:	2330      	movs	r3, #48	; 0x30
 80033ce:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8003578 <_svfiprintf_r+0x1ec>
 80033d2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80033d6:	f04f 0901 	mov.w	r9, #1
 80033da:	4623      	mov	r3, r4
 80033dc:	469a      	mov	sl, r3
 80033de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80033e2:	b10a      	cbz	r2, 80033e8 <_svfiprintf_r+0x5c>
 80033e4:	2a25      	cmp	r2, #37	; 0x25
 80033e6:	d1f9      	bne.n	80033dc <_svfiprintf_r+0x50>
 80033e8:	ebba 0b04 	subs.w	fp, sl, r4
 80033ec:	d00b      	beq.n	8003406 <_svfiprintf_r+0x7a>
 80033ee:	465b      	mov	r3, fp
 80033f0:	4622      	mov	r2, r4
 80033f2:	4629      	mov	r1, r5
 80033f4:	4638      	mov	r0, r7
 80033f6:	f7ff ff6d 	bl	80032d4 <__ssputs_r>
 80033fa:	3001      	adds	r0, #1
 80033fc:	f000 80aa 	beq.w	8003554 <_svfiprintf_r+0x1c8>
 8003400:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003402:	445a      	add	r2, fp
 8003404:	9209      	str	r2, [sp, #36]	; 0x24
 8003406:	f89a 3000 	ldrb.w	r3, [sl]
 800340a:	2b00      	cmp	r3, #0
 800340c:	f000 80a2 	beq.w	8003554 <_svfiprintf_r+0x1c8>
 8003410:	2300      	movs	r3, #0
 8003412:	f04f 32ff 	mov.w	r2, #4294967295
 8003416:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800341a:	f10a 0a01 	add.w	sl, sl, #1
 800341e:	9304      	str	r3, [sp, #16]
 8003420:	9307      	str	r3, [sp, #28]
 8003422:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003426:	931a      	str	r3, [sp, #104]	; 0x68
 8003428:	4654      	mov	r4, sl
 800342a:	2205      	movs	r2, #5
 800342c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003430:	4851      	ldr	r0, [pc, #324]	; (8003578 <_svfiprintf_r+0x1ec>)
 8003432:	f7fc fed5 	bl	80001e0 <memchr>
 8003436:	9a04      	ldr	r2, [sp, #16]
 8003438:	b9d8      	cbnz	r0, 8003472 <_svfiprintf_r+0xe6>
 800343a:	06d0      	lsls	r0, r2, #27
 800343c:	bf44      	itt	mi
 800343e:	2320      	movmi	r3, #32
 8003440:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003444:	0711      	lsls	r1, r2, #28
 8003446:	bf44      	itt	mi
 8003448:	232b      	movmi	r3, #43	; 0x2b
 800344a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800344e:	f89a 3000 	ldrb.w	r3, [sl]
 8003452:	2b2a      	cmp	r3, #42	; 0x2a
 8003454:	d015      	beq.n	8003482 <_svfiprintf_r+0xf6>
 8003456:	9a07      	ldr	r2, [sp, #28]
 8003458:	4654      	mov	r4, sl
 800345a:	2000      	movs	r0, #0
 800345c:	f04f 0c0a 	mov.w	ip, #10
 8003460:	4621      	mov	r1, r4
 8003462:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003466:	3b30      	subs	r3, #48	; 0x30
 8003468:	2b09      	cmp	r3, #9
 800346a:	d94e      	bls.n	800350a <_svfiprintf_r+0x17e>
 800346c:	b1b0      	cbz	r0, 800349c <_svfiprintf_r+0x110>
 800346e:	9207      	str	r2, [sp, #28]
 8003470:	e014      	b.n	800349c <_svfiprintf_r+0x110>
 8003472:	eba0 0308 	sub.w	r3, r0, r8
 8003476:	fa09 f303 	lsl.w	r3, r9, r3
 800347a:	4313      	orrs	r3, r2
 800347c:	9304      	str	r3, [sp, #16]
 800347e:	46a2      	mov	sl, r4
 8003480:	e7d2      	b.n	8003428 <_svfiprintf_r+0x9c>
 8003482:	9b03      	ldr	r3, [sp, #12]
 8003484:	1d19      	adds	r1, r3, #4
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	9103      	str	r1, [sp, #12]
 800348a:	2b00      	cmp	r3, #0
 800348c:	bfbb      	ittet	lt
 800348e:	425b      	neglt	r3, r3
 8003490:	f042 0202 	orrlt.w	r2, r2, #2
 8003494:	9307      	strge	r3, [sp, #28]
 8003496:	9307      	strlt	r3, [sp, #28]
 8003498:	bfb8      	it	lt
 800349a:	9204      	strlt	r2, [sp, #16]
 800349c:	7823      	ldrb	r3, [r4, #0]
 800349e:	2b2e      	cmp	r3, #46	; 0x2e
 80034a0:	d10c      	bne.n	80034bc <_svfiprintf_r+0x130>
 80034a2:	7863      	ldrb	r3, [r4, #1]
 80034a4:	2b2a      	cmp	r3, #42	; 0x2a
 80034a6:	d135      	bne.n	8003514 <_svfiprintf_r+0x188>
 80034a8:	9b03      	ldr	r3, [sp, #12]
 80034aa:	1d1a      	adds	r2, r3, #4
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	9203      	str	r2, [sp, #12]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	bfb8      	it	lt
 80034b4:	f04f 33ff 	movlt.w	r3, #4294967295
 80034b8:	3402      	adds	r4, #2
 80034ba:	9305      	str	r3, [sp, #20]
 80034bc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003588 <_svfiprintf_r+0x1fc>
 80034c0:	7821      	ldrb	r1, [r4, #0]
 80034c2:	2203      	movs	r2, #3
 80034c4:	4650      	mov	r0, sl
 80034c6:	f7fc fe8b 	bl	80001e0 <memchr>
 80034ca:	b140      	cbz	r0, 80034de <_svfiprintf_r+0x152>
 80034cc:	2340      	movs	r3, #64	; 0x40
 80034ce:	eba0 000a 	sub.w	r0, r0, sl
 80034d2:	fa03 f000 	lsl.w	r0, r3, r0
 80034d6:	9b04      	ldr	r3, [sp, #16]
 80034d8:	4303      	orrs	r3, r0
 80034da:	3401      	adds	r4, #1
 80034dc:	9304      	str	r3, [sp, #16]
 80034de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80034e2:	4826      	ldr	r0, [pc, #152]	; (800357c <_svfiprintf_r+0x1f0>)
 80034e4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80034e8:	2206      	movs	r2, #6
 80034ea:	f7fc fe79 	bl	80001e0 <memchr>
 80034ee:	2800      	cmp	r0, #0
 80034f0:	d038      	beq.n	8003564 <_svfiprintf_r+0x1d8>
 80034f2:	4b23      	ldr	r3, [pc, #140]	; (8003580 <_svfiprintf_r+0x1f4>)
 80034f4:	bb1b      	cbnz	r3, 800353e <_svfiprintf_r+0x1b2>
 80034f6:	9b03      	ldr	r3, [sp, #12]
 80034f8:	3307      	adds	r3, #7
 80034fa:	f023 0307 	bic.w	r3, r3, #7
 80034fe:	3308      	adds	r3, #8
 8003500:	9303      	str	r3, [sp, #12]
 8003502:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003504:	4433      	add	r3, r6
 8003506:	9309      	str	r3, [sp, #36]	; 0x24
 8003508:	e767      	b.n	80033da <_svfiprintf_r+0x4e>
 800350a:	fb0c 3202 	mla	r2, ip, r2, r3
 800350e:	460c      	mov	r4, r1
 8003510:	2001      	movs	r0, #1
 8003512:	e7a5      	b.n	8003460 <_svfiprintf_r+0xd4>
 8003514:	2300      	movs	r3, #0
 8003516:	3401      	adds	r4, #1
 8003518:	9305      	str	r3, [sp, #20]
 800351a:	4619      	mov	r1, r3
 800351c:	f04f 0c0a 	mov.w	ip, #10
 8003520:	4620      	mov	r0, r4
 8003522:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003526:	3a30      	subs	r2, #48	; 0x30
 8003528:	2a09      	cmp	r2, #9
 800352a:	d903      	bls.n	8003534 <_svfiprintf_r+0x1a8>
 800352c:	2b00      	cmp	r3, #0
 800352e:	d0c5      	beq.n	80034bc <_svfiprintf_r+0x130>
 8003530:	9105      	str	r1, [sp, #20]
 8003532:	e7c3      	b.n	80034bc <_svfiprintf_r+0x130>
 8003534:	fb0c 2101 	mla	r1, ip, r1, r2
 8003538:	4604      	mov	r4, r0
 800353a:	2301      	movs	r3, #1
 800353c:	e7f0      	b.n	8003520 <_svfiprintf_r+0x194>
 800353e:	ab03      	add	r3, sp, #12
 8003540:	9300      	str	r3, [sp, #0]
 8003542:	462a      	mov	r2, r5
 8003544:	4b0f      	ldr	r3, [pc, #60]	; (8003584 <_svfiprintf_r+0x1f8>)
 8003546:	a904      	add	r1, sp, #16
 8003548:	4638      	mov	r0, r7
 800354a:	f3af 8000 	nop.w
 800354e:	1c42      	adds	r2, r0, #1
 8003550:	4606      	mov	r6, r0
 8003552:	d1d6      	bne.n	8003502 <_svfiprintf_r+0x176>
 8003554:	89ab      	ldrh	r3, [r5, #12]
 8003556:	065b      	lsls	r3, r3, #25
 8003558:	f53f af2c 	bmi.w	80033b4 <_svfiprintf_r+0x28>
 800355c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800355e:	b01d      	add	sp, #116	; 0x74
 8003560:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003564:	ab03      	add	r3, sp, #12
 8003566:	9300      	str	r3, [sp, #0]
 8003568:	462a      	mov	r2, r5
 800356a:	4b06      	ldr	r3, [pc, #24]	; (8003584 <_svfiprintf_r+0x1f8>)
 800356c:	a904      	add	r1, sp, #16
 800356e:	4638      	mov	r0, r7
 8003570:	f000 f87a 	bl	8003668 <_printf_i>
 8003574:	e7eb      	b.n	800354e <_svfiprintf_r+0x1c2>
 8003576:	bf00      	nop
 8003578:	08003b60 	.word	0x08003b60
 800357c:	08003b6a 	.word	0x08003b6a
 8003580:	00000000 	.word	0x00000000
 8003584:	080032d5 	.word	0x080032d5
 8003588:	08003b66 	.word	0x08003b66

0800358c <_printf_common>:
 800358c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003590:	4616      	mov	r6, r2
 8003592:	4699      	mov	r9, r3
 8003594:	688a      	ldr	r2, [r1, #8]
 8003596:	690b      	ldr	r3, [r1, #16]
 8003598:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800359c:	4293      	cmp	r3, r2
 800359e:	bfb8      	it	lt
 80035a0:	4613      	movlt	r3, r2
 80035a2:	6033      	str	r3, [r6, #0]
 80035a4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80035a8:	4607      	mov	r7, r0
 80035aa:	460c      	mov	r4, r1
 80035ac:	b10a      	cbz	r2, 80035b2 <_printf_common+0x26>
 80035ae:	3301      	adds	r3, #1
 80035b0:	6033      	str	r3, [r6, #0]
 80035b2:	6823      	ldr	r3, [r4, #0]
 80035b4:	0699      	lsls	r1, r3, #26
 80035b6:	bf42      	ittt	mi
 80035b8:	6833      	ldrmi	r3, [r6, #0]
 80035ba:	3302      	addmi	r3, #2
 80035bc:	6033      	strmi	r3, [r6, #0]
 80035be:	6825      	ldr	r5, [r4, #0]
 80035c0:	f015 0506 	ands.w	r5, r5, #6
 80035c4:	d106      	bne.n	80035d4 <_printf_common+0x48>
 80035c6:	f104 0a19 	add.w	sl, r4, #25
 80035ca:	68e3      	ldr	r3, [r4, #12]
 80035cc:	6832      	ldr	r2, [r6, #0]
 80035ce:	1a9b      	subs	r3, r3, r2
 80035d0:	42ab      	cmp	r3, r5
 80035d2:	dc26      	bgt.n	8003622 <_printf_common+0x96>
 80035d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80035d8:	1e13      	subs	r3, r2, #0
 80035da:	6822      	ldr	r2, [r4, #0]
 80035dc:	bf18      	it	ne
 80035de:	2301      	movne	r3, #1
 80035e0:	0692      	lsls	r2, r2, #26
 80035e2:	d42b      	bmi.n	800363c <_printf_common+0xb0>
 80035e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80035e8:	4649      	mov	r1, r9
 80035ea:	4638      	mov	r0, r7
 80035ec:	47c0      	blx	r8
 80035ee:	3001      	adds	r0, #1
 80035f0:	d01e      	beq.n	8003630 <_printf_common+0xa4>
 80035f2:	6823      	ldr	r3, [r4, #0]
 80035f4:	68e5      	ldr	r5, [r4, #12]
 80035f6:	6832      	ldr	r2, [r6, #0]
 80035f8:	f003 0306 	and.w	r3, r3, #6
 80035fc:	2b04      	cmp	r3, #4
 80035fe:	bf08      	it	eq
 8003600:	1aad      	subeq	r5, r5, r2
 8003602:	68a3      	ldr	r3, [r4, #8]
 8003604:	6922      	ldr	r2, [r4, #16]
 8003606:	bf0c      	ite	eq
 8003608:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800360c:	2500      	movne	r5, #0
 800360e:	4293      	cmp	r3, r2
 8003610:	bfc4      	itt	gt
 8003612:	1a9b      	subgt	r3, r3, r2
 8003614:	18ed      	addgt	r5, r5, r3
 8003616:	2600      	movs	r6, #0
 8003618:	341a      	adds	r4, #26
 800361a:	42b5      	cmp	r5, r6
 800361c:	d11a      	bne.n	8003654 <_printf_common+0xc8>
 800361e:	2000      	movs	r0, #0
 8003620:	e008      	b.n	8003634 <_printf_common+0xa8>
 8003622:	2301      	movs	r3, #1
 8003624:	4652      	mov	r2, sl
 8003626:	4649      	mov	r1, r9
 8003628:	4638      	mov	r0, r7
 800362a:	47c0      	blx	r8
 800362c:	3001      	adds	r0, #1
 800362e:	d103      	bne.n	8003638 <_printf_common+0xac>
 8003630:	f04f 30ff 	mov.w	r0, #4294967295
 8003634:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003638:	3501      	adds	r5, #1
 800363a:	e7c6      	b.n	80035ca <_printf_common+0x3e>
 800363c:	18e1      	adds	r1, r4, r3
 800363e:	1c5a      	adds	r2, r3, #1
 8003640:	2030      	movs	r0, #48	; 0x30
 8003642:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003646:	4422      	add	r2, r4
 8003648:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800364c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003650:	3302      	adds	r3, #2
 8003652:	e7c7      	b.n	80035e4 <_printf_common+0x58>
 8003654:	2301      	movs	r3, #1
 8003656:	4622      	mov	r2, r4
 8003658:	4649      	mov	r1, r9
 800365a:	4638      	mov	r0, r7
 800365c:	47c0      	blx	r8
 800365e:	3001      	adds	r0, #1
 8003660:	d0e6      	beq.n	8003630 <_printf_common+0xa4>
 8003662:	3601      	adds	r6, #1
 8003664:	e7d9      	b.n	800361a <_printf_common+0x8e>
	...

08003668 <_printf_i>:
 8003668:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800366c:	460c      	mov	r4, r1
 800366e:	4691      	mov	r9, r2
 8003670:	7e27      	ldrb	r7, [r4, #24]
 8003672:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003674:	2f78      	cmp	r7, #120	; 0x78
 8003676:	4680      	mov	r8, r0
 8003678:	469a      	mov	sl, r3
 800367a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800367e:	d807      	bhi.n	8003690 <_printf_i+0x28>
 8003680:	2f62      	cmp	r7, #98	; 0x62
 8003682:	d80a      	bhi.n	800369a <_printf_i+0x32>
 8003684:	2f00      	cmp	r7, #0
 8003686:	f000 80d8 	beq.w	800383a <_printf_i+0x1d2>
 800368a:	2f58      	cmp	r7, #88	; 0x58
 800368c:	f000 80a3 	beq.w	80037d6 <_printf_i+0x16e>
 8003690:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003694:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003698:	e03a      	b.n	8003710 <_printf_i+0xa8>
 800369a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800369e:	2b15      	cmp	r3, #21
 80036a0:	d8f6      	bhi.n	8003690 <_printf_i+0x28>
 80036a2:	a001      	add	r0, pc, #4	; (adr r0, 80036a8 <_printf_i+0x40>)
 80036a4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80036a8:	08003701 	.word	0x08003701
 80036ac:	08003715 	.word	0x08003715
 80036b0:	08003691 	.word	0x08003691
 80036b4:	08003691 	.word	0x08003691
 80036b8:	08003691 	.word	0x08003691
 80036bc:	08003691 	.word	0x08003691
 80036c0:	08003715 	.word	0x08003715
 80036c4:	08003691 	.word	0x08003691
 80036c8:	08003691 	.word	0x08003691
 80036cc:	08003691 	.word	0x08003691
 80036d0:	08003691 	.word	0x08003691
 80036d4:	08003821 	.word	0x08003821
 80036d8:	08003745 	.word	0x08003745
 80036dc:	08003803 	.word	0x08003803
 80036e0:	08003691 	.word	0x08003691
 80036e4:	08003691 	.word	0x08003691
 80036e8:	08003843 	.word	0x08003843
 80036ec:	08003691 	.word	0x08003691
 80036f0:	08003745 	.word	0x08003745
 80036f4:	08003691 	.word	0x08003691
 80036f8:	08003691 	.word	0x08003691
 80036fc:	0800380b 	.word	0x0800380b
 8003700:	680b      	ldr	r3, [r1, #0]
 8003702:	1d1a      	adds	r2, r3, #4
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	600a      	str	r2, [r1, #0]
 8003708:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800370c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003710:	2301      	movs	r3, #1
 8003712:	e0a3      	b.n	800385c <_printf_i+0x1f4>
 8003714:	6825      	ldr	r5, [r4, #0]
 8003716:	6808      	ldr	r0, [r1, #0]
 8003718:	062e      	lsls	r6, r5, #24
 800371a:	f100 0304 	add.w	r3, r0, #4
 800371e:	d50a      	bpl.n	8003736 <_printf_i+0xce>
 8003720:	6805      	ldr	r5, [r0, #0]
 8003722:	600b      	str	r3, [r1, #0]
 8003724:	2d00      	cmp	r5, #0
 8003726:	da03      	bge.n	8003730 <_printf_i+0xc8>
 8003728:	232d      	movs	r3, #45	; 0x2d
 800372a:	426d      	negs	r5, r5
 800372c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003730:	485e      	ldr	r0, [pc, #376]	; (80038ac <_printf_i+0x244>)
 8003732:	230a      	movs	r3, #10
 8003734:	e019      	b.n	800376a <_printf_i+0x102>
 8003736:	f015 0f40 	tst.w	r5, #64	; 0x40
 800373a:	6805      	ldr	r5, [r0, #0]
 800373c:	600b      	str	r3, [r1, #0]
 800373e:	bf18      	it	ne
 8003740:	b22d      	sxthne	r5, r5
 8003742:	e7ef      	b.n	8003724 <_printf_i+0xbc>
 8003744:	680b      	ldr	r3, [r1, #0]
 8003746:	6825      	ldr	r5, [r4, #0]
 8003748:	1d18      	adds	r0, r3, #4
 800374a:	6008      	str	r0, [r1, #0]
 800374c:	0628      	lsls	r0, r5, #24
 800374e:	d501      	bpl.n	8003754 <_printf_i+0xec>
 8003750:	681d      	ldr	r5, [r3, #0]
 8003752:	e002      	b.n	800375a <_printf_i+0xf2>
 8003754:	0669      	lsls	r1, r5, #25
 8003756:	d5fb      	bpl.n	8003750 <_printf_i+0xe8>
 8003758:	881d      	ldrh	r5, [r3, #0]
 800375a:	4854      	ldr	r0, [pc, #336]	; (80038ac <_printf_i+0x244>)
 800375c:	2f6f      	cmp	r7, #111	; 0x6f
 800375e:	bf0c      	ite	eq
 8003760:	2308      	moveq	r3, #8
 8003762:	230a      	movne	r3, #10
 8003764:	2100      	movs	r1, #0
 8003766:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800376a:	6866      	ldr	r6, [r4, #4]
 800376c:	60a6      	str	r6, [r4, #8]
 800376e:	2e00      	cmp	r6, #0
 8003770:	bfa2      	ittt	ge
 8003772:	6821      	ldrge	r1, [r4, #0]
 8003774:	f021 0104 	bicge.w	r1, r1, #4
 8003778:	6021      	strge	r1, [r4, #0]
 800377a:	b90d      	cbnz	r5, 8003780 <_printf_i+0x118>
 800377c:	2e00      	cmp	r6, #0
 800377e:	d04d      	beq.n	800381c <_printf_i+0x1b4>
 8003780:	4616      	mov	r6, r2
 8003782:	fbb5 f1f3 	udiv	r1, r5, r3
 8003786:	fb03 5711 	mls	r7, r3, r1, r5
 800378a:	5dc7      	ldrb	r7, [r0, r7]
 800378c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003790:	462f      	mov	r7, r5
 8003792:	42bb      	cmp	r3, r7
 8003794:	460d      	mov	r5, r1
 8003796:	d9f4      	bls.n	8003782 <_printf_i+0x11a>
 8003798:	2b08      	cmp	r3, #8
 800379a:	d10b      	bne.n	80037b4 <_printf_i+0x14c>
 800379c:	6823      	ldr	r3, [r4, #0]
 800379e:	07df      	lsls	r7, r3, #31
 80037a0:	d508      	bpl.n	80037b4 <_printf_i+0x14c>
 80037a2:	6923      	ldr	r3, [r4, #16]
 80037a4:	6861      	ldr	r1, [r4, #4]
 80037a6:	4299      	cmp	r1, r3
 80037a8:	bfde      	ittt	le
 80037aa:	2330      	movle	r3, #48	; 0x30
 80037ac:	f806 3c01 	strble.w	r3, [r6, #-1]
 80037b0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80037b4:	1b92      	subs	r2, r2, r6
 80037b6:	6122      	str	r2, [r4, #16]
 80037b8:	f8cd a000 	str.w	sl, [sp]
 80037bc:	464b      	mov	r3, r9
 80037be:	aa03      	add	r2, sp, #12
 80037c0:	4621      	mov	r1, r4
 80037c2:	4640      	mov	r0, r8
 80037c4:	f7ff fee2 	bl	800358c <_printf_common>
 80037c8:	3001      	adds	r0, #1
 80037ca:	d14c      	bne.n	8003866 <_printf_i+0x1fe>
 80037cc:	f04f 30ff 	mov.w	r0, #4294967295
 80037d0:	b004      	add	sp, #16
 80037d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037d6:	4835      	ldr	r0, [pc, #212]	; (80038ac <_printf_i+0x244>)
 80037d8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80037dc:	6823      	ldr	r3, [r4, #0]
 80037de:	680e      	ldr	r6, [r1, #0]
 80037e0:	061f      	lsls	r7, r3, #24
 80037e2:	f856 5b04 	ldr.w	r5, [r6], #4
 80037e6:	600e      	str	r6, [r1, #0]
 80037e8:	d514      	bpl.n	8003814 <_printf_i+0x1ac>
 80037ea:	07d9      	lsls	r1, r3, #31
 80037ec:	bf44      	itt	mi
 80037ee:	f043 0320 	orrmi.w	r3, r3, #32
 80037f2:	6023      	strmi	r3, [r4, #0]
 80037f4:	b91d      	cbnz	r5, 80037fe <_printf_i+0x196>
 80037f6:	6823      	ldr	r3, [r4, #0]
 80037f8:	f023 0320 	bic.w	r3, r3, #32
 80037fc:	6023      	str	r3, [r4, #0]
 80037fe:	2310      	movs	r3, #16
 8003800:	e7b0      	b.n	8003764 <_printf_i+0xfc>
 8003802:	6823      	ldr	r3, [r4, #0]
 8003804:	f043 0320 	orr.w	r3, r3, #32
 8003808:	6023      	str	r3, [r4, #0]
 800380a:	2378      	movs	r3, #120	; 0x78
 800380c:	4828      	ldr	r0, [pc, #160]	; (80038b0 <_printf_i+0x248>)
 800380e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003812:	e7e3      	b.n	80037dc <_printf_i+0x174>
 8003814:	065e      	lsls	r6, r3, #25
 8003816:	bf48      	it	mi
 8003818:	b2ad      	uxthmi	r5, r5
 800381a:	e7e6      	b.n	80037ea <_printf_i+0x182>
 800381c:	4616      	mov	r6, r2
 800381e:	e7bb      	b.n	8003798 <_printf_i+0x130>
 8003820:	680b      	ldr	r3, [r1, #0]
 8003822:	6826      	ldr	r6, [r4, #0]
 8003824:	6960      	ldr	r0, [r4, #20]
 8003826:	1d1d      	adds	r5, r3, #4
 8003828:	600d      	str	r5, [r1, #0]
 800382a:	0635      	lsls	r5, r6, #24
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	d501      	bpl.n	8003834 <_printf_i+0x1cc>
 8003830:	6018      	str	r0, [r3, #0]
 8003832:	e002      	b.n	800383a <_printf_i+0x1d2>
 8003834:	0671      	lsls	r1, r6, #25
 8003836:	d5fb      	bpl.n	8003830 <_printf_i+0x1c8>
 8003838:	8018      	strh	r0, [r3, #0]
 800383a:	2300      	movs	r3, #0
 800383c:	6123      	str	r3, [r4, #16]
 800383e:	4616      	mov	r6, r2
 8003840:	e7ba      	b.n	80037b8 <_printf_i+0x150>
 8003842:	680b      	ldr	r3, [r1, #0]
 8003844:	1d1a      	adds	r2, r3, #4
 8003846:	600a      	str	r2, [r1, #0]
 8003848:	681e      	ldr	r6, [r3, #0]
 800384a:	6862      	ldr	r2, [r4, #4]
 800384c:	2100      	movs	r1, #0
 800384e:	4630      	mov	r0, r6
 8003850:	f7fc fcc6 	bl	80001e0 <memchr>
 8003854:	b108      	cbz	r0, 800385a <_printf_i+0x1f2>
 8003856:	1b80      	subs	r0, r0, r6
 8003858:	6060      	str	r0, [r4, #4]
 800385a:	6863      	ldr	r3, [r4, #4]
 800385c:	6123      	str	r3, [r4, #16]
 800385e:	2300      	movs	r3, #0
 8003860:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003864:	e7a8      	b.n	80037b8 <_printf_i+0x150>
 8003866:	6923      	ldr	r3, [r4, #16]
 8003868:	4632      	mov	r2, r6
 800386a:	4649      	mov	r1, r9
 800386c:	4640      	mov	r0, r8
 800386e:	47d0      	blx	sl
 8003870:	3001      	adds	r0, #1
 8003872:	d0ab      	beq.n	80037cc <_printf_i+0x164>
 8003874:	6823      	ldr	r3, [r4, #0]
 8003876:	079b      	lsls	r3, r3, #30
 8003878:	d413      	bmi.n	80038a2 <_printf_i+0x23a>
 800387a:	68e0      	ldr	r0, [r4, #12]
 800387c:	9b03      	ldr	r3, [sp, #12]
 800387e:	4298      	cmp	r0, r3
 8003880:	bfb8      	it	lt
 8003882:	4618      	movlt	r0, r3
 8003884:	e7a4      	b.n	80037d0 <_printf_i+0x168>
 8003886:	2301      	movs	r3, #1
 8003888:	4632      	mov	r2, r6
 800388a:	4649      	mov	r1, r9
 800388c:	4640      	mov	r0, r8
 800388e:	47d0      	blx	sl
 8003890:	3001      	adds	r0, #1
 8003892:	d09b      	beq.n	80037cc <_printf_i+0x164>
 8003894:	3501      	adds	r5, #1
 8003896:	68e3      	ldr	r3, [r4, #12]
 8003898:	9903      	ldr	r1, [sp, #12]
 800389a:	1a5b      	subs	r3, r3, r1
 800389c:	42ab      	cmp	r3, r5
 800389e:	dcf2      	bgt.n	8003886 <_printf_i+0x21e>
 80038a0:	e7eb      	b.n	800387a <_printf_i+0x212>
 80038a2:	2500      	movs	r5, #0
 80038a4:	f104 0619 	add.w	r6, r4, #25
 80038a8:	e7f5      	b.n	8003896 <_printf_i+0x22e>
 80038aa:	bf00      	nop
 80038ac:	08003b71 	.word	0x08003b71
 80038b0:	08003b82 	.word	0x08003b82

080038b4 <memcpy>:
 80038b4:	440a      	add	r2, r1
 80038b6:	4291      	cmp	r1, r2
 80038b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80038bc:	d100      	bne.n	80038c0 <memcpy+0xc>
 80038be:	4770      	bx	lr
 80038c0:	b510      	push	{r4, lr}
 80038c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80038c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80038ca:	4291      	cmp	r1, r2
 80038cc:	d1f9      	bne.n	80038c2 <memcpy+0xe>
 80038ce:	bd10      	pop	{r4, pc}

080038d0 <memmove>:
 80038d0:	4288      	cmp	r0, r1
 80038d2:	b510      	push	{r4, lr}
 80038d4:	eb01 0402 	add.w	r4, r1, r2
 80038d8:	d902      	bls.n	80038e0 <memmove+0x10>
 80038da:	4284      	cmp	r4, r0
 80038dc:	4623      	mov	r3, r4
 80038de:	d807      	bhi.n	80038f0 <memmove+0x20>
 80038e0:	1e43      	subs	r3, r0, #1
 80038e2:	42a1      	cmp	r1, r4
 80038e4:	d008      	beq.n	80038f8 <memmove+0x28>
 80038e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80038ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 80038ee:	e7f8      	b.n	80038e2 <memmove+0x12>
 80038f0:	4402      	add	r2, r0
 80038f2:	4601      	mov	r1, r0
 80038f4:	428a      	cmp	r2, r1
 80038f6:	d100      	bne.n	80038fa <memmove+0x2a>
 80038f8:	bd10      	pop	{r4, pc}
 80038fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80038fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003902:	e7f7      	b.n	80038f4 <memmove+0x24>

08003904 <_free_r>:
 8003904:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003906:	2900      	cmp	r1, #0
 8003908:	d048      	beq.n	800399c <_free_r+0x98>
 800390a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800390e:	9001      	str	r0, [sp, #4]
 8003910:	2b00      	cmp	r3, #0
 8003912:	f1a1 0404 	sub.w	r4, r1, #4
 8003916:	bfb8      	it	lt
 8003918:	18e4      	addlt	r4, r4, r3
 800391a:	f000 f8d3 	bl	8003ac4 <__malloc_lock>
 800391e:	4a20      	ldr	r2, [pc, #128]	; (80039a0 <_free_r+0x9c>)
 8003920:	9801      	ldr	r0, [sp, #4]
 8003922:	6813      	ldr	r3, [r2, #0]
 8003924:	4615      	mov	r5, r2
 8003926:	b933      	cbnz	r3, 8003936 <_free_r+0x32>
 8003928:	6063      	str	r3, [r4, #4]
 800392a:	6014      	str	r4, [r2, #0]
 800392c:	b003      	add	sp, #12
 800392e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003932:	f000 b8cd 	b.w	8003ad0 <__malloc_unlock>
 8003936:	42a3      	cmp	r3, r4
 8003938:	d90b      	bls.n	8003952 <_free_r+0x4e>
 800393a:	6821      	ldr	r1, [r4, #0]
 800393c:	1862      	adds	r2, r4, r1
 800393e:	4293      	cmp	r3, r2
 8003940:	bf04      	itt	eq
 8003942:	681a      	ldreq	r2, [r3, #0]
 8003944:	685b      	ldreq	r3, [r3, #4]
 8003946:	6063      	str	r3, [r4, #4]
 8003948:	bf04      	itt	eq
 800394a:	1852      	addeq	r2, r2, r1
 800394c:	6022      	streq	r2, [r4, #0]
 800394e:	602c      	str	r4, [r5, #0]
 8003950:	e7ec      	b.n	800392c <_free_r+0x28>
 8003952:	461a      	mov	r2, r3
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	b10b      	cbz	r3, 800395c <_free_r+0x58>
 8003958:	42a3      	cmp	r3, r4
 800395a:	d9fa      	bls.n	8003952 <_free_r+0x4e>
 800395c:	6811      	ldr	r1, [r2, #0]
 800395e:	1855      	adds	r5, r2, r1
 8003960:	42a5      	cmp	r5, r4
 8003962:	d10b      	bne.n	800397c <_free_r+0x78>
 8003964:	6824      	ldr	r4, [r4, #0]
 8003966:	4421      	add	r1, r4
 8003968:	1854      	adds	r4, r2, r1
 800396a:	42a3      	cmp	r3, r4
 800396c:	6011      	str	r1, [r2, #0]
 800396e:	d1dd      	bne.n	800392c <_free_r+0x28>
 8003970:	681c      	ldr	r4, [r3, #0]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	6053      	str	r3, [r2, #4]
 8003976:	4421      	add	r1, r4
 8003978:	6011      	str	r1, [r2, #0]
 800397a:	e7d7      	b.n	800392c <_free_r+0x28>
 800397c:	d902      	bls.n	8003984 <_free_r+0x80>
 800397e:	230c      	movs	r3, #12
 8003980:	6003      	str	r3, [r0, #0]
 8003982:	e7d3      	b.n	800392c <_free_r+0x28>
 8003984:	6825      	ldr	r5, [r4, #0]
 8003986:	1961      	adds	r1, r4, r5
 8003988:	428b      	cmp	r3, r1
 800398a:	bf04      	itt	eq
 800398c:	6819      	ldreq	r1, [r3, #0]
 800398e:	685b      	ldreq	r3, [r3, #4]
 8003990:	6063      	str	r3, [r4, #4]
 8003992:	bf04      	itt	eq
 8003994:	1949      	addeq	r1, r1, r5
 8003996:	6021      	streq	r1, [r4, #0]
 8003998:	6054      	str	r4, [r2, #4]
 800399a:	e7c7      	b.n	800392c <_free_r+0x28>
 800399c:	b003      	add	sp, #12
 800399e:	bd30      	pop	{r4, r5, pc}
 80039a0:	20000090 	.word	0x20000090

080039a4 <_malloc_r>:
 80039a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039a6:	1ccd      	adds	r5, r1, #3
 80039a8:	f025 0503 	bic.w	r5, r5, #3
 80039ac:	3508      	adds	r5, #8
 80039ae:	2d0c      	cmp	r5, #12
 80039b0:	bf38      	it	cc
 80039b2:	250c      	movcc	r5, #12
 80039b4:	2d00      	cmp	r5, #0
 80039b6:	4606      	mov	r6, r0
 80039b8:	db01      	blt.n	80039be <_malloc_r+0x1a>
 80039ba:	42a9      	cmp	r1, r5
 80039bc:	d903      	bls.n	80039c6 <_malloc_r+0x22>
 80039be:	230c      	movs	r3, #12
 80039c0:	6033      	str	r3, [r6, #0]
 80039c2:	2000      	movs	r0, #0
 80039c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039c6:	f000 f87d 	bl	8003ac4 <__malloc_lock>
 80039ca:	4921      	ldr	r1, [pc, #132]	; (8003a50 <_malloc_r+0xac>)
 80039cc:	680a      	ldr	r2, [r1, #0]
 80039ce:	4614      	mov	r4, r2
 80039d0:	b99c      	cbnz	r4, 80039fa <_malloc_r+0x56>
 80039d2:	4f20      	ldr	r7, [pc, #128]	; (8003a54 <_malloc_r+0xb0>)
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	b923      	cbnz	r3, 80039e2 <_malloc_r+0x3e>
 80039d8:	4621      	mov	r1, r4
 80039da:	4630      	mov	r0, r6
 80039dc:	f000 f862 	bl	8003aa4 <_sbrk_r>
 80039e0:	6038      	str	r0, [r7, #0]
 80039e2:	4629      	mov	r1, r5
 80039e4:	4630      	mov	r0, r6
 80039e6:	f000 f85d 	bl	8003aa4 <_sbrk_r>
 80039ea:	1c43      	adds	r3, r0, #1
 80039ec:	d123      	bne.n	8003a36 <_malloc_r+0x92>
 80039ee:	230c      	movs	r3, #12
 80039f0:	6033      	str	r3, [r6, #0]
 80039f2:	4630      	mov	r0, r6
 80039f4:	f000 f86c 	bl	8003ad0 <__malloc_unlock>
 80039f8:	e7e3      	b.n	80039c2 <_malloc_r+0x1e>
 80039fa:	6823      	ldr	r3, [r4, #0]
 80039fc:	1b5b      	subs	r3, r3, r5
 80039fe:	d417      	bmi.n	8003a30 <_malloc_r+0x8c>
 8003a00:	2b0b      	cmp	r3, #11
 8003a02:	d903      	bls.n	8003a0c <_malloc_r+0x68>
 8003a04:	6023      	str	r3, [r4, #0]
 8003a06:	441c      	add	r4, r3
 8003a08:	6025      	str	r5, [r4, #0]
 8003a0a:	e004      	b.n	8003a16 <_malloc_r+0x72>
 8003a0c:	6863      	ldr	r3, [r4, #4]
 8003a0e:	42a2      	cmp	r2, r4
 8003a10:	bf0c      	ite	eq
 8003a12:	600b      	streq	r3, [r1, #0]
 8003a14:	6053      	strne	r3, [r2, #4]
 8003a16:	4630      	mov	r0, r6
 8003a18:	f000 f85a 	bl	8003ad0 <__malloc_unlock>
 8003a1c:	f104 000b 	add.w	r0, r4, #11
 8003a20:	1d23      	adds	r3, r4, #4
 8003a22:	f020 0007 	bic.w	r0, r0, #7
 8003a26:	1ac2      	subs	r2, r0, r3
 8003a28:	d0cc      	beq.n	80039c4 <_malloc_r+0x20>
 8003a2a:	1a1b      	subs	r3, r3, r0
 8003a2c:	50a3      	str	r3, [r4, r2]
 8003a2e:	e7c9      	b.n	80039c4 <_malloc_r+0x20>
 8003a30:	4622      	mov	r2, r4
 8003a32:	6864      	ldr	r4, [r4, #4]
 8003a34:	e7cc      	b.n	80039d0 <_malloc_r+0x2c>
 8003a36:	1cc4      	adds	r4, r0, #3
 8003a38:	f024 0403 	bic.w	r4, r4, #3
 8003a3c:	42a0      	cmp	r0, r4
 8003a3e:	d0e3      	beq.n	8003a08 <_malloc_r+0x64>
 8003a40:	1a21      	subs	r1, r4, r0
 8003a42:	4630      	mov	r0, r6
 8003a44:	f000 f82e 	bl	8003aa4 <_sbrk_r>
 8003a48:	3001      	adds	r0, #1
 8003a4a:	d1dd      	bne.n	8003a08 <_malloc_r+0x64>
 8003a4c:	e7cf      	b.n	80039ee <_malloc_r+0x4a>
 8003a4e:	bf00      	nop
 8003a50:	20000090 	.word	0x20000090
 8003a54:	20000094 	.word	0x20000094

08003a58 <_realloc_r>:
 8003a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a5a:	4607      	mov	r7, r0
 8003a5c:	4614      	mov	r4, r2
 8003a5e:	460e      	mov	r6, r1
 8003a60:	b921      	cbnz	r1, 8003a6c <_realloc_r+0x14>
 8003a62:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003a66:	4611      	mov	r1, r2
 8003a68:	f7ff bf9c 	b.w	80039a4 <_malloc_r>
 8003a6c:	b922      	cbnz	r2, 8003a78 <_realloc_r+0x20>
 8003a6e:	f7ff ff49 	bl	8003904 <_free_r>
 8003a72:	4625      	mov	r5, r4
 8003a74:	4628      	mov	r0, r5
 8003a76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a78:	f000 f830 	bl	8003adc <_malloc_usable_size_r>
 8003a7c:	42a0      	cmp	r0, r4
 8003a7e:	d20f      	bcs.n	8003aa0 <_realloc_r+0x48>
 8003a80:	4621      	mov	r1, r4
 8003a82:	4638      	mov	r0, r7
 8003a84:	f7ff ff8e 	bl	80039a4 <_malloc_r>
 8003a88:	4605      	mov	r5, r0
 8003a8a:	2800      	cmp	r0, #0
 8003a8c:	d0f2      	beq.n	8003a74 <_realloc_r+0x1c>
 8003a8e:	4631      	mov	r1, r6
 8003a90:	4622      	mov	r2, r4
 8003a92:	f7ff ff0f 	bl	80038b4 <memcpy>
 8003a96:	4631      	mov	r1, r6
 8003a98:	4638      	mov	r0, r7
 8003a9a:	f7ff ff33 	bl	8003904 <_free_r>
 8003a9e:	e7e9      	b.n	8003a74 <_realloc_r+0x1c>
 8003aa0:	4635      	mov	r5, r6
 8003aa2:	e7e7      	b.n	8003a74 <_realloc_r+0x1c>

08003aa4 <_sbrk_r>:
 8003aa4:	b538      	push	{r3, r4, r5, lr}
 8003aa6:	4d06      	ldr	r5, [pc, #24]	; (8003ac0 <_sbrk_r+0x1c>)
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	4604      	mov	r4, r0
 8003aac:	4608      	mov	r0, r1
 8003aae:	602b      	str	r3, [r5, #0]
 8003ab0:	f7fc ffdc 	bl	8000a6c <_sbrk>
 8003ab4:	1c43      	adds	r3, r0, #1
 8003ab6:	d102      	bne.n	8003abe <_sbrk_r+0x1a>
 8003ab8:	682b      	ldr	r3, [r5, #0]
 8003aba:	b103      	cbz	r3, 8003abe <_sbrk_r+0x1a>
 8003abc:	6023      	str	r3, [r4, #0]
 8003abe:	bd38      	pop	{r3, r4, r5, pc}
 8003ac0:	2000014c 	.word	0x2000014c

08003ac4 <__malloc_lock>:
 8003ac4:	4801      	ldr	r0, [pc, #4]	; (8003acc <__malloc_lock+0x8>)
 8003ac6:	f000 b811 	b.w	8003aec <__retarget_lock_acquire_recursive>
 8003aca:	bf00      	nop
 8003acc:	20000154 	.word	0x20000154

08003ad0 <__malloc_unlock>:
 8003ad0:	4801      	ldr	r0, [pc, #4]	; (8003ad8 <__malloc_unlock+0x8>)
 8003ad2:	f000 b80c 	b.w	8003aee <__retarget_lock_release_recursive>
 8003ad6:	bf00      	nop
 8003ad8:	20000154 	.word	0x20000154

08003adc <_malloc_usable_size_r>:
 8003adc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ae0:	1f18      	subs	r0, r3, #4
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	bfbc      	itt	lt
 8003ae6:	580b      	ldrlt	r3, [r1, r0]
 8003ae8:	18c0      	addlt	r0, r0, r3
 8003aea:	4770      	bx	lr

08003aec <__retarget_lock_acquire_recursive>:
 8003aec:	4770      	bx	lr

08003aee <__retarget_lock_release_recursive>:
 8003aee:	4770      	bx	lr

08003af0 <_init>:
 8003af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003af2:	bf00      	nop
 8003af4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003af6:	bc08      	pop	{r3}
 8003af8:	469e      	mov	lr, r3
 8003afa:	4770      	bx	lr

08003afc <_fini>:
 8003afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003afe:	bf00      	nop
 8003b00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b02:	bc08      	pop	{r3}
 8003b04:	469e      	mov	lr, r3
 8003b06:	4770      	bx	lr
