# aws-fpga-opencl

These are examples developed in Xilinx SDAccel. This Makefile should
download and run all necessary code (dependencies) to simulate and build FPGA bitstream.

## Examples
1. `vadd` vector addition
1. `dataflow_loop` dataflow loop
1. `dataflow_stream` dataflow stream
