@W: BN132 :"c:\users\thipo\onedrive\documents\devtlhx\fpga\icecube_project\ultralite_bldc_drv\top.v":187:0:187:5|Removing sequential instance PWM_R because it is equivalent to instance PWM_G. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\thipo\onedrive\documents\devtlhx\fpga\icecube_project\ultralite_bldc_drv\top.v":187:0:187:5|Removing sequential instance PWM_G because it is equivalent to instance PWM_B. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX1039 :"c:\users\thipo\onedrive\documents\devtlhx\fpga\icecube_project\ultralite_bldc_drv\top.v":233:0:233:5|User-specified initial value defined for instance soft_SBADRi[3:0] is being ignored. 
@W: FX1039 :"c:\users\thipo\onedrive\documents\devtlhx\fpga\icecube_project\ultralite_bldc_drv\top.v":187:0:187:5|User-specified initial value defined for instance PWM_B is being ignored. 
@W: MT246 :"c:\users\thipo\onedrive\documents\devtlhx\fpga\icecube_project\ultralite_bldc_drv\top.v":113:2:113:9|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\thipo\onedrive\documents\devtlhx\fpga\icecube_project\ultralite_bldc_drv\top.v":52:2:52:8|Blackbox SB_RGBA_DRV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock top|sysclk_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:sysclk"
