

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0'
================================================================
* Date:           Wed Oct 18 15:01:02 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.028|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.72>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 3 'read' 'data_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %data_V_read_2 to i16" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%r_V_cast3 = sext i16 %tmp to i25" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5 'sext' 'r_V_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r_V_cast4 = sext i16 %tmp to i23" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6 'sext' 'r_V_cast4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_V_cast5 = sext i16 %tmp to i24" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7 'sext' 'r_V_cast5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r_V_cast = sext i16 %tmp to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8 'sext' 'r_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.72ns)   --->   "%r_V_s = mul i26 -694, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 9 'mul' 'r_V_s' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_s, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 10 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.72ns)   --->   "%r_V_10_0_1 = mul i26 793, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 11 'mul' 'r_V_10_0_1' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_33_0_1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_0_1, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 12 'partselect' 'tmp_33_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.72ns)   --->   "%r_V_10_0_2 = mul i23 -38, %r_V_cast4" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 13 'mul' 'r_V_10_0_2' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_s = call i13 @_ssdm_op_PartSelect.i13.i23.i32.i32(i23 %r_V_10_0_2, i32 10, i32 22)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 14 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.72ns)   --->   "%r_V_10_0_3 = mul i26 -834, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 15 'mul' 'r_V_10_0_3' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_33_0_3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_0_3, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 16 'partselect' 'tmp_33_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.72ns)   --->   "%r_V_10_0_4 = mul i25 -161, %r_V_cast3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 17 'mul' 'r_V_10_0_4' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_21 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %r_V_10_0_4, i32 10, i32 24)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 18 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (3.72ns)   --->   "%r_V_10_0_5 = mul i24 122, %r_V_cast5" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 19 'mul' 'r_V_10_0_5' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_27 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %r_V_10_0_5, i32 10, i32 23)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 20 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.72ns)   --->   "%r_V_10_0_6 = mul i26 294, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 21 'mul' 'r_V_10_0_6' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_33_0_6 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_0_6, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'partselect' 'tmp_33_0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %data_V_read_2, i32 16, i32 31)" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 23 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%r_V_1_cast = sext i16 %tmp_2 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'sext' 'r_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.72ns)   --->   "%r_V_10_1_1 = mul i26 -466, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 25 'mul' 'r_V_10_1_1' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_33_1_1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_1_1, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 26 'partselect' 'tmp_33_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.72ns)   --->   "%r_V_10_1_2 = mul i26 -1194, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 27 'mul' 'r_V_10_1_2' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_33_1_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_1_2, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 28 'partselect' 'tmp_33_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.72ns)   --->   "%r_V_10_1_3 = mul i26 404, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 29 'mul' 'r_V_10_1_3' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_33_1_3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_1_3, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 30 'partselect' 'tmp_33_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (3.72ns)   --->   "%r_V_10_1_4 = mul i26 -595, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 31 'mul' 'r_V_10_1_4' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_33_1_4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_1_4, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 32 'partselect' 'tmp_33_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (3.72ns)   --->   "%r_V_10_1_6 = mul i26 1180, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'mul' 'r_V_10_1_6' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_33_1_6 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_1_6, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'partselect' 'tmp_33_1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (3.72ns)   --->   "%r_V_10_1_7 = mul i26 -322, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'mul' 'r_V_10_1_7' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_33_1_7 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_1_7, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'partselect' 'tmp_33_1_7' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.02>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:26]   --->   Operation 37 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 16, [4 x i8]* @p_str9, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 38 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_20 = sext i13 %tmp_s to i16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'sext' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_22 = sext i15 %tmp_21 to i16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'sext' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_30_cast = sext i14 %tmp_27 to i15" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'sext' 'tmp_30_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl3 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp, i10 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl5 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp, i8 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl5_cast = sext i24 %p_shl5 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'sext' 'p_shl5_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.43ns)   --->   "%r_V_10_0_7 = sub i26 %p_shl5_cast, %p_shl3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'sub' 'r_V_10_0_7' <Predicate = true> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_33_0_7 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_0_7, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'partselect' 'tmp_33_0_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%r_V_1_cast3 = sext i16 %tmp_2 to i20" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'sext' 'r_V_1_cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_shl2 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %tmp_2, i3 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl2_cast = sext i19 %p_shl2 to i20" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'sext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.34ns)   --->   "%r_V_10_1 = add i20 %r_V_1_cast3, %p_shl2_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'add' 'r_V_10_1' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_28 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_10_1, i32 10, i32 19)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_35_cast = sext i10 %tmp_28 to i11" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'sext' 'tmp_35_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_2, i5 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl_cast = sext i21 %p_shl to i22" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'sext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl1 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_2, i2 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl1_cast = sext i18 %p_shl1 to i22" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'sext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.37ns)   --->   "%r_V_10_1_5 = sub i22 %p_shl1_cast, %p_shl_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'sub' 'r_V_10_1_5' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_29 = call i12 @_ssdm_op_PartSelect.i12.i22.i32.i32(i22 %r_V_10_1_5, i32 10, i32 21)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_39_cast = sext i12 %tmp_29 to i13" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'sext' 'tmp_39_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.34ns)   --->   "%tmp6 = add i11 -69, %tmp_35_cast" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 60 'add' 'tmp6' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp6_cast = sext i11 %tmp6 to i16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 61 'sext' 'tmp6_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.30ns)   --->   "%res_0_V_write_assign = add i16 %tmp_3, %tmp6_cast" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 62 'add' 'res_0_V_write_assign' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i16 -75, %tmp_33_1_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 63 'add' 'tmp7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%acc_1_V = add i16 %tmp_33_0_1, %tmp7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 64 'add' 'acc_1_V' <Predicate = true> <Delay = 2.04> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp8 = add i16 379, %tmp_33_1_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 65 'add' 'tmp8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%acc_2_V = add i16 %tmp_20, %tmp8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 66 'add' 'acc_2_V' <Predicate = true> <Delay = 2.04> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp9 = add i16 160, %tmp_33_1_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 67 'add' 'tmp9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%acc_3_V = add i16 %tmp_33_0_3, %tmp9" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 68 'add' 'acc_3_V' <Predicate = true> <Delay = 2.04> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = add i16 -16, %tmp_33_1_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 69 'add' 'tmp10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%acc_4_V = add i16 %tmp_22, %tmp10" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 70 'add' 'acc_4_V' <Predicate = true> <Delay = 2.04> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (1.33ns)   --->   "%tmp11 = add i13 -69, %tmp_39_cast" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 71 'add' 'tmp11' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp11_cast = sext i13 %tmp11 to i15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 72 'sext' 'tmp11_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.32ns)   --->   "%acc_5_V = add i15 %tmp_30_cast, %tmp11_cast" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 73 'add' 'acc_5_V' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%acc_5_V_cast = sext i15 %acc_5_V to i16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 74 'sext' 'acc_5_V_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp12 = add i16 1069, %tmp_33_1_6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 75 'add' 'tmp12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%acc_6_V = add i16 %tmp_33_0_6, %tmp12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 76 'add' 'acc_6_V' <Predicate = true> <Delay = 2.04> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp13 = add i16 -134, %tmp_33_1_7" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 77 'add' 'tmp13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%acc_7_V = add i16 %tmp_33_0_7, %tmp13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 78 'add' 'acc_7_V' <Predicate = true> <Delay = 2.04> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %res_0_V_write_assign, 0" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 79 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %acc_1_V, 1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 80 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %acc_2_V, 2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 81 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %acc_3_V, 3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 82 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %acc_4_V, 4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 83 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %acc_5_V_cast, 5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 84 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %acc_6_V, 6" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 85 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %acc_7_V, 7" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 86 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 87 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V_read_2        (read             ) [ 000]
tmp                  (trunc            ) [ 011]
r_V_cast3            (sext             ) [ 000]
r_V_cast4            (sext             ) [ 000]
r_V_cast5            (sext             ) [ 000]
r_V_cast             (sext             ) [ 000]
r_V_s                (mul              ) [ 000]
tmp_3                (partselect       ) [ 011]
r_V_10_0_1           (mul              ) [ 000]
tmp_33_0_1           (partselect       ) [ 011]
r_V_10_0_2           (mul              ) [ 000]
tmp_s                (partselect       ) [ 011]
r_V_10_0_3           (mul              ) [ 000]
tmp_33_0_3           (partselect       ) [ 011]
r_V_10_0_4           (mul              ) [ 000]
tmp_21               (partselect       ) [ 011]
r_V_10_0_5           (mul              ) [ 000]
tmp_27               (partselect       ) [ 011]
r_V_10_0_6           (mul              ) [ 000]
tmp_33_0_6           (partselect       ) [ 011]
tmp_2                (partselect       ) [ 011]
r_V_1_cast           (sext             ) [ 000]
r_V_10_1_1           (mul              ) [ 000]
tmp_33_1_1           (partselect       ) [ 011]
r_V_10_1_2           (mul              ) [ 000]
tmp_33_1_2           (partselect       ) [ 011]
r_V_10_1_3           (mul              ) [ 000]
tmp_33_1_3           (partselect       ) [ 011]
r_V_10_1_4           (mul              ) [ 000]
tmp_33_1_4           (partselect       ) [ 011]
r_V_10_1_6           (mul              ) [ 000]
tmp_33_1_6           (partselect       ) [ 011]
r_V_10_1_7           (mul              ) [ 000]
tmp_33_1_7           (partselect       ) [ 011]
StgValue_37          (specpipeline     ) [ 000]
StgValue_38          (specresourcelimit) [ 000]
tmp_20               (sext             ) [ 000]
tmp_22               (sext             ) [ 000]
tmp_30_cast          (sext             ) [ 000]
p_shl3               (bitconcatenate   ) [ 000]
p_shl5               (bitconcatenate   ) [ 000]
p_shl5_cast          (sext             ) [ 000]
r_V_10_0_7           (sub              ) [ 000]
tmp_33_0_7           (partselect       ) [ 000]
r_V_1_cast3          (sext             ) [ 000]
p_shl2               (bitconcatenate   ) [ 000]
p_shl2_cast          (sext             ) [ 000]
r_V_10_1             (add              ) [ 000]
tmp_28               (partselect       ) [ 000]
tmp_35_cast          (sext             ) [ 000]
p_shl                (bitconcatenate   ) [ 000]
p_shl_cast           (sext             ) [ 000]
p_shl1               (bitconcatenate   ) [ 000]
p_shl1_cast          (sext             ) [ 000]
r_V_10_1_5           (sub              ) [ 000]
tmp_29               (partselect       ) [ 000]
tmp_39_cast          (sext             ) [ 000]
tmp6                 (add              ) [ 000]
tmp6_cast            (sext             ) [ 000]
res_0_V_write_assign (add              ) [ 000]
tmp7                 (add              ) [ 000]
acc_1_V              (add              ) [ 000]
tmp8                 (add              ) [ 000]
acc_2_V              (add              ) [ 000]
tmp9                 (add              ) [ 000]
acc_3_V              (add              ) [ 000]
tmp10                (add              ) [ 000]
acc_4_V              (add              ) [ 000]
tmp11                (add              ) [ 000]
tmp11_cast           (sext             ) [ 000]
acc_5_V              (add              ) [ 000]
acc_5_V_cast         (sext             ) [ 000]
tmp12                (add              ) [ 000]
acc_6_V              (add              ) [ 000]
tmp13                (add              ) [ 000]
acc_7_V              (add              ) [ 000]
mrv                  (insertvalue      ) [ 000]
mrv_1                (insertvalue      ) [ 000]
mrv_2                (insertvalue      ) [ 000]
mrv_3                (insertvalue      ) [ 000]
mrv_4                (insertvalue      ) [ 000]
mrv_5                (insertvalue      ) [ 000]
mrv_6                (insertvalue      ) [ 000]
mrv_7                (insertvalue      ) [ 000]
StgValue_87          (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i16.i5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="data_V_read_2_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read_2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="r_V_10_0_6_fu_118">
<pin_list>
<pin id="990" dir="0" index="0" bw="10" slack="0"/>
<pin id="991" dir="0" index="1" bw="16" slack="0"/>
<pin id="992" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_0_6/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="r_V_s_fu_119">
<pin_list>
<pin id="966" dir="0" index="0" bw="11" slack="0"/>
<pin id="967" dir="0" index="1" bw="16" slack="0"/>
<pin id="968" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_s/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="r_V_10_0_4_fu_120">
<pin_list>
<pin id="982" dir="0" index="0" bw="9" slack="0"/>
<pin id="983" dir="0" index="1" bw="16" slack="0"/>
<pin id="984" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_0_4/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="r_V_10_1_3_fu_121">
<pin_list>
<pin id="1002" dir="0" index="0" bw="10" slack="0"/>
<pin id="1003" dir="0" index="1" bw="16" slack="0"/>
<pin id="1004" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_3/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="r_V_10_1_6_fu_122">
<pin_list>
<pin id="1010" dir="0" index="0" bw="12" slack="0"/>
<pin id="1011" dir="0" index="1" bw="16" slack="0"/>
<pin id="1012" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_6/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="r_V_10_1_1_fu_124">
<pin_list>
<pin id="994" dir="0" index="0" bw="10" slack="0"/>
<pin id="995" dir="0" index="1" bw="16" slack="0"/>
<pin id="996" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_1/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="r_V_10_1_7_fu_125">
<pin_list>
<pin id="1014" dir="0" index="0" bw="10" slack="0"/>
<pin id="1015" dir="0" index="1" bw="16" slack="0"/>
<pin id="1016" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_7/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="r_V_10_0_1_fu_126">
<pin_list>
<pin id="970" dir="0" index="0" bw="11" slack="0"/>
<pin id="971" dir="0" index="1" bw="16" slack="0"/>
<pin id="972" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_0_1/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="r_V_10_1_2_fu_127">
<pin_list>
<pin id="998" dir="0" index="0" bw="12" slack="0"/>
<pin id="999" dir="0" index="1" bw="16" slack="0"/>
<pin id="1000" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_2/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="r_V_10_0_2_fu_130">
<pin_list>
<pin id="974" dir="0" index="0" bw="7" slack="0"/>
<pin id="975" dir="0" index="1" bw="16" slack="0"/>
<pin id="976" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_0_2/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="r_V_10_0_3_fu_131">
<pin_list>
<pin id="978" dir="0" index="0" bw="11" slack="0"/>
<pin id="979" dir="0" index="1" bw="16" slack="0"/>
<pin id="980" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_0_3/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="r_V_10_0_5_fu_132">
<pin_list>
<pin id="986" dir="0" index="0" bw="8" slack="0"/>
<pin id="987" dir="0" index="1" bw="16" slack="0"/>
<pin id="988" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_0_5/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="r_V_10_1_4_fu_133">
<pin_list>
<pin id="1006" dir="0" index="0" bw="11" slack="0"/>
<pin id="1007" dir="0" index="1" bw="16" slack="0"/>
<pin id="1008" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_4/1 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="tmp_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="0"/>
<pin id="1060" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="r_V_cast3_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="16" slack="0"/>
<pin id="1064" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_cast3/1 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="r_V_cast4_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="16" slack="0"/>
<pin id="1069" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_cast4/1 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="r_V_cast5_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="16" slack="0"/>
<pin id="1074" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_cast5/1 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="r_V_cast_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="16" slack="0"/>
<pin id="1079" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_cast/1 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="tmp_3_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="16" slack="0"/>
<pin id="1087" dir="0" index="1" bw="26" slack="0"/>
<pin id="1088" dir="0" index="2" bw="5" slack="0"/>
<pin id="1089" dir="0" index="3" bw="6" slack="0"/>
<pin id="1090" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="tmp_33_0_1_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="16" slack="0"/>
<pin id="1097" dir="0" index="1" bw="26" slack="0"/>
<pin id="1098" dir="0" index="2" bw="5" slack="0"/>
<pin id="1099" dir="0" index="3" bw="6" slack="0"/>
<pin id="1100" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_0_1/1 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="tmp_s_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="13" slack="0"/>
<pin id="1107" dir="0" index="1" bw="23" slack="0"/>
<pin id="1108" dir="0" index="2" bw="5" slack="0"/>
<pin id="1109" dir="0" index="3" bw="6" slack="0"/>
<pin id="1110" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="tmp_33_0_3_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="16" slack="0"/>
<pin id="1117" dir="0" index="1" bw="26" slack="0"/>
<pin id="1118" dir="0" index="2" bw="5" slack="0"/>
<pin id="1119" dir="0" index="3" bw="6" slack="0"/>
<pin id="1120" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_0_3/1 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="tmp_21_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="15" slack="0"/>
<pin id="1127" dir="0" index="1" bw="25" slack="0"/>
<pin id="1128" dir="0" index="2" bw="5" slack="0"/>
<pin id="1129" dir="0" index="3" bw="6" slack="0"/>
<pin id="1130" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="tmp_27_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="14" slack="0"/>
<pin id="1137" dir="0" index="1" bw="24" slack="0"/>
<pin id="1138" dir="0" index="2" bw="5" slack="0"/>
<pin id="1139" dir="0" index="3" bw="6" slack="0"/>
<pin id="1140" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/1 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="tmp_33_0_6_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="16" slack="0"/>
<pin id="1147" dir="0" index="1" bw="26" slack="0"/>
<pin id="1148" dir="0" index="2" bw="5" slack="0"/>
<pin id="1149" dir="0" index="3" bw="6" slack="0"/>
<pin id="1150" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_0_6/1 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="tmp_2_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="16" slack="0"/>
<pin id="1157" dir="0" index="1" bw="32" slack="0"/>
<pin id="1158" dir="0" index="2" bw="6" slack="0"/>
<pin id="1159" dir="0" index="3" bw="6" slack="0"/>
<pin id="1160" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="r_V_1_cast_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="16" slack="0"/>
<pin id="1167" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_1_cast/1 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="tmp_33_1_1_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="16" slack="0"/>
<pin id="1177" dir="0" index="1" bw="26" slack="0"/>
<pin id="1178" dir="0" index="2" bw="5" slack="0"/>
<pin id="1179" dir="0" index="3" bw="6" slack="0"/>
<pin id="1180" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_1_1/1 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="tmp_33_1_2_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="16" slack="0"/>
<pin id="1187" dir="0" index="1" bw="26" slack="0"/>
<pin id="1188" dir="0" index="2" bw="5" slack="0"/>
<pin id="1189" dir="0" index="3" bw="6" slack="0"/>
<pin id="1190" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_1_2/1 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="tmp_33_1_3_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="16" slack="0"/>
<pin id="1197" dir="0" index="1" bw="26" slack="0"/>
<pin id="1198" dir="0" index="2" bw="5" slack="0"/>
<pin id="1199" dir="0" index="3" bw="6" slack="0"/>
<pin id="1200" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_1_3/1 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="tmp_33_1_4_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="16" slack="0"/>
<pin id="1207" dir="0" index="1" bw="26" slack="0"/>
<pin id="1208" dir="0" index="2" bw="5" slack="0"/>
<pin id="1209" dir="0" index="3" bw="6" slack="0"/>
<pin id="1210" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_1_4/1 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="tmp_33_1_6_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="16" slack="0"/>
<pin id="1217" dir="0" index="1" bw="26" slack="0"/>
<pin id="1218" dir="0" index="2" bw="5" slack="0"/>
<pin id="1219" dir="0" index="3" bw="6" slack="0"/>
<pin id="1220" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_1_6/1 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="tmp_33_1_7_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="16" slack="0"/>
<pin id="1227" dir="0" index="1" bw="26" slack="0"/>
<pin id="1228" dir="0" index="2" bw="5" slack="0"/>
<pin id="1229" dir="0" index="3" bw="6" slack="0"/>
<pin id="1230" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_1_7/1 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="tmp_20_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="13" slack="1"/>
<pin id="1237" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="tmp_22_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="15" slack="1"/>
<pin id="1240" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="tmp_30_cast_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="14" slack="1"/>
<pin id="1243" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_30_cast/2 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="p_shl3_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="26" slack="0"/>
<pin id="1246" dir="0" index="1" bw="16" slack="1"/>
<pin id="1247" dir="0" index="2" bw="1" slack="0"/>
<pin id="1248" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/2 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="p_shl5_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="24" slack="0"/>
<pin id="1253" dir="0" index="1" bw="16" slack="1"/>
<pin id="1254" dir="0" index="2" bw="1" slack="0"/>
<pin id="1255" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/2 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="p_shl5_cast_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="24" slack="0"/>
<pin id="1260" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl5_cast/2 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="r_V_10_0_7_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="24" slack="0"/>
<pin id="1264" dir="0" index="1" bw="26" slack="0"/>
<pin id="1265" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_10_0_7/2 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="tmp_33_0_7_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="16" slack="0"/>
<pin id="1270" dir="0" index="1" bw="26" slack="0"/>
<pin id="1271" dir="0" index="2" bw="5" slack="0"/>
<pin id="1272" dir="0" index="3" bw="6" slack="0"/>
<pin id="1273" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_0_7/2 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="r_V_1_cast3_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="16" slack="1"/>
<pin id="1280" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_1_cast3/2 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="p_shl2_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="19" slack="0"/>
<pin id="1283" dir="0" index="1" bw="16" slack="1"/>
<pin id="1284" dir="0" index="2" bw="1" slack="0"/>
<pin id="1285" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/2 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="p_shl2_cast_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="19" slack="0"/>
<pin id="1290" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="r_V_10_1_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="16" slack="0"/>
<pin id="1294" dir="0" index="1" bw="19" slack="0"/>
<pin id="1295" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_10_1/2 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="tmp_28_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="10" slack="0"/>
<pin id="1300" dir="0" index="1" bw="20" slack="0"/>
<pin id="1301" dir="0" index="2" bw="5" slack="0"/>
<pin id="1302" dir="0" index="3" bw="6" slack="0"/>
<pin id="1303" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="tmp_35_cast_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="10" slack="0"/>
<pin id="1310" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_35_cast/2 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="p_shl_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="21" slack="0"/>
<pin id="1314" dir="0" index="1" bw="16" slack="1"/>
<pin id="1315" dir="0" index="2" bw="1" slack="0"/>
<pin id="1316" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="p_shl_cast_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="21" slack="0"/>
<pin id="1321" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="p_shl1_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="18" slack="0"/>
<pin id="1325" dir="0" index="1" bw="16" slack="1"/>
<pin id="1326" dir="0" index="2" bw="1" slack="0"/>
<pin id="1327" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="p_shl1_cast_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="18" slack="0"/>
<pin id="1332" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="r_V_10_1_5_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="18" slack="0"/>
<pin id="1336" dir="0" index="1" bw="21" slack="0"/>
<pin id="1337" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_10_1_5/2 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="tmp_29_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="12" slack="0"/>
<pin id="1342" dir="0" index="1" bw="22" slack="0"/>
<pin id="1343" dir="0" index="2" bw="5" slack="0"/>
<pin id="1344" dir="0" index="3" bw="6" slack="0"/>
<pin id="1345" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="tmp_39_cast_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="12" slack="0"/>
<pin id="1352" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_39_cast/2 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="tmp6_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="8" slack="0"/>
<pin id="1356" dir="0" index="1" bw="10" slack="0"/>
<pin id="1357" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/2 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="tmp6_cast_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="11" slack="0"/>
<pin id="1362" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp6_cast/2 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="res_0_V_write_assign_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="16" slack="1"/>
<pin id="1366" dir="0" index="1" bw="11" slack="0"/>
<pin id="1367" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_0_V_write_assign/2 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="tmp7_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="8" slack="0"/>
<pin id="1371" dir="0" index="1" bw="16" slack="1"/>
<pin id="1372" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/2 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="acc_1_V_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="16" slack="1"/>
<pin id="1376" dir="0" index="1" bw="16" slack="0"/>
<pin id="1377" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1_V/2 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="tmp8_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="10" slack="0"/>
<pin id="1381" dir="0" index="1" bw="16" slack="1"/>
<pin id="1382" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/2 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="acc_2_V_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="13" slack="0"/>
<pin id="1386" dir="0" index="1" bw="16" slack="0"/>
<pin id="1387" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_2_V/2 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="tmp9_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="9" slack="0"/>
<pin id="1392" dir="0" index="1" bw="16" slack="1"/>
<pin id="1393" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/2 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="acc_3_V_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="16" slack="1"/>
<pin id="1397" dir="0" index="1" bw="16" slack="0"/>
<pin id="1398" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_3_V/2 "/>
</bind>
</comp>

<comp id="1400" class="1004" name="tmp10_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="5" slack="0"/>
<pin id="1402" dir="0" index="1" bw="16" slack="1"/>
<pin id="1403" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/2 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="acc_4_V_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="15" slack="0"/>
<pin id="1407" dir="0" index="1" bw="16" slack="0"/>
<pin id="1408" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_4_V/2 "/>
</bind>
</comp>

<comp id="1411" class="1004" name="tmp11_fu_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="8" slack="0"/>
<pin id="1413" dir="0" index="1" bw="12" slack="0"/>
<pin id="1414" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/2 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="tmp11_cast_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="13" slack="0"/>
<pin id="1419" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp11_cast/2 "/>
</bind>
</comp>

<comp id="1421" class="1004" name="acc_5_V_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="14" slack="0"/>
<pin id="1423" dir="0" index="1" bw="13" slack="0"/>
<pin id="1424" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_5_V/2 "/>
</bind>
</comp>

<comp id="1427" class="1004" name="acc_5_V_cast_fu_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="15" slack="0"/>
<pin id="1429" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="acc_5_V_cast/2 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="tmp12_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="12" slack="0"/>
<pin id="1433" dir="0" index="1" bw="16" slack="1"/>
<pin id="1434" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp12/2 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="acc_6_V_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="16" slack="1"/>
<pin id="1438" dir="0" index="1" bw="16" slack="0"/>
<pin id="1439" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_6_V/2 "/>
</bind>
</comp>

<comp id="1441" class="1004" name="tmp13_fu_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="9" slack="0"/>
<pin id="1443" dir="0" index="1" bw="16" slack="1"/>
<pin id="1444" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp13/2 "/>
</bind>
</comp>

<comp id="1446" class="1004" name="acc_7_V_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="16" slack="0"/>
<pin id="1448" dir="0" index="1" bw="16" slack="0"/>
<pin id="1449" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_7_V/2 "/>
</bind>
</comp>

<comp id="1452" class="1004" name="mrv_fu_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="128" slack="0"/>
<pin id="1454" dir="0" index="1" bw="16" slack="0"/>
<pin id="1455" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="1458" class="1004" name="mrv_1_fu_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="128" slack="0"/>
<pin id="1460" dir="0" index="1" bw="16" slack="0"/>
<pin id="1461" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="1464" class="1004" name="mrv_2_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="128" slack="0"/>
<pin id="1466" dir="0" index="1" bw="16" slack="0"/>
<pin id="1467" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="1470" class="1004" name="mrv_3_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="128" slack="0"/>
<pin id="1472" dir="0" index="1" bw="16" slack="0"/>
<pin id="1473" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/2 "/>
</bind>
</comp>

<comp id="1476" class="1004" name="mrv_4_fu_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="128" slack="0"/>
<pin id="1478" dir="0" index="1" bw="16" slack="0"/>
<pin id="1479" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/2 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="mrv_5_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="128" slack="0"/>
<pin id="1484" dir="0" index="1" bw="15" slack="0"/>
<pin id="1485" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/2 "/>
</bind>
</comp>

<comp id="1488" class="1004" name="mrv_6_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="128" slack="0"/>
<pin id="1490" dir="0" index="1" bw="16" slack="0"/>
<pin id="1491" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/2 "/>
</bind>
</comp>

<comp id="1494" class="1004" name="mrv_7_fu_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="128" slack="0"/>
<pin id="1496" dir="0" index="1" bw="16" slack="0"/>
<pin id="1497" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/2 "/>
</bind>
</comp>

<comp id="1500" class="1005" name="tmp_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="16" slack="1"/>
<pin id="1502" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1506" class="1005" name="tmp_3_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="16" slack="1"/>
<pin id="1508" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="tmp_33_0_1_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="16" slack="1"/>
<pin id="1513" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_0_1 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="tmp_s_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="13" slack="1"/>
<pin id="1518" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1521" class="1005" name="tmp_33_0_3_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="16" slack="1"/>
<pin id="1523" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_0_3 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="tmp_21_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="15" slack="1"/>
<pin id="1528" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="tmp_27_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="14" slack="1"/>
<pin id="1533" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1536" class="1005" name="tmp_33_0_6_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="16" slack="1"/>
<pin id="1538" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_0_6 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="tmp_2_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="16" slack="1"/>
<pin id="1543" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1549" class="1005" name="tmp_33_1_1_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="16" slack="1"/>
<pin id="1551" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_1_1 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="tmp_33_1_2_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="16" slack="1"/>
<pin id="1556" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_1_2 "/>
</bind>
</comp>

<comp id="1559" class="1005" name="tmp_33_1_3_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="16" slack="1"/>
<pin id="1561" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_1_3 "/>
</bind>
</comp>

<comp id="1564" class="1005" name="tmp_33_1_4_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="16" slack="1"/>
<pin id="1566" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_1_4 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="tmp_33_1_6_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="16" slack="1"/>
<pin id="1571" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_1_6 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="tmp_33_1_7_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="16" slack="1"/>
<pin id="1576" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_1_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="116"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="969"><net_src comp="4" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="973"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="977"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="981"><net_src comp="20" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="985"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="989"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="993"><net_src comp="34" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="997"><net_src comp="42" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="1001"><net_src comp="44" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="1005"><net_src comp="46" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="1009"><net_src comp="48" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="1013"><net_src comp="50" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="1017"><net_src comp="52" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="1061"><net_src comp="112" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1065"><net_src comp="1058" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="1070"><net_src comp="1058" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="1075"><net_src comp="1058" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="1080"><net_src comp="1058" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="1082"><net_src comp="1077" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="1083"><net_src comp="1077" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="1084"><net_src comp="1077" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="1091"><net_src comp="6" pin="0"/><net_sink comp="1085" pin=0"/></net>

<net id="1092"><net_src comp="119" pin="2"/><net_sink comp="1085" pin=1"/></net>

<net id="1093"><net_src comp="8" pin="0"/><net_sink comp="1085" pin=2"/></net>

<net id="1094"><net_src comp="10" pin="0"/><net_sink comp="1085" pin=3"/></net>

<net id="1101"><net_src comp="6" pin="0"/><net_sink comp="1095" pin=0"/></net>

<net id="1102"><net_src comp="126" pin="2"/><net_sink comp="1095" pin=1"/></net>

<net id="1103"><net_src comp="8" pin="0"/><net_sink comp="1095" pin=2"/></net>

<net id="1104"><net_src comp="10" pin="0"/><net_sink comp="1095" pin=3"/></net>

<net id="1111"><net_src comp="16" pin="0"/><net_sink comp="1105" pin=0"/></net>

<net id="1112"><net_src comp="130" pin="2"/><net_sink comp="1105" pin=1"/></net>

<net id="1113"><net_src comp="8" pin="0"/><net_sink comp="1105" pin=2"/></net>

<net id="1114"><net_src comp="18" pin="0"/><net_sink comp="1105" pin=3"/></net>

<net id="1121"><net_src comp="6" pin="0"/><net_sink comp="1115" pin=0"/></net>

<net id="1122"><net_src comp="131" pin="2"/><net_sink comp="1115" pin=1"/></net>

<net id="1123"><net_src comp="8" pin="0"/><net_sink comp="1115" pin=2"/></net>

<net id="1124"><net_src comp="10" pin="0"/><net_sink comp="1115" pin=3"/></net>

<net id="1131"><net_src comp="24" pin="0"/><net_sink comp="1125" pin=0"/></net>

<net id="1132"><net_src comp="120" pin="2"/><net_sink comp="1125" pin=1"/></net>

<net id="1133"><net_src comp="8" pin="0"/><net_sink comp="1125" pin=2"/></net>

<net id="1134"><net_src comp="26" pin="0"/><net_sink comp="1125" pin=3"/></net>

<net id="1141"><net_src comp="30" pin="0"/><net_sink comp="1135" pin=0"/></net>

<net id="1142"><net_src comp="132" pin="2"/><net_sink comp="1135" pin=1"/></net>

<net id="1143"><net_src comp="8" pin="0"/><net_sink comp="1135" pin=2"/></net>

<net id="1144"><net_src comp="32" pin="0"/><net_sink comp="1135" pin=3"/></net>

<net id="1151"><net_src comp="6" pin="0"/><net_sink comp="1145" pin=0"/></net>

<net id="1152"><net_src comp="118" pin="2"/><net_sink comp="1145" pin=1"/></net>

<net id="1153"><net_src comp="8" pin="0"/><net_sink comp="1145" pin=2"/></net>

<net id="1154"><net_src comp="10" pin="0"/><net_sink comp="1145" pin=3"/></net>

<net id="1161"><net_src comp="36" pin="0"/><net_sink comp="1155" pin=0"/></net>

<net id="1162"><net_src comp="112" pin="2"/><net_sink comp="1155" pin=1"/></net>

<net id="1163"><net_src comp="38" pin="0"/><net_sink comp="1155" pin=2"/></net>

<net id="1164"><net_src comp="40" pin="0"/><net_sink comp="1155" pin=3"/></net>

<net id="1168"><net_src comp="1155" pin="4"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="1170"><net_src comp="1165" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="1171"><net_src comp="1165" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="1172"><net_src comp="1165" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="1173"><net_src comp="1165" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="1174"><net_src comp="1165" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="1181"><net_src comp="6" pin="0"/><net_sink comp="1175" pin=0"/></net>

<net id="1182"><net_src comp="124" pin="2"/><net_sink comp="1175" pin=1"/></net>

<net id="1183"><net_src comp="8" pin="0"/><net_sink comp="1175" pin=2"/></net>

<net id="1184"><net_src comp="10" pin="0"/><net_sink comp="1175" pin=3"/></net>

<net id="1191"><net_src comp="6" pin="0"/><net_sink comp="1185" pin=0"/></net>

<net id="1192"><net_src comp="127" pin="2"/><net_sink comp="1185" pin=1"/></net>

<net id="1193"><net_src comp="8" pin="0"/><net_sink comp="1185" pin=2"/></net>

<net id="1194"><net_src comp="10" pin="0"/><net_sink comp="1185" pin=3"/></net>

<net id="1201"><net_src comp="6" pin="0"/><net_sink comp="1195" pin=0"/></net>

<net id="1202"><net_src comp="121" pin="2"/><net_sink comp="1195" pin=1"/></net>

<net id="1203"><net_src comp="8" pin="0"/><net_sink comp="1195" pin=2"/></net>

<net id="1204"><net_src comp="10" pin="0"/><net_sink comp="1195" pin=3"/></net>

<net id="1211"><net_src comp="6" pin="0"/><net_sink comp="1205" pin=0"/></net>

<net id="1212"><net_src comp="133" pin="2"/><net_sink comp="1205" pin=1"/></net>

<net id="1213"><net_src comp="8" pin="0"/><net_sink comp="1205" pin=2"/></net>

<net id="1214"><net_src comp="10" pin="0"/><net_sink comp="1205" pin=3"/></net>

<net id="1221"><net_src comp="6" pin="0"/><net_sink comp="1215" pin=0"/></net>

<net id="1222"><net_src comp="122" pin="2"/><net_sink comp="1215" pin=1"/></net>

<net id="1223"><net_src comp="8" pin="0"/><net_sink comp="1215" pin=2"/></net>

<net id="1224"><net_src comp="10" pin="0"/><net_sink comp="1215" pin=3"/></net>

<net id="1231"><net_src comp="6" pin="0"/><net_sink comp="1225" pin=0"/></net>

<net id="1232"><net_src comp="125" pin="2"/><net_sink comp="1225" pin=1"/></net>

<net id="1233"><net_src comp="8" pin="0"/><net_sink comp="1225" pin=2"/></net>

<net id="1234"><net_src comp="10" pin="0"/><net_sink comp="1225" pin=3"/></net>

<net id="1249"><net_src comp="66" pin="0"/><net_sink comp="1244" pin=0"/></net>

<net id="1250"><net_src comp="68" pin="0"/><net_sink comp="1244" pin=2"/></net>

<net id="1256"><net_src comp="70" pin="0"/><net_sink comp="1251" pin=0"/></net>

<net id="1257"><net_src comp="72" pin="0"/><net_sink comp="1251" pin=2"/></net>

<net id="1261"><net_src comp="1251" pin="3"/><net_sink comp="1258" pin=0"/></net>

<net id="1266"><net_src comp="1258" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1267"><net_src comp="1244" pin="3"/><net_sink comp="1262" pin=1"/></net>

<net id="1274"><net_src comp="6" pin="0"/><net_sink comp="1268" pin=0"/></net>

<net id="1275"><net_src comp="1262" pin="2"/><net_sink comp="1268" pin=1"/></net>

<net id="1276"><net_src comp="8" pin="0"/><net_sink comp="1268" pin=2"/></net>

<net id="1277"><net_src comp="10" pin="0"/><net_sink comp="1268" pin=3"/></net>

<net id="1286"><net_src comp="74" pin="0"/><net_sink comp="1281" pin=0"/></net>

<net id="1287"><net_src comp="76" pin="0"/><net_sink comp="1281" pin=2"/></net>

<net id="1291"><net_src comp="1281" pin="3"/><net_sink comp="1288" pin=0"/></net>

<net id="1296"><net_src comp="1278" pin="1"/><net_sink comp="1292" pin=0"/></net>

<net id="1297"><net_src comp="1288" pin="1"/><net_sink comp="1292" pin=1"/></net>

<net id="1304"><net_src comp="78" pin="0"/><net_sink comp="1298" pin=0"/></net>

<net id="1305"><net_src comp="1292" pin="2"/><net_sink comp="1298" pin=1"/></net>

<net id="1306"><net_src comp="8" pin="0"/><net_sink comp="1298" pin=2"/></net>

<net id="1307"><net_src comp="80" pin="0"/><net_sink comp="1298" pin=3"/></net>

<net id="1311"><net_src comp="1298" pin="4"/><net_sink comp="1308" pin=0"/></net>

<net id="1317"><net_src comp="82" pin="0"/><net_sink comp="1312" pin=0"/></net>

<net id="1318"><net_src comp="84" pin="0"/><net_sink comp="1312" pin=2"/></net>

<net id="1322"><net_src comp="1312" pin="3"/><net_sink comp="1319" pin=0"/></net>

<net id="1328"><net_src comp="86" pin="0"/><net_sink comp="1323" pin=0"/></net>

<net id="1329"><net_src comp="88" pin="0"/><net_sink comp="1323" pin=2"/></net>

<net id="1333"><net_src comp="1323" pin="3"/><net_sink comp="1330" pin=0"/></net>

<net id="1338"><net_src comp="1330" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1339"><net_src comp="1319" pin="1"/><net_sink comp="1334" pin=1"/></net>

<net id="1346"><net_src comp="90" pin="0"/><net_sink comp="1340" pin=0"/></net>

<net id="1347"><net_src comp="1334" pin="2"/><net_sink comp="1340" pin=1"/></net>

<net id="1348"><net_src comp="8" pin="0"/><net_sink comp="1340" pin=2"/></net>

<net id="1349"><net_src comp="92" pin="0"/><net_sink comp="1340" pin=3"/></net>

<net id="1353"><net_src comp="1340" pin="4"/><net_sink comp="1350" pin=0"/></net>

<net id="1358"><net_src comp="94" pin="0"/><net_sink comp="1354" pin=0"/></net>

<net id="1359"><net_src comp="1308" pin="1"/><net_sink comp="1354" pin=1"/></net>

<net id="1363"><net_src comp="1354" pin="2"/><net_sink comp="1360" pin=0"/></net>

<net id="1368"><net_src comp="1360" pin="1"/><net_sink comp="1364" pin=1"/></net>

<net id="1373"><net_src comp="96" pin="0"/><net_sink comp="1369" pin=0"/></net>

<net id="1378"><net_src comp="1369" pin="2"/><net_sink comp="1374" pin=1"/></net>

<net id="1383"><net_src comp="98" pin="0"/><net_sink comp="1379" pin=0"/></net>

<net id="1388"><net_src comp="1235" pin="1"/><net_sink comp="1384" pin=0"/></net>

<net id="1389"><net_src comp="1379" pin="2"/><net_sink comp="1384" pin=1"/></net>

<net id="1394"><net_src comp="100" pin="0"/><net_sink comp="1390" pin=0"/></net>

<net id="1399"><net_src comp="1390" pin="2"/><net_sink comp="1395" pin=1"/></net>

<net id="1404"><net_src comp="102" pin="0"/><net_sink comp="1400" pin=0"/></net>

<net id="1409"><net_src comp="1238" pin="1"/><net_sink comp="1405" pin=0"/></net>

<net id="1410"><net_src comp="1400" pin="2"/><net_sink comp="1405" pin=1"/></net>

<net id="1415"><net_src comp="104" pin="0"/><net_sink comp="1411" pin=0"/></net>

<net id="1416"><net_src comp="1350" pin="1"/><net_sink comp="1411" pin=1"/></net>

<net id="1420"><net_src comp="1411" pin="2"/><net_sink comp="1417" pin=0"/></net>

<net id="1425"><net_src comp="1241" pin="1"/><net_sink comp="1421" pin=0"/></net>

<net id="1426"><net_src comp="1417" pin="1"/><net_sink comp="1421" pin=1"/></net>

<net id="1430"><net_src comp="1421" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1435"><net_src comp="106" pin="0"/><net_sink comp="1431" pin=0"/></net>

<net id="1440"><net_src comp="1431" pin="2"/><net_sink comp="1436" pin=1"/></net>

<net id="1445"><net_src comp="108" pin="0"/><net_sink comp="1441" pin=0"/></net>

<net id="1450"><net_src comp="1268" pin="4"/><net_sink comp="1446" pin=0"/></net>

<net id="1451"><net_src comp="1441" pin="2"/><net_sink comp="1446" pin=1"/></net>

<net id="1456"><net_src comp="110" pin="0"/><net_sink comp="1452" pin=0"/></net>

<net id="1457"><net_src comp="1364" pin="2"/><net_sink comp="1452" pin=1"/></net>

<net id="1462"><net_src comp="1452" pin="2"/><net_sink comp="1458" pin=0"/></net>

<net id="1463"><net_src comp="1374" pin="2"/><net_sink comp="1458" pin=1"/></net>

<net id="1468"><net_src comp="1458" pin="2"/><net_sink comp="1464" pin=0"/></net>

<net id="1469"><net_src comp="1384" pin="2"/><net_sink comp="1464" pin=1"/></net>

<net id="1474"><net_src comp="1464" pin="2"/><net_sink comp="1470" pin=0"/></net>

<net id="1475"><net_src comp="1395" pin="2"/><net_sink comp="1470" pin=1"/></net>

<net id="1480"><net_src comp="1470" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1481"><net_src comp="1405" pin="2"/><net_sink comp="1476" pin=1"/></net>

<net id="1486"><net_src comp="1476" pin="2"/><net_sink comp="1482" pin=0"/></net>

<net id="1487"><net_src comp="1427" pin="1"/><net_sink comp="1482" pin=1"/></net>

<net id="1492"><net_src comp="1482" pin="2"/><net_sink comp="1488" pin=0"/></net>

<net id="1493"><net_src comp="1436" pin="2"/><net_sink comp="1488" pin=1"/></net>

<net id="1498"><net_src comp="1488" pin="2"/><net_sink comp="1494" pin=0"/></net>

<net id="1499"><net_src comp="1446" pin="2"/><net_sink comp="1494" pin=1"/></net>

<net id="1503"><net_src comp="1058" pin="1"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="1244" pin=1"/></net>

<net id="1505"><net_src comp="1500" pin="1"/><net_sink comp="1251" pin=1"/></net>

<net id="1509"><net_src comp="1085" pin="4"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="1514"><net_src comp="1095" pin="4"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1519"><net_src comp="1105" pin="4"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1524"><net_src comp="1115" pin="4"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="1529"><net_src comp="1125" pin="4"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1534"><net_src comp="1135" pin="4"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1539"><net_src comp="1145" pin="4"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="1436" pin=0"/></net>

<net id="1544"><net_src comp="1155" pin="4"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="1278" pin=0"/></net>

<net id="1546"><net_src comp="1541" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1547"><net_src comp="1541" pin="1"/><net_sink comp="1312" pin=1"/></net>

<net id="1548"><net_src comp="1541" pin="1"/><net_sink comp="1323" pin=1"/></net>

<net id="1552"><net_src comp="1175" pin="4"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="1369" pin=1"/></net>

<net id="1557"><net_src comp="1185" pin="4"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="1379" pin=1"/></net>

<net id="1562"><net_src comp="1195" pin="4"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="1390" pin=1"/></net>

<net id="1567"><net_src comp="1205" pin="4"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="1400" pin=1"/></net>

<net id="1572"><net_src comp="1215" pin="4"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="1431" pin=1"/></net>

<net id="1577"><net_src comp="1225" pin="4"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="1441" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 : data_V_read | {1 }
  - Chain level:
	State 1
		r_V_cast3 : 1
		r_V_cast4 : 1
		r_V_cast5 : 1
		r_V_cast : 1
		r_V_s : 2
		tmp_3 : 3
		r_V_10_0_1 : 2
		tmp_33_0_1 : 3
		r_V_10_0_2 : 2
		tmp_s : 3
		r_V_10_0_3 : 2
		tmp_33_0_3 : 3
		r_V_10_0_4 : 2
		tmp_21 : 3
		r_V_10_0_5 : 2
		tmp_27 : 3
		r_V_10_0_6 : 2
		tmp_33_0_6 : 3
		r_V_1_cast : 1
		r_V_10_1_1 : 2
		tmp_33_1_1 : 3
		r_V_10_1_2 : 2
		tmp_33_1_2 : 3
		r_V_10_1_3 : 2
		tmp_33_1_3 : 3
		r_V_10_1_4 : 2
		tmp_33_1_4 : 3
		r_V_10_1_6 : 2
		tmp_33_1_6 : 3
		r_V_10_1_7 : 2
		tmp_33_1_7 : 3
	State 2
		p_shl5_cast : 1
		r_V_10_0_7 : 2
		tmp_33_0_7 : 3
		p_shl2_cast : 1
		r_V_10_1 : 2
		tmp_28 : 3
		tmp_35_cast : 4
		p_shl_cast : 1
		p_shl1_cast : 1
		r_V_10_1_5 : 2
		tmp_29 : 3
		tmp_39_cast : 4
		tmp6 : 5
		tmp6_cast : 6
		res_0_V_write_assign : 7
		acc_1_V : 1
		acc_2_V : 1
		acc_3_V : 1
		acc_4_V : 1
		tmp11 : 5
		tmp11_cast : 6
		acc_5_V : 7
		acc_5_V_cast : 8
		acc_6_V : 1
		acc_7_V : 4
		mrv : 8
		mrv_1 : 9
		mrv_2 : 10
		mrv_3 : 11
		mrv_4 : 12
		mrv_5 : 13
		mrv_6 : 14
		mrv_7 : 15
		StgValue_87 : 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |       r_V_10_1_fu_1292       |    0    |    0    |    26   |
|          |         tmp6_fu_1354         |    0    |    0    |    17   |
|          | res_0_V_write_assign_fu_1364 |    0    |    0    |    23   |
|          |         tmp7_fu_1369         |    0    |    0    |    16   |
|          |        acc_1_V_fu_1374       |    0    |    0    |    16   |
|          |         tmp8_fu_1379         |    0    |    0    |    16   |
|          |        acc_2_V_fu_1384       |    0    |    0    |    16   |
|          |         tmp9_fu_1390         |    0    |    0    |    16   |
|    add   |        acc_3_V_fu_1395       |    0    |    0    |    16   |
|          |         tmp10_fu_1400        |    0    |    0    |    16   |
|          |        acc_4_V_fu_1405       |    0    |    0    |    16   |
|          |         tmp11_fu_1411        |    0    |    0    |    19   |
|          |        acc_5_V_fu_1421       |    0    |    0    |    21   |
|          |         tmp12_fu_1431        |    0    |    0    |    16   |
|          |        acc_6_V_fu_1436       |    0    |    0    |    16   |
|          |         tmp13_fu_1441        |    0    |    0    |    16   |
|          |        acc_7_V_fu_1446       |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|          |       r_V_10_0_6_fu_118      |    1    |    0    |    6    |
|          |         r_V_s_fu_119         |    1    |    0    |    6    |
|          |       r_V_10_0_4_fu_120      |    1    |    0    |    6    |
|          |       r_V_10_1_3_fu_121      |    1    |    0    |    6    |
|          |       r_V_10_1_6_fu_122      |    1    |    0    |    6    |
|          |       r_V_10_1_1_fu_124      |    1    |    0    |    6    |
|    mul   |       r_V_10_1_7_fu_125      |    1    |    0    |    6    |
|          |       r_V_10_0_1_fu_126      |    1    |    0    |    6    |
|          |       r_V_10_1_2_fu_127      |    1    |    0    |    6    |
|          |       r_V_10_0_2_fu_130      |    1    |    0    |    6    |
|          |       r_V_10_0_3_fu_131      |    1    |    0    |    6    |
|          |       r_V_10_0_5_fu_132      |    1    |    0    |    6    |
|          |       r_V_10_1_4_fu_133      |    1    |    0    |    6    |
|----------|------------------------------|---------|---------|---------|
|    sub   |      r_V_10_0_7_fu_1262      |    0    |    0    |    33   |
|          |      r_V_10_1_5_fu_1334      |    0    |    0    |    28   |
|----------|------------------------------|---------|---------|---------|
|   read   |   data_V_read_2_read_fu_112  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |          tmp_fu_1058         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       r_V_cast3_fu_1062      |    0    |    0    |    0    |
|          |       r_V_cast4_fu_1067      |    0    |    0    |    0    |
|          |       r_V_cast5_fu_1072      |    0    |    0    |    0    |
|          |       r_V_cast_fu_1077       |    0    |    0    |    0    |
|          |      r_V_1_cast_fu_1165      |    0    |    0    |    0    |
|          |        tmp_20_fu_1235        |    0    |    0    |    0    |
|          |        tmp_22_fu_1238        |    0    |    0    |    0    |
|          |      tmp_30_cast_fu_1241     |    0    |    0    |    0    |
|   sext   |      p_shl5_cast_fu_1258     |    0    |    0    |    0    |
|          |      r_V_1_cast3_fu_1278     |    0    |    0    |    0    |
|          |      p_shl2_cast_fu_1288     |    0    |    0    |    0    |
|          |      tmp_35_cast_fu_1308     |    0    |    0    |    0    |
|          |      p_shl_cast_fu_1319      |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_1330     |    0    |    0    |    0    |
|          |      tmp_39_cast_fu_1350     |    0    |    0    |    0    |
|          |       tmp6_cast_fu_1360      |    0    |    0    |    0    |
|          |      tmp11_cast_fu_1417      |    0    |    0    |    0    |
|          |     acc_5_V_cast_fu_1427     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_3_fu_1085        |    0    |    0    |    0    |
|          |      tmp_33_0_1_fu_1095      |    0    |    0    |    0    |
|          |         tmp_s_fu_1105        |    0    |    0    |    0    |
|          |      tmp_33_0_3_fu_1115      |    0    |    0    |    0    |
|          |        tmp_21_fu_1125        |    0    |    0    |    0    |
|          |        tmp_27_fu_1135        |    0    |    0    |    0    |
|          |      tmp_33_0_6_fu_1145      |    0    |    0    |    0    |
|          |         tmp_2_fu_1155        |    0    |    0    |    0    |
|partselect|      tmp_33_1_1_fu_1175      |    0    |    0    |    0    |
|          |      tmp_33_1_2_fu_1185      |    0    |    0    |    0    |
|          |      tmp_33_1_3_fu_1195      |    0    |    0    |    0    |
|          |      tmp_33_1_4_fu_1205      |    0    |    0    |    0    |
|          |      tmp_33_1_6_fu_1215      |    0    |    0    |    0    |
|          |      tmp_33_1_7_fu_1225      |    0    |    0    |    0    |
|          |      tmp_33_0_7_fu_1268      |    0    |    0    |    0    |
|          |        tmp_28_fu_1298        |    0    |    0    |    0    |
|          |        tmp_29_fu_1340        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        p_shl3_fu_1244        |    0    |    0    |    0    |
|          |        p_shl5_fu_1251        |    0    |    0    |    0    |
|bitconcatenate|        p_shl2_fu_1281        |    0    |    0    |    0    |
|          |         p_shl_fu_1312        |    0    |    0    |    0    |
|          |        p_shl1_fu_1323        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          mrv_fu_1452         |    0    |    0    |    0    |
|          |         mrv_1_fu_1458        |    0    |    0    |    0    |
|          |         mrv_2_fu_1464        |    0    |    0    |    0    |
|insertvalue|         mrv_3_fu_1470        |    0    |    0    |    0    |
|          |         mrv_4_fu_1476        |    0    |    0    |    0    |
|          |         mrv_5_fu_1482        |    0    |    0    |    0    |
|          |         mrv_6_fu_1488        |    0    |    0    |    0    |
|          |         mrv_7_fu_1494        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    13   |    0    |   437   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  tmp_21_reg_1526  |   15   |
|  tmp_27_reg_1531  |   14   |
|   tmp_2_reg_1541  |   16   |
|tmp_33_0_1_reg_1511|   16   |
|tmp_33_0_3_reg_1521|   16   |
|tmp_33_0_6_reg_1536|   16   |
|tmp_33_1_1_reg_1549|   16   |
|tmp_33_1_2_reg_1554|   16   |
|tmp_33_1_3_reg_1559|   16   |
|tmp_33_1_4_reg_1564|   16   |
|tmp_33_1_6_reg_1569|   16   |
|tmp_33_1_7_reg_1574|   16   |
|   tmp_3_reg_1506  |   16   |
|    tmp_reg_1500   |   16   |
|   tmp_s_reg_1516  |   13   |
+-------------------+--------+
|       Total       |   234  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   13   |    0   |   437  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   234  |    -   |
+-----------+--------+--------+--------+
|   Total   |   13   |   234  |   437  |
+-----------+--------+--------+--------+
