# Analog-Vlsi-design
<br>
Analog &amp; Digital Layout Design Portfolio â€” CMOS Op-Amp, Standard Cell, and Bit-1 Block Projects | Cadence Virtuoso | Mentor Calibre | DRC &amp; LVS Verified.
<div align="center">

# ðŸŽ¨ **Analog Layout Â· VLSI Design**
### Precision â€¢ Symmetry â€¢ Performance  
A complete guide for analog layout engineers with best practices, examples, checklists, and real-world VLSI design notes.

<img src="https://img.icons8.com/color/240/electronics.png" width="130"/>

---

![Status](https://img.shields.io/badge/Status-Active-brightgreen?style=for-the-badge)
![Tech](https://img.shields.io/badge/Technology-CMOS-blue?style=for-the-badge)
![Tools](https://img.shields.io/badge/Tools-Cadence%20Virtuoso%20%7C%20Calibre%20%7C%20KLayout-orange?style=for-the-badge)
![License](https://img.shields.io/badge/License-MIT-lightgrey?style=for-the-badge)

---

</div>

# ðŸŒŸ **Overview**
This repository is designed for **Analog Layout / VLSI Design Engineers** to understand, practice, and master important concepts such as:
- Common-centroid & interdigitation  
- DRC/LVS clean layouts  
- Matching & symmetry rules  
- IR drop, mismatch, offset  
- Guard rings, shielding, WPE  
- Capacitor types in analog design  
- Ground bounce, AGND, end-cap effects  

---

# ðŸ§© **Contents of the Repository**
âœ” Practical layout examples  
âœ” Annotated illustrations  
âœ” Checklists (DRC/LVS/Matching)  
âœ” Device placement strategies  
âœ” Advanced routing patterns  
âœ” Real-world analog layout notes  

---

# ðŸ§  **Analog Layout Golden Rules**
