
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity hamming74_encoder_tb is
end hamming74_encoder_tb;
architecture Behavioral of hamming74_encoder_tb is
signal clk : std_logic := '0';
signal reset : std_logic;
signal err : std_logic := '0';
signal input: std_logic_vector(6 downto 0);
signal output: std_logic_vector(3 downto 0);
component hamming_decoder is
Port(
input: in std_logic_vector(6 downto 0);
output: out std_logic_vector(3 downto 0);
clk: in std_logic;
err: out std_logic;
reset: in std_logic
);
end component;
begin
decoder_inst : hamming_decoder
port map (
input => input,
output => output,
clk => clk,
err => err,
reset => reset
);
clk_process : process
begin
clk <= '0';
wait for 20 ns;
clk <= '1';
wait for 20 ns;
end process;
uut: process
begin
reset <= '0';
wait until rising_edge(clk);
input <= "1110111";
wait for 40 ns;
input <= "0001111";
wait for 40 ns;
input <= "1111111";
wait for 40 ns;
input <= "1011010";
wait;
end process;
end Behavioral;