---
tags:
  - Knowledge
parent:
  - "[[Digital Electronics and Logic Design -]]"
Curriculum: "[[SE-Computer-Engg-2019-Patt.pdf]]"
Lab: "[[Digital Electronics Lab -]]"
---

#### **Topics:**

- **Flip-Flops:**
    - SR, JK, D, T Flip-Flops
    - Preset and Clear
    - Master-Slave JK Flip-Flops
    - Truth Tables and Excitation Tables
    - Conversion from one type of Flip-Flop to another
- **Registers:**
    - SISO (Serial-In Serial-Out)
    - SIPO (Serial-In Parallel-Out)
    - PISO (Parallel-In Serial-Out)
    - PIPO (Parallel-In Parallel-Out)
    - Shift Registers
    - Bidirectional Shift Registers
    - Ring Counter
    - Universal Shift Registers
- **Counters:**
    - Asynchronous Counter
    - Synchronous Counter
    - BCD Counter
    - Johnson Counter
    - Modulus Counter (IC 7490)
- **Synchronous Sequential Circuit Design:**
    - Models: Moore and Mealy
    - State Diagram and State Table
    - Design Procedure
    - Sequence Generator and Detector








---
# **All Units list-
---
### **1 [[Unit III Sequential Logic Design]]
---
### **2 [[Unit IV Algorithmic State Machines and Programmable Logic Devices]]
---
### **3 [[Unit V Logic Families]]
---
### **4 [[Unit VI Introduction to Computer Architecture]]
---

