INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSUFTitan/Downloads/PRINCE/PRINCE.srcs/sources_1/new/Decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSUFTitan/Downloads/PRINCE/PRINCE.srcs/sources_1/new/Encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSUFTitan/Downloads/PRINCE/PRINCE.srcs/sources_1/new/InvSbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InvSbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSUFTitan/Downloads/PRINCE/PRINCE.srcs/sources_1/new/M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSUFTitan/Downloads/PRINCE/PRINCE.srcs/sources_1/new/MPrime.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPrime
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSUFTitan/Downloads/PRINCE/PRINCE.srcs/sources_1/new/Minv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSUFTitan/Downloads/PRINCE/PRINCE.srcs/sources_1/new/PrinceCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PrinceCore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSUFTitan/Downloads/PRINCE/PRINCE.srcs/sources_1/new/Sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSUFTitan/Downloads/PRINCE/PRINCE.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSUFTitan/Downloads/PRINCE/PRINCE.srcs/sim_1/new/tb_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_TOP
