read -sv run_verilog_mid/adder_32b_11_74_784b96b1b5f0c3d70c97fed24c79217d.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_11_74_784b96b1b5f0c3d70c97fed24c79217d_yosys.v
