-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_src_cols_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_FFFFFFFD : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111101";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond389_i_reg_2684 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond389_i_reg_2684_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i427_i_reg_2693 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i427_i_reg_2693_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_2617 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_2612 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_src_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_2_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal or_cond_i_reg_2728 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_2728_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_2_V_blk_n : STD_LOGIC;
    signal t_V_4_reg_608 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_619_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_s_fu_631_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_636_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_neg394_i_fu_641_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_646_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_656_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_80_2_fu_667_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_V_fu_678_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_V_reg_2607 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_8_fu_684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond390_i_fu_673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_2622 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_128_0_1_fu_711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_128_0_1_reg_2626 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_2630 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_1_fu_919_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_reg_2643 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_0_1_fu_935_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_0_1_reg_2648 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_0_2_fu_951_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_1_0_2_reg_2653 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_84_0_0_not_fu_959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_0_0_not_reg_2658 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp_48_fu_968_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_48_reg_2663 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_50_fu_976_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_50_reg_2670 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_57_fu_984_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_57_reg_2677 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond389_i_fu_988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state5_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op228_read_state7 : BOOLEAN;
    signal ap_predicate_op240_read_state7 : BOOLEAN;
    signal ap_predicate_op270_read_state7 : BOOLEAN;
    signal ap_predicate_op282_read_state7 : BOOLEAN;
    signal ap_predicate_op309_read_state7 : BOOLEAN;
    signal ap_predicate_op318_read_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal exitcond389_i_reg_2684_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_993_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal or_cond_i427_i_fu_1040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fu_1086_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_reg_2697 : STD_LOGIC_VECTOR (31 downto 0);
    signal brmerge_fu_1099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2702 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2702_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_fu_1104_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_62_reg_2715 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_62_reg_2715_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i_fu_1108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_2728_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_2728_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_addr_reg_2732 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_addr_reg_2738 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_addr_reg_2744 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_3_addr_reg_2750 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_addr_reg_2756 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_addr_reg_2762 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_addr_reg_2768 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_addr_reg_2774 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_addr_reg_2780 : STD_LOGIC_VECTOR (10 downto 0);
    signal src_kernel_win_0_va_6_fu_1256_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_reg_2786 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_fu_1274_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_reg_2793 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_fu_1292_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_reg_2800 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_6_fu_1421_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_6_reg_2806 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_7_fu_1439_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_7_reg_2813 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_8_fu_1457_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_8_reg_2820 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_9_fu_1568_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_9_reg_2826 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_10_fu_1586_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_10_reg_2833 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_11_fu_1604_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_11_reg_2840 : STD_LOGIC_VECTOR (7 downto 0);
    signal isneg_reg_2846 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_21_fu_1757_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_21_reg_2852 : STD_LOGIC_VECTOR (7 downto 0);
    signal not_i_i_i_fu_1773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_i_i_i_reg_2857 : STD_LOGIC_VECTOR (0 downto 0);
    signal isneg_1_reg_2862 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_24_fu_1925_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_24_reg_2868 : STD_LOGIC_VECTOR (7 downto 0);
    signal not_i_i_i1_fu_1941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_i_i_i1_reg_2873 : STD_LOGIC_VECTOR (0 downto 0);
    signal isneg_2_reg_2878 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_26_fu_2093_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_26_reg_2884 : STD_LOGIC_VECTOR (7 downto 0);
    signal not_i_i_i2_fu_2109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_i_i_i2_reg_2889 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter2_state7 : STD_LOGIC;
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_3_ce0 : STD_LOGIC;
    signal k_buf_1_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_ce1 : STD_LOGIC;
    signal k_buf_1_val_3_we1 : STD_LOGIC;
    signal k_buf_1_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_ce0 : STD_LOGIC;
    signal k_buf_1_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_4_ce1 : STD_LOGIC;
    signal k_buf_1_val_4_we1 : STD_LOGIC;
    signal k_buf_1_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_ce0 : STD_LOGIC;
    signal k_buf_1_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_ce1 : STD_LOGIC;
    signal k_buf_1_val_5_we1 : STD_LOGIC;
    signal k_buf_1_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_ce0 : STD_LOGIC;
    signal k_buf_2_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_ce1 : STD_LOGIC;
    signal k_buf_2_val_3_we1 : STD_LOGIC;
    signal k_buf_2_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_ce0 : STD_LOGIC;
    signal k_buf_2_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_4_ce1 : STD_LOGIC;
    signal k_buf_2_val_4_we1 : STD_LOGIC;
    signal k_buf_2_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_ce0 : STD_LOGIC;
    signal k_buf_2_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_ce1 : STD_LOGIC;
    signal k_buf_2_val_5_we1 : STD_LOGIC;
    signal k_buf_2_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_reg_586 : STD_LOGIC_VECTOR (1 downto 0);
    signal t_V_reg_597 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal tmp_17_fu_1113_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal src_kernel_win_0_va_fu_232 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_1_fu_236 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_2_fu_240 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_3_fu_244 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_fu_248 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_fu_252 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_fu_256 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_1_fu_260 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_2_fu_264 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_3_fu_268 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_4_fu_272 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_5_fu_276 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_fu_280 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_1_fu_284 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_2_fu_288 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_3_fu_292 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_4_fu_296 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_5_fu_300 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_304 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_1163_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_1_fu_308 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_s_fu_312 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_2_fu_316 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_1181_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_3_fu_320 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_1_fu_324 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_2_0_fu_1520_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_4_fu_328 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_1199_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_5_fu_332 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_2_fu_336 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_s_fu_340 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_fu_1328_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_1_fu_344 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_3_fu_348 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_fu_1502_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_2_fu_352 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_fu_1346_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_3_fu_356 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_4_fu_360 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_4_fu_364 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_2_0_fu_1364_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_5_fu_368 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_5_fu_372 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_fu_1484_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_651_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_33_fu_662_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_fu_689_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_11_fu_722_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_35_fu_728_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_753_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_fu_761_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i_i_fu_767_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_0_1_fu_785_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_fu_791_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_154_0_1_fu_805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_816_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_0_1_fu_824_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i_i_0_1_fu_830_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_0_2_fu_848_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_46_fu_854_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_154_0_2_fu_868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev2_fu_862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_879_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_0_2_fu_887_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i_i_0_2_fu_893_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_fu_780_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i_i_fu_747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i_i_0_p_assign_8_fu_911_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_164_0_1_fu_838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_0_1_fu_843_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i_i_0_1_fu_810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i_i_0_1_p_assign_fu_927_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_164_0_2_fu_901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_0_2_fu_906_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i_i_0_2_fu_873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i_i_0_2_p_assign_fu_943_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_9_fu_964_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_9_0_1_fu_972_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_9_0_2_fu_980_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_58_fu_999_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal ImagLoc_x_fu_1015_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_59_fu_1021_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_1035_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev3_fu_1029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_1046_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_1054_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i429_i_fu_1060_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_1068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_2_fu_1073_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i429_i_p_assign_2_fu_1078_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_assign_2_fu_1094_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp1_fu_1009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_1152_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_fu_1170_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_fu_1188_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_fu_1245_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_fu_1263_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_fu_1281_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_fu_1317_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_26_fu_1335_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_fu_1353_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_fu_1410_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_fu_1428_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_fu_1446_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_fu_1473_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_37_fu_1491_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_39_fu_1509_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_40_fu_1557_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_41_fu_1575_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_42_fu_1593_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_172_0_0_2_cast_fu_1624_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_0_0_cast_fu_1620_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_8_0_0_2_fu_1627_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_fu_1637_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_cast_fu_1645_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_2_0_1_fu_1649_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_2_0_1_2_fu_1667_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_0_2_cast_fu_1683_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_2_0_2_fu_1687_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_172_0_2_cast_fu_1693_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_172_0_1_cast_fu_1655_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_172_0_2_2_cast_c_fu_1701_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_8_0_0_2_cas_fu_1633_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp23_fu_1710_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_172_0_1_cast_67_fu_1674_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp23_cast_fu_1716_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp21_fu_1704_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp22_fu_1720_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_20_fu_1726_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_66_fu_1663_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_65_fu_1659_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_68_fu_1697_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_67_fu_1678_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp26_fu_1746_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp24_fu_1740_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp25_fu_1751_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_fu_1763_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_172_1_0_2_cast_fu_1792_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_1_0_cast_fu_1788_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_8_1_0_2_fu_1795_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl1_fu_1805_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl1_cast_fu_1813_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_2_1_1_fu_1817_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_2_1_1_2_fu_1835_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_1_2_cast_fu_1851_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_2_1_2_fu_1855_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_172_1_2_cast_fu_1861_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_172_1_1_cast_fu_1823_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_172_1_2_2_cast_c_fu_1869_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_8_1_0_2_cas_fu_1801_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp31_fu_1878_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_172_1_1_cast_68_fu_1842_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp31_cast_fu_1884_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp29_fu_1872_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp30_fu_1888_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_23_fu_1894_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_74_fu_1831_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_73_fu_1827_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_76_fu_1865_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_75_fu_1846_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp34_fu_1914_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp32_fu_1908_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp33_fu_1919_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_31_fu_1931_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_172_2_0_2_cast_fu_1960_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_2_0_cast_fu_1956_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_8_2_0_2_fu_1963_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl2_fu_1973_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl2_cast_fu_1981_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_2_2_1_fu_1985_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_2_2_1_2_fu_2003_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_2_2_cast_fu_2019_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_2_2_2_fu_2023_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_172_2_2_cast_fu_2029_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_172_2_1_cast_fu_1991_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_172_2_2_2_cast_c_fu_2037_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_8_2_0_2_cas_fu_1969_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp39_fu_2046_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_172_2_1_cast_69_fu_2010_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp39_cast_fu_2052_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp37_fu_2040_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp38_fu_2056_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_fu_2062_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_82_fu_1999_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_81_fu_1995_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_84_fu_2033_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_83_fu_2014_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp42_fu_2082_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp40_fu_2076_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp41_fu_2087_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_43_fu_2099_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_i_i_fu_2223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_2228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_fu_2241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i_cast_fu_2233_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_i_i1_fu_2254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_3_fu_2259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i2_fu_2272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i30_cast_fu_2264_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_i_i2_fu_2285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_4_fu_2290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i3_fu_2303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i39_cast_fu_2295_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_602 : BOOLEAN;
    signal ap_condition_596 : BOOLEAN;

    component image_filter_mux_kbM IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component Filter2D_k_buf_0_bkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_3_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_addr_reg_2732,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => p_src_data_stream_0_V_dout);

    k_buf_0_val_4_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_address0,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => k_buf_0_val_4_addr_reg_2738,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    k_buf_0_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_addr_reg_2744,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => k_buf_0_val_5_d1);

    k_buf_1_val_3_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_3_address0,
        ce0 => k_buf_1_val_3_ce0,
        q0 => k_buf_1_val_3_q0,
        address1 => k_buf_1_val_3_addr_reg_2750,
        ce1 => k_buf_1_val_3_ce1,
        we1 => k_buf_1_val_3_we1,
        d1 => p_src_data_stream_1_V_dout);

    k_buf_1_val_4_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_4_address0,
        ce0 => k_buf_1_val_4_ce0,
        q0 => k_buf_1_val_4_q0,
        address1 => k_buf_1_val_4_addr_reg_2756,
        ce1 => k_buf_1_val_4_ce1,
        we1 => k_buf_1_val_4_we1,
        d1 => k_buf_1_val_4_d1);

    k_buf_1_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_5_address0,
        ce0 => k_buf_1_val_5_ce0,
        q0 => k_buf_1_val_5_q0,
        address1 => k_buf_1_val_5_addr_reg_2762,
        ce1 => k_buf_1_val_5_ce1,
        we1 => k_buf_1_val_5_we1,
        d1 => k_buf_1_val_5_d1);

    k_buf_2_val_3_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_3_address0,
        ce0 => k_buf_2_val_3_ce0,
        q0 => k_buf_2_val_3_q0,
        address1 => k_buf_2_val_3_addr_reg_2768,
        ce1 => k_buf_2_val_3_ce1,
        we1 => k_buf_2_val_3_we1,
        d1 => p_src_data_stream_2_V_dout);

    k_buf_2_val_4_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_4_address0,
        ce0 => k_buf_2_val_4_ce0,
        q0 => k_buf_2_val_4_q0,
        address1 => k_buf_2_val_4_addr_reg_2774,
        ce1 => k_buf_2_val_4_ce1,
        we1 => k_buf_2_val_4_we1,
        d1 => k_buf_2_val_4_d1);

    k_buf_2_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_5_address0,
        ce0 => k_buf_2_val_5_ce0,
        q0 => k_buf_2_val_5_q0,
        address1 => k_buf_2_val_5_addr_reg_2780,
        ce1 => k_buf_2_val_5_ce1,
        we1 => k_buf_2_val_5_we1,
        d1 => k_buf_2_val_5_d1);

    image_filter_mux_kbM_U13 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_304,
        din1 => right_border_buf_0_1_fu_308,
        din2 => ap_const_lv8_0,
        din3 => tmp_62_reg_2715_pp0_iter1_reg,
        dout => tmp_18_fu_1152_p5);

    image_filter_mux_kbM_U14 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_2_fu_316,
        din1 => right_border_buf_0_3_fu_320,
        din2 => ap_const_lv8_0,
        din3 => tmp_62_reg_2715_pp0_iter1_reg,
        dout => tmp_19_fu_1170_p5);

    image_filter_mux_kbM_U15 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_4_fu_328,
        din1 => right_border_buf_0_5_fu_332,
        din2 => ap_const_lv8_0,
        din3 => tmp_62_reg_2715_pp0_iter1_reg,
        dout => tmp_20_fu_1188_p5);

    image_filter_mux_kbM_U16 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1163_p3,
        din1 => col_buf_0_val_1_0_fu_1181_p3,
        din2 => col_buf_0_val_2_0_fu_1199_p3,
        din3 => tmp_48_reg_2663,
        dout => tmp_21_fu_1245_p5);

    image_filter_mux_kbM_U17 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1163_p3,
        din1 => col_buf_0_val_1_0_fu_1181_p3,
        din2 => col_buf_0_val_2_0_fu_1199_p3,
        din3 => tmp_50_reg_2670,
        dout => tmp_22_fu_1263_p5);

    image_filter_mux_kbM_U18 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1163_p3,
        din1 => col_buf_0_val_1_0_fu_1181_p3,
        din2 => col_buf_0_val_2_0_fu_1199_p3,
        din3 => tmp_57_reg_2677,
        dout => tmp_23_fu_1281_p5);

    image_filter_mux_kbM_U19 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_s_fu_340,
        din1 => right_border_buf_1_1_fu_344,
        din2 => ap_const_lv8_0,
        din3 => tmp_62_reg_2715_pp0_iter1_reg,
        dout => tmp_25_fu_1317_p5);

    image_filter_mux_kbM_U20 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_2_fu_352,
        din1 => right_border_buf_1_3_fu_356,
        din2 => ap_const_lv8_0,
        din3 => tmp_62_reg_2715_pp0_iter1_reg,
        dout => tmp_26_fu_1335_p5);

    image_filter_mux_kbM_U21 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_4_fu_364,
        din1 => right_border_buf_1_5_fu_368,
        din2 => ap_const_lv8_0,
        din3 => tmp_62_reg_2715_pp0_iter1_reg,
        dout => tmp_27_fu_1353_p5);

    image_filter_mux_kbM_U22 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1328_p3,
        din1 => col_buf_1_val_1_0_fu_1346_p3,
        din2 => col_buf_1_val_2_0_fu_1364_p3,
        din3 => tmp_48_reg_2663,
        dout => tmp_28_fu_1410_p5);

    image_filter_mux_kbM_U23 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1328_p3,
        din1 => col_buf_1_val_1_0_fu_1346_p3,
        din2 => col_buf_1_val_2_0_fu_1364_p3,
        din3 => tmp_50_reg_2670,
        dout => tmp_29_fu_1428_p5);

    image_filter_mux_kbM_U24 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1328_p3,
        din1 => col_buf_1_val_1_0_fu_1346_p3,
        din2 => col_buf_1_val_2_0_fu_1364_p3,
        din3 => tmp_57_reg_2677,
        dout => tmp_30_fu_1446_p5);

    image_filter_mux_kbM_U25 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_5_fu_372,
        din1 => right_border_buf_2_4_fu_360,
        din2 => ap_const_lv8_0,
        din3 => tmp_62_reg_2715_pp0_iter1_reg,
        dout => tmp_32_fu_1473_p5);

    image_filter_mux_kbM_U26 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_3_fu_348,
        din1 => right_border_buf_2_2_fu_336,
        din2 => ap_const_lv8_0,
        din3 => tmp_62_reg_2715_pp0_iter1_reg,
        dout => tmp_37_fu_1491_p5);

    image_filter_mux_kbM_U27 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_1_fu_324,
        din1 => right_border_buf_2_s_fu_312,
        din2 => ap_const_lv8_0,
        din3 => tmp_62_reg_2715_pp0_iter1_reg,
        dout => tmp_39_fu_1509_p5);

    image_filter_mux_kbM_U28 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1484_p3,
        din1 => col_buf_2_val_1_0_fu_1502_p3,
        din2 => col_buf_2_val_2_0_fu_1520_p3,
        din3 => tmp_48_reg_2663,
        dout => tmp_40_fu_1557_p5);

    image_filter_mux_kbM_U29 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1484_p3,
        din1 => col_buf_2_val_1_0_fu_1502_p3,
        din2 => col_buf_2_val_2_0_fu_1520_p3,
        din3 => tmp_50_reg_2670,
        dout => tmp_41_fu_1575_p5);

    image_filter_mux_kbM_U30 : component image_filter_mux_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1484_p3,
        din1 => col_buf_2_val_1_0_fu_1502_p3,
        din2 => col_buf_2_val_2_0_fu_1520_p3,
        din3 => tmp_57_reg_2677,
        dout => tmp_42_fu_1593_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((exitcond389_i_fu_988_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter2_state7)) then 
                        ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter1;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    t_V_4_reg_608_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_fu_988_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                t_V_4_reg_608 <= j_V_fu_993_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                t_V_4_reg_608 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    t_V_reg_597_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                t_V_reg_597 <= i_V_reg_2607;
            elsif (((tmp_4_fu_625_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_reg_597 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_2_reg_586_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                tmp_2_reg_586 <= ap_const_lv2_0;
            elsif (((tmp_4_fu_625_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                tmp_2_reg_586 <= tmp_3_fu_619_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_fu_988_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                brmerge_reg_2702 <= brmerge_fu_1099_p2;
                or_cond_i427_i_reg_2693 <= or_cond_i427_i_fu_1040_p2;
                or_cond_i_reg_2728 <= or_cond_i_fu_1108_p2;
                tmp_62_reg_2715 <= tmp_62_fu_1104_p1;
                x_reg_2697 <= x_fu_1086_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                brmerge_reg_2702_pp0_iter1_reg <= brmerge_reg_2702;
                exitcond389_i_reg_2684 <= exitcond389_i_fu_988_p2;
                exitcond389_i_reg_2684_pp0_iter1_reg <= exitcond389_i_reg_2684;
                or_cond_i427_i_reg_2693_pp0_iter1_reg <= or_cond_i427_i_reg_2693;
                or_cond_i_reg_2728_pp0_iter1_reg <= or_cond_i_reg_2728;
                tmp_62_reg_2715_pp0_iter1_reg <= tmp_62_reg_2715;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                exitcond389_i_reg_2684_pp0_iter2_reg <= exitcond389_i_reg_2684_pp0_iter1_reg;
                or_cond_i_reg_2728_pp0_iter2_reg <= or_cond_i_reg_2728_pp0_iter1_reg;
                or_cond_i_reg_2728_pp0_iter3_reg <= or_cond_i_reg_2728_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_V_reg_2607 <= i_V_fu_678_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond390_i_fu_673_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                icmp_reg_2617 <= icmp_fu_699_p2;
                tmp_10_reg_2630 <= tmp_10_fu_717_p2;
                tmp_128_0_1_reg_2626 <= tmp_128_0_1_fu_711_p2;
                tmp_1_reg_2622 <= tmp_1_fu_705_p2;
                tmp_8_reg_2612 <= tmp_8_fu_684_p2;
                y_1_0_1_reg_2648 <= y_1_0_1_fu_935_p3;
                y_1_0_2_reg_2653 <= y_1_0_2_fu_951_p3;
                y_1_reg_2643 <= y_1_fu_919_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_2728_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                isneg_1_reg_2862 <= p_Val2_23_fu_1894_p2(10 downto 10);
                isneg_2_reg_2878 <= p_Val2_s_fu_2062_p2(10 downto 10);
                isneg_reg_2846 <= p_Val2_20_fu_1726_p2(10 downto 10);
                not_i_i_i1_reg_2873 <= not_i_i_i1_fu_1941_p2;
                not_i_i_i2_reg_2889 <= not_i_i_i2_fu_2109_p2;
                not_i_i_i_reg_2857 <= not_i_i_i_fu_1773_p2;
                p_Val2_21_reg_2852 <= p_Val2_21_fu_1757_p2;
                p_Val2_24_reg_2868 <= p_Val2_24_fu_1925_p2;
                p_Val2_26_reg_2884 <= p_Val2_26_fu_2093_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_2684 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                k_buf_0_val_3_addr_reg_2732 <= tmp_17_fu_1113_p1(11 - 1 downto 0);
                k_buf_0_val_4_addr_reg_2738 <= tmp_17_fu_1113_p1(11 - 1 downto 0);
                k_buf_0_val_5_addr_reg_2744 <= tmp_17_fu_1113_p1(11 - 1 downto 0);
                k_buf_1_val_3_addr_reg_2750 <= tmp_17_fu_1113_p1(11 - 1 downto 0);
                k_buf_1_val_4_addr_reg_2756 <= tmp_17_fu_1113_p1(11 - 1 downto 0);
                k_buf_1_val_5_addr_reg_2762 <= tmp_17_fu_1113_p1(11 - 1 downto 0);
                k_buf_2_val_3_addr_reg_2768 <= tmp_17_fu_1113_p1(11 - 1 downto 0);
                k_buf_2_val_4_addr_reg_2774 <= tmp_17_fu_1113_p1(11 - 1 downto 0);
                k_buf_2_val_5_addr_reg_2780 <= tmp_17_fu_1113_p1(11 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op240_read_state7 = ap_const_boolean_1))) then
                right_border_buf_0_1_fu_308 <= right_border_buf_0_s_fu_304;
                right_border_buf_0_2_fu_316 <= col_buf_0_val_1_0_fu_1181_p3;
                right_border_buf_0_3_fu_320 <= right_border_buf_0_2_fu_316;
                right_border_buf_0_4_fu_328 <= col_buf_0_val_2_0_fu_1199_p3;
                right_border_buf_0_5_fu_332 <= right_border_buf_0_4_fu_328;
                right_border_buf_0_s_fu_304 <= col_buf_0_val_0_0_fu_1163_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op282_read_state7 = ap_const_boolean_1))) then
                right_border_buf_1_1_fu_344 <= right_border_buf_1_s_fu_340;
                right_border_buf_1_2_fu_352 <= col_buf_1_val_1_0_fu_1346_p3;
                right_border_buf_1_3_fu_356 <= right_border_buf_1_2_fu_352;
                right_border_buf_1_4_fu_364 <= col_buf_1_val_2_0_fu_1364_p3;
                right_border_buf_1_5_fu_368 <= right_border_buf_1_4_fu_364;
                right_border_buf_1_s_fu_340 <= col_buf_1_val_0_0_fu_1328_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op318_read_state7 = ap_const_boolean_1))) then
                right_border_buf_2_1_fu_324 <= col_buf_2_val_2_0_fu_1520_p3;
                right_border_buf_2_2_fu_336 <= right_border_buf_2_3_fu_348;
                right_border_buf_2_3_fu_348 <= col_buf_2_val_1_0_fu_1502_p3;
                right_border_buf_2_4_fu_360 <= right_border_buf_2_5_fu_372;
                right_border_buf_2_5_fu_372 <= col_buf_2_val_0_0_fu_1484_p3;
                right_border_buf_2_s_fu_312 <= right_border_buf_2_1_fu_324;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_2684_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                src_kernel_win_0_va_1_fu_236 <= src_kernel_win_0_va_fu_232;
                src_kernel_win_0_va_2_fu_240 <= src_kernel_win_0_va_7_reg_2793;
                src_kernel_win_0_va_3_fu_244 <= src_kernel_win_0_va_2_fu_240;
                src_kernel_win_0_va_4_fu_248 <= src_kernel_win_0_va_8_reg_2800;
                src_kernel_win_0_va_5_fu_252 <= src_kernel_win_0_va_4_fu_248;
                src_kernel_win_0_va_fu_232 <= src_kernel_win_0_va_6_reg_2786;
                src_kernel_win_1_va_1_fu_260 <= src_kernel_win_1_va_fu_256;
                src_kernel_win_1_va_2_fu_264 <= src_kernel_win_1_va_7_reg_2813;
                src_kernel_win_1_va_3_fu_268 <= src_kernel_win_1_va_2_fu_264;
                src_kernel_win_1_va_4_fu_272 <= src_kernel_win_1_va_8_reg_2820;
                src_kernel_win_1_va_5_fu_276 <= src_kernel_win_1_va_4_fu_272;
                src_kernel_win_1_va_fu_256 <= src_kernel_win_1_va_6_reg_2806;
                src_kernel_win_2_va_1_fu_284 <= src_kernel_win_2_va_fu_280;
                src_kernel_win_2_va_2_fu_288 <= src_kernel_win_2_va_10_reg_2833;
                src_kernel_win_2_va_3_fu_292 <= src_kernel_win_2_va_2_fu_288;
                src_kernel_win_2_va_4_fu_296 <= src_kernel_win_2_va_11_reg_2840;
                src_kernel_win_2_va_5_fu_300 <= src_kernel_win_2_va_4_fu_296;
                src_kernel_win_2_va_fu_280 <= src_kernel_win_2_va_9_reg_2826;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_6_reg_2786 <= src_kernel_win_0_va_6_fu_1256_p3;
                src_kernel_win_0_va_7_reg_2793 <= src_kernel_win_0_va_7_fu_1274_p3;
                src_kernel_win_0_va_8_reg_2800 <= src_kernel_win_0_va_8_fu_1292_p3;
                src_kernel_win_1_va_6_reg_2806 <= src_kernel_win_1_va_6_fu_1421_p3;
                src_kernel_win_1_va_7_reg_2813 <= src_kernel_win_1_va_7_fu_1439_p3;
                src_kernel_win_1_va_8_reg_2820 <= src_kernel_win_1_va_8_fu_1457_p3;
                src_kernel_win_2_va_10_reg_2833 <= src_kernel_win_2_va_10_fu_1586_p3;
                src_kernel_win_2_va_11_reg_2840 <= src_kernel_win_2_va_11_fu_1604_p3;
                src_kernel_win_2_va_9_reg_2826 <= src_kernel_win_2_va_9_fu_1568_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                tmp_48_reg_2663 <= tmp_48_fu_968_p1;
                tmp_50_reg_2670 <= tmp_50_fu_976_p1;
                tmp_57_reg_2677 <= tmp_57_fu_984_p1;
                tmp_84_0_0_not_reg_2658 <= tmp_84_0_0_not_fu_959_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, ap_CS_fsm_state2, tmp_4_fu_625_p2, ap_CS_fsm_state3, exitcond390_i_fu_673_p2, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_4_fu_625_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((exitcond390_i_fu_673_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ImagLoc_x_fu_1015_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_4_reg_608));
    OP1_V_0_0_cast_fu_1620_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_5_fu_252),9));
    OP1_V_0_2_cast_fu_1683_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_1_fu_236),9));
    OP1_V_1_0_cast_fu_1788_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_5_fu_276),9));
    OP1_V_1_2_cast_fu_1851_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_1_fu_260),9));
    OP1_V_2_0_cast_fu_1956_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_5_fu_300),9));
    OP1_V_2_2_cast_fu_2019_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_1_fu_284),9));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(5);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, or_cond_i_reg_2728_pp0_iter3_reg, ap_predicate_op228_read_state7, ap_predicate_op240_read_state7, ap_predicate_op270_read_state7, ap_predicate_op282_read_state7, ap_predicate_op309_read_state7, ap_predicate_op318_read_state7)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((or_cond_i_reg_2728_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2728_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2728_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op318_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op309_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op282_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op270_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op240_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op228_read_state7 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, or_cond_i_reg_2728_pp0_iter3_reg, ap_predicate_op228_read_state7, ap_predicate_op240_read_state7, ap_predicate_op270_read_state7, ap_predicate_op282_read_state7, ap_predicate_op309_read_state7, ap_predicate_op318_read_state7)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((or_cond_i_reg_2728_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2728_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2728_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op318_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op309_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op282_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op270_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op240_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op228_read_state7 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, or_cond_i_reg_2728_pp0_iter3_reg, ap_predicate_op228_read_state7, ap_predicate_op240_read_state7, ap_predicate_op270_read_state7, ap_predicate_op282_read_state7, ap_predicate_op309_read_state7, ap_predicate_op318_read_state7)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (((or_cond_i_reg_2728_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2728_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2728_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op318_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op309_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op282_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op270_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op240_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op228_read_state7 = ap_const_boolean_1)))));
    end process;

        ap_block_state5_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp0_stage0_iter2_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, ap_predicate_op228_read_state7, ap_predicate_op240_read_state7, ap_predicate_op270_read_state7, ap_predicate_op282_read_state7, ap_predicate_op309_read_state7, ap_predicate_op318_read_state7)
    begin
                ap_block_state7_pp0_stage0_iter2 <= (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op318_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op309_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op282_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op270_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op240_read_state7 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op228_read_state7 = ap_const_boolean_1)));
    end process;

        ap_block_state8_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp0_stage0_iter4_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, or_cond_i_reg_2728_pp0_iter3_reg)
    begin
                ap_block_state9_pp0_stage0_iter4 <= (((or_cond_i_reg_2728_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2728_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2728_pp0_iter3_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)));
    end process;


    ap_condition_596_assign_proc : process(exitcond389_i_reg_2684_pp0_iter1_reg, or_cond_i427_i_reg_2693_pp0_iter1_reg, icmp_reg_2617, tmp_1_reg_2622)
    begin
                ap_condition_596 <= ((tmp_1_reg_2622 = ap_const_lv1_1) and (or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_0) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_602_assign_proc : process(exitcond389_i_reg_2684_pp0_iter1_reg, or_cond_i427_i_reg_2693_pp0_iter1_reg, icmp_reg_2617, tmp_128_0_1_reg_2626)
    begin
                ap_condition_602 <= ((tmp_128_0_1_reg_2626 = ap_const_lv1_1) and (or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_0) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter2_state7_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter2_state7 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter2_state7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state3, exitcond390_i_fu_673_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((exitcond390_i_fu_673_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op228_read_state7_assign_proc : process(exitcond389_i_reg_2684_pp0_iter1_reg, or_cond_i427_i_reg_2693_pp0_iter1_reg, icmp_reg_2617)
    begin
                ap_predicate_op228_read_state7 <= ((or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_0) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op240_read_state7_assign_proc : process(exitcond389_i_reg_2684_pp0_iter1_reg, or_cond_i427_i_reg_2693_pp0_iter1_reg, icmp_reg_2617, tmp_8_reg_2612)
    begin
                ap_predicate_op240_read_state7 <= ((tmp_8_reg_2612 = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_1) and (or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op270_read_state7_assign_proc : process(exitcond389_i_reg_2684_pp0_iter1_reg, or_cond_i427_i_reg_2693_pp0_iter1_reg, icmp_reg_2617)
    begin
                ap_predicate_op270_read_state7 <= ((or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_0) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op282_read_state7_assign_proc : process(exitcond389_i_reg_2684_pp0_iter1_reg, or_cond_i427_i_reg_2693_pp0_iter1_reg, icmp_reg_2617, tmp_8_reg_2612)
    begin
                ap_predicate_op282_read_state7 <= ((tmp_8_reg_2612 = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_1) and (or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op309_read_state7_assign_proc : process(exitcond389_i_reg_2684_pp0_iter1_reg, or_cond_i427_i_reg_2693_pp0_iter1_reg, icmp_reg_2617)
    begin
                ap_predicate_op309_read_state7 <= ((or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_0) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op318_read_state7_assign_proc : process(exitcond389_i_reg_2684_pp0_iter1_reg, or_cond_i427_i_reg_2693_pp0_iter1_reg, icmp_reg_2617, tmp_8_reg_2612)
    begin
                ap_predicate_op318_read_state7 <= ((tmp_8_reg_2612 = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_1) and (or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3, exitcond390_i_fu_673_p2)
    begin
        if (((exitcond390_i_fu_673_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_fu_1099_p2 <= (tmp_84_0_0_not_reg_2658 or tmp_15_fu_1035_p2);
    col_assign_2_fu_1094_p2 <= std_logic_vector(unsigned(tmp_6_fu_646_p2) - unsigned(x_fu_1086_p3));
    col_buf_0_val_0_0_fu_1163_p3 <= 
        k_buf_0_val_3_q0 when (brmerge_reg_2702_pp0_iter1_reg(0) = '1') else 
        tmp_18_fu_1152_p5;
    col_buf_0_val_1_0_fu_1181_p3 <= 
        k_buf_0_val_4_q0 when (brmerge_reg_2702_pp0_iter1_reg(0) = '1') else 
        tmp_19_fu_1170_p5;
    col_buf_0_val_2_0_fu_1199_p3 <= 
        k_buf_0_val_5_q0 when (brmerge_reg_2702_pp0_iter1_reg(0) = '1') else 
        tmp_20_fu_1188_p5;
    col_buf_1_val_0_0_fu_1328_p3 <= 
        k_buf_1_val_3_q0 when (brmerge_reg_2702_pp0_iter1_reg(0) = '1') else 
        tmp_25_fu_1317_p5;
    col_buf_1_val_1_0_fu_1346_p3 <= 
        k_buf_1_val_4_q0 when (brmerge_reg_2702_pp0_iter1_reg(0) = '1') else 
        tmp_26_fu_1335_p5;
    col_buf_1_val_2_0_fu_1364_p3 <= 
        k_buf_1_val_5_q0 when (brmerge_reg_2702_pp0_iter1_reg(0) = '1') else 
        tmp_27_fu_1353_p5;
    col_buf_2_val_0_0_fu_1484_p3 <= 
        k_buf_2_val_3_q0 when (brmerge_reg_2702_pp0_iter1_reg(0) = '1') else 
        tmp_32_fu_1473_p5;
    col_buf_2_val_1_0_fu_1502_p3 <= 
        k_buf_2_val_4_q0 when (brmerge_reg_2702_pp0_iter1_reg(0) = '1') else 
        tmp_37_fu_1491_p5;
    col_buf_2_val_2_0_fu_1520_p3 <= 
        k_buf_2_val_5_q0 when (brmerge_reg_2702_pp0_iter1_reg(0) = '1') else 
        tmp_39_fu_1509_p5;
    exitcond389_i_fu_988_p2 <= "1" when (t_V_4_reg_608 = tmp_s_fu_631_p2) else "0";
    exitcond390_i_fu_673_p2 <= "1" when (t_V_reg_597 = tmp_5_fu_636_p2) else "0";
    i_V_fu_678_p2 <= std_logic_vector(unsigned(t_V_reg_597) + unsigned(ap_const_lv32_1));
    icmp1_fu_1009_p2 <= "0" when (tmp_58_fu_999_p4 = ap_const_lv31_0) else "1";
    icmp_fu_699_p2 <= "0" when (tmp_34_fu_689_p4 = ap_const_lv31_0) else "1";
    j_V_fu_993_p2 <= std_logic_vector(unsigned(t_V_4_reg_608) + unsigned(ap_const_lv32_1));
    k_buf_0_val_3_address0 <= tmp_17_fu_1113_p1(11 - 1 downto 0);

    k_buf_0_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2684_pp0_iter1_reg, or_cond_i427_i_reg_2693_pp0_iter1_reg, icmp_reg_2617, tmp_1_reg_2622, ap_predicate_op240_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_1_reg_2622 = ap_const_lv1_1) and (or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_0) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op240_read_state7 = ap_const_boolean_1)))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2684_pp0_iter1_reg, or_cond_i427_i_reg_2693_pp0_iter1_reg, icmp_reg_2617, tmp_1_reg_2622, ap_predicate_op240_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_1_reg_2622 = ap_const_lv1_1) and (or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_0) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op240_read_state7 = ap_const_boolean_1)))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_address0 <= tmp_17_fu_1113_p1(11 - 1 downto 0);

    k_buf_0_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2684_pp0_iter1_reg, or_cond_i427_i_reg_2693_pp0_iter1_reg, icmp_reg_2617, tmp_128_0_1_reg_2626, ap_predicate_op240_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_128_0_1_reg_2626 = ap_const_lv1_1) and (or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_0) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op240_read_state7 = ap_const_boolean_1)))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_d1_assign_proc : process(p_src_data_stream_0_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op240_read_state7, k_buf_0_val_3_q0, ap_condition_602)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op240_read_state7 = ap_const_boolean_1)) then 
                k_buf_0_val_4_d1 <= k_buf_0_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_602)) then 
                k_buf_0_val_4_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_4_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2684_pp0_iter1_reg, or_cond_i427_i_reg_2693_pp0_iter1_reg, icmp_reg_2617, tmp_128_0_1_reg_2626, ap_predicate_op240_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_128_0_1_reg_2626 = ap_const_lv1_1) and (or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_0) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op240_read_state7 = ap_const_boolean_1)))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_5_address0 <= tmp_17_fu_1113_p1(11 - 1 downto 0);

    k_buf_0_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2684_pp0_iter1_reg, or_cond_i427_i_reg_2693_pp0_iter1_reg, icmp_reg_2617, tmp_1_reg_2622, ap_predicate_op240_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_1_reg_2622 = ap_const_lv1_1) and (or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_0) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op240_read_state7 = ap_const_boolean_1)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_d1_assign_proc : process(p_src_data_stream_0_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op240_read_state7, k_buf_0_val_4_q0, ap_condition_596)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op240_read_state7 = ap_const_boolean_1)) then 
                k_buf_0_val_5_d1 <= k_buf_0_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_596)) then 
                k_buf_0_val_5_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2684_pp0_iter1_reg, or_cond_i427_i_reg_2693_pp0_iter1_reg, icmp_reg_2617, tmp_1_reg_2622, ap_predicate_op240_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_1_reg_2622 = ap_const_lv1_1) and (or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_0) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op240_read_state7 = ap_const_boolean_1)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_3_address0 <= tmp_17_fu_1113_p1(11 - 1 downto 0);

    k_buf_1_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2684_pp0_iter1_reg, or_cond_i427_i_reg_2693_pp0_iter1_reg, icmp_reg_2617, tmp_1_reg_2622, ap_predicate_op282_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_1_reg_2622 = ap_const_lv1_1) and (or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_0) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op282_read_state7 = ap_const_boolean_1)))) then 
            k_buf_1_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2684_pp0_iter1_reg, or_cond_i427_i_reg_2693_pp0_iter1_reg, icmp_reg_2617, tmp_1_reg_2622, ap_predicate_op282_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_1_reg_2622 = ap_const_lv1_1) and (or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_0) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op282_read_state7 = ap_const_boolean_1)))) then 
            k_buf_1_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_4_address0 <= tmp_17_fu_1113_p1(11 - 1 downto 0);

    k_buf_1_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2684_pp0_iter1_reg, or_cond_i427_i_reg_2693_pp0_iter1_reg, icmp_reg_2617, tmp_128_0_1_reg_2626, ap_predicate_op282_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_128_0_1_reg_2626 = ap_const_lv1_1) and (or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_0) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op282_read_state7 = ap_const_boolean_1)))) then 
            k_buf_1_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_d1_assign_proc : process(p_src_data_stream_1_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op282_read_state7, k_buf_1_val_3_q0, ap_condition_602)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op282_read_state7 = ap_const_boolean_1)) then 
                k_buf_1_val_4_d1 <= k_buf_1_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_602)) then 
                k_buf_1_val_4_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_4_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2684_pp0_iter1_reg, or_cond_i427_i_reg_2693_pp0_iter1_reg, icmp_reg_2617, tmp_128_0_1_reg_2626, ap_predicate_op282_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_128_0_1_reg_2626 = ap_const_lv1_1) and (or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_0) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op282_read_state7 = ap_const_boolean_1)))) then 
            k_buf_1_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_5_address0 <= tmp_17_fu_1113_p1(11 - 1 downto 0);

    k_buf_1_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2684_pp0_iter1_reg, or_cond_i427_i_reg_2693_pp0_iter1_reg, icmp_reg_2617, tmp_1_reg_2622, ap_predicate_op282_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_1_reg_2622 = ap_const_lv1_1) and (or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_0) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op282_read_state7 = ap_const_boolean_1)))) then 
            k_buf_1_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_d1_assign_proc : process(p_src_data_stream_1_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op282_read_state7, k_buf_1_val_4_q0, ap_condition_596)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op282_read_state7 = ap_const_boolean_1)) then 
                k_buf_1_val_5_d1 <= k_buf_1_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_596)) then 
                k_buf_1_val_5_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2684_pp0_iter1_reg, or_cond_i427_i_reg_2693_pp0_iter1_reg, icmp_reg_2617, tmp_1_reg_2622, ap_predicate_op282_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_1_reg_2622 = ap_const_lv1_1) and (or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_0) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op282_read_state7 = ap_const_boolean_1)))) then 
            k_buf_1_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_3_address0 <= tmp_17_fu_1113_p1(11 - 1 downto 0);

    k_buf_2_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_2_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2684_pp0_iter1_reg, or_cond_i427_i_reg_2693_pp0_iter1_reg, icmp_reg_2617, tmp_1_reg_2622, ap_predicate_op318_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_1_reg_2622 = ap_const_lv1_1) and (or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_0) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op318_read_state7 = ap_const_boolean_1)))) then 
            k_buf_2_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2684_pp0_iter1_reg, or_cond_i427_i_reg_2693_pp0_iter1_reg, icmp_reg_2617, tmp_1_reg_2622, ap_predicate_op318_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_1_reg_2622 = ap_const_lv1_1) and (or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_0) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op318_read_state7 = ap_const_boolean_1)))) then 
            k_buf_2_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_4_address0 <= tmp_17_fu_1113_p1(11 - 1 downto 0);

    k_buf_2_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_2_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2684_pp0_iter1_reg, or_cond_i427_i_reg_2693_pp0_iter1_reg, icmp_reg_2617, tmp_128_0_1_reg_2626, ap_predicate_op318_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_128_0_1_reg_2626 = ap_const_lv1_1) and (or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_0) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op318_read_state7 = ap_const_boolean_1)))) then 
            k_buf_2_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_d1_assign_proc : process(p_src_data_stream_2_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op318_read_state7, k_buf_2_val_3_q0, ap_condition_602)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op318_read_state7 = ap_const_boolean_1)) then 
                k_buf_2_val_4_d1 <= k_buf_2_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_602)) then 
                k_buf_2_val_4_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_4_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2684_pp0_iter1_reg, or_cond_i427_i_reg_2693_pp0_iter1_reg, icmp_reg_2617, tmp_128_0_1_reg_2626, ap_predicate_op318_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_128_0_1_reg_2626 = ap_const_lv1_1) and (or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_0) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op318_read_state7 = ap_const_boolean_1)))) then 
            k_buf_2_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_5_address0 <= tmp_17_fu_1113_p1(11 - 1 downto 0);

    k_buf_2_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_2_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2684_pp0_iter1_reg, or_cond_i427_i_reg_2693_pp0_iter1_reg, icmp_reg_2617, tmp_1_reg_2622, ap_predicate_op318_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_1_reg_2622 = ap_const_lv1_1) and (or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_0) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op318_read_state7 = ap_const_boolean_1)))) then 
            k_buf_2_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_d1_assign_proc : process(p_src_data_stream_2_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op318_read_state7, k_buf_2_val_4_q0, ap_condition_596)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op318_read_state7 = ap_const_boolean_1)) then 
                k_buf_2_val_5_d1 <= k_buf_2_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_596)) then 
                k_buf_2_val_5_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_2684_pp0_iter1_reg, or_cond_i427_i_reg_2693_pp0_iter1_reg, icmp_reg_2617, tmp_1_reg_2622, ap_predicate_op318_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_1_reg_2622 = ap_const_lv1_1) and (or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_0) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op318_read_state7 = ap_const_boolean_1)))) then 
            k_buf_2_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    not_i_i_i1_fu_1941_p2 <= "0" when (tmp_31_fu_1931_p4 = ap_const_lv3_0) else "1";
    not_i_i_i2_fu_2109_p2 <= "0" when (tmp_43_fu_2099_p4 = ap_const_lv3_0) else "1";
    not_i_i_i_fu_1773_p2 <= "0" when (tmp_24_fu_1763_p4 = ap_const_lv3_0) else "1";
    or_cond_i427_i_fu_1040_p2 <= (tmp_15_fu_1035_p2 and rev3_fu_1029_p2);
    or_cond_i_fu_1108_p2 <= (icmp_reg_2617 and icmp1_fu_1009_p2);
    or_cond_i_i_0_1_fu_810_p2 <= (tmp_154_0_1_fu_805_p2 and rev1_fu_799_p2);
    or_cond_i_i_0_2_fu_873_p2 <= (tmp_154_0_2_fu_868_p2 and rev2_fu_862_p2);
    or_cond_i_i_fu_747_p2 <= (tmp_12_fu_742_p2 and rev_fu_736_p2);
    overflow_3_fu_2259_p2 <= (tmp_8_i_i1_fu_2254_p2 and not_i_i_i1_reg_2873);
    overflow_4_fu_2290_p2 <= (tmp_8_i_i2_fu_2285_p2 and not_i_i_i2_reg_2889);
    overflow_fu_2228_p2 <= (tmp_8_i_i_fu_2223_p2 and not_i_i_i_reg_2857);
    p_Val2_20_fu_1726_p2 <= std_logic_vector(unsigned(tmp21_fu_1704_p2) + unsigned(tmp22_fu_1720_p2));
    p_Val2_21_fu_1757_p2 <= std_logic_vector(unsigned(tmp24_fu_1740_p2) + unsigned(tmp25_fu_1751_p2));
    p_Val2_23_fu_1894_p2 <= std_logic_vector(unsigned(tmp29_fu_1872_p2) + unsigned(tmp30_fu_1888_p2));
    p_Val2_24_fu_1925_p2 <= std_logic_vector(unsigned(tmp32_fu_1908_p2) + unsigned(tmp33_fu_1919_p2));
    p_Val2_26_fu_2093_p2 <= std_logic_vector(unsigned(tmp40_fu_2076_p2) + unsigned(tmp41_fu_2087_p2));
        p_Val2_8_0_0_2_cas_fu_1633_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_8_0_0_2_fu_1627_p2),10));

    p_Val2_8_0_0_2_fu_1627_p2 <= std_logic_vector(unsigned(tmp_172_0_0_2_cast_fu_1624_p1) - unsigned(OP1_V_0_0_cast_fu_1620_p1));
        p_Val2_8_1_0_2_cas_fu_1801_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_8_1_0_2_fu_1795_p2),10));

    p_Val2_8_1_0_2_fu_1795_p2 <= std_logic_vector(unsigned(tmp_172_1_0_2_cast_fu_1792_p1) - unsigned(OP1_V_1_0_cast_fu_1788_p1));
        p_Val2_8_2_0_2_cas_fu_1969_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_8_2_0_2_fu_1963_p2),10));

    p_Val2_8_2_0_2_fu_1963_p2 <= std_logic_vector(unsigned(tmp_172_2_0_2_cast_fu_1960_p1) - unsigned(OP1_V_2_0_cast_fu_1956_p1));
    p_Val2_s_fu_2062_p2 <= std_logic_vector(unsigned(tmp37_fu_2040_p2) + unsigned(tmp38_fu_2056_p2));
    p_assign_1_fu_1054_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(t_V_4_reg_608));
    p_assign_2_fu_1073_p2 <= std_logic_vector(unsigned(tmp_80_2_fu_667_p2) - unsigned(p_p2_i429_i_fu_1060_p3));
    p_assign_6_0_1_fu_785_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFE) + signed(t_V_reg_597));
    p_assign_6_0_2_fu_848_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFD) + signed(t_V_reg_597));
    p_assign_7_0_1_fu_824_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) - unsigned(t_V_reg_597));
    p_assign_7_0_2_fu_887_p2 <= std_logic_vector(unsigned(ap_const_lv32_3) - unsigned(t_V_reg_597));
    p_assign_7_fu_761_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(t_V_reg_597));
    p_assign_8_0_1_fu_843_p2 <= std_logic_vector(unsigned(tmp_7_fu_656_p2) - unsigned(p_p2_i_i_0_1_fu_830_p3));
    p_assign_8_0_2_fu_906_p2 <= std_logic_vector(unsigned(tmp_7_fu_656_p2) - unsigned(p_p2_i_i_0_2_fu_893_p3));
    p_assign_8_fu_780_p2 <= std_logic_vector(unsigned(tmp_7_fu_656_p2) - unsigned(p_p2_i_i_fu_767_p3));

    p_dst_data_stream_0_V_blk_n_assign_proc : process(p_dst_data_stream_0_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, or_cond_i_reg_2728_pp0_iter3_reg)
    begin
        if (((or_cond_i_reg_2728_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_blk_n <= p_dst_data_stream_0_V_full_n;
        else 
            p_dst_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_0_V_din <= 
        p_mux_i_i_cast_fu_2233_p3 when (tmp_i_i_fu_2241_p2(0) = '1') else 
        p_Val2_21_reg_2852;

    p_dst_data_stream_0_V_write_assign_proc : process(ap_enable_reg_pp0_iter4, or_cond_i_reg_2728_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_2728_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_1_V_blk_n_assign_proc : process(p_dst_data_stream_1_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, or_cond_i_reg_2728_pp0_iter3_reg)
    begin
        if (((or_cond_i_reg_2728_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_blk_n <= p_dst_data_stream_1_V_full_n;
        else 
            p_dst_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= 
        p_mux_i_i30_cast_fu_2264_p3 when (tmp_i_i2_fu_2272_p2(0) = '1') else 
        p_Val2_24_reg_2868;

    p_dst_data_stream_1_V_write_assign_proc : process(ap_enable_reg_pp0_iter4, or_cond_i_reg_2728_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_2728_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_2_V_blk_n_assign_proc : process(p_dst_data_stream_2_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, or_cond_i_reg_2728_pp0_iter3_reg)
    begin
        if (((or_cond_i_reg_2728_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            p_dst_data_stream_2_V_blk_n <= p_dst_data_stream_2_V_full_n;
        else 
            p_dst_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= 
        p_mux_i_i39_cast_fu_2295_p3 when (tmp_i_i3_fu_2303_p2(0) = '1') else 
        p_Val2_26_reg_2884;

    p_dst_data_stream_2_V_write_assign_proc : process(ap_enable_reg_pp0_iter4, or_cond_i_reg_2728_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_2728_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_mux_i_i30_cast_fu_2264_p3 <= 
        ap_const_lv8_FF when (tmp_8_i_i1_fu_2254_p2(0) = '1') else 
        ap_const_lv8_0;
    p_mux_i_i39_cast_fu_2295_p3 <= 
        ap_const_lv8_FF when (tmp_8_i_i2_fu_2285_p2(0) = '1') else 
        ap_const_lv8_0;
    p_mux_i_i_cast_fu_2233_p3 <= 
        ap_const_lv8_FF when (tmp_8_i_i_fu_2223_p2(0) = '1') else 
        ap_const_lv8_0;
    p_neg394_i_fu_641_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(p_src_rows_V_read));
    p_p2_i429_i_fu_1060_p3 <= 
        p_assign_1_fu_1054_p2 when (tmp_60_fu_1046_p3(0) = '1') else 
        ImagLoc_x_fu_1015_p2;
    p_p2_i429_i_p_assign_2_fu_1078_p3 <= 
        p_p2_i429_i_fu_1060_p3 when (tmp_16_fu_1068_p2(0) = '1') else 
        p_assign_2_fu_1073_p2;
    p_p2_i_i_0_1_fu_830_p3 <= 
        p_assign_7_0_1_fu_824_p2 when (tmp_45_fu_816_p3(0) = '1') else 
        p_assign_6_0_1_fu_785_p2;
    p_p2_i_i_0_1_p_assign_fu_927_p3 <= 
        p_p2_i_i_0_1_fu_830_p3 when (tmp_164_0_1_fu_838_p2(0) = '1') else 
        p_assign_8_0_1_fu_843_p2;
    p_p2_i_i_0_2_fu_893_p3 <= 
        p_assign_7_0_2_fu_887_p2 when (tmp_47_fu_879_p3(0) = '1') else 
        p_assign_6_0_2_fu_848_p2;
    p_p2_i_i_0_2_p_assign_fu_943_p3 <= 
        p_p2_i_i_0_2_fu_893_p3 when (tmp_164_0_2_fu_901_p2(0) = '1') else 
        p_assign_8_0_2_fu_906_p2;
    p_p2_i_i_0_p_assign_8_fu_911_p3 <= 
        p_p2_i_i_fu_767_p3 when (tmp_14_fu_775_p2(0) = '1') else 
        p_assign_8_fu_780_p2;
    p_p2_i_i_fu_767_p3 <= 
        p_assign_7_fu_761_p2 when (tmp_36_fu_753_p3(0) = '1') else 
        tmp_11_fu_722_p2;
    p_shl1_cast_fu_1813_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_fu_1805_p3),10));
    p_shl1_fu_1805_p3 <= (src_kernel_win_1_va_3_fu_268 & ap_const_lv1_0);
    p_shl2_cast_fu_1981_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl2_fu_1973_p3),10));
    p_shl2_fu_1973_p3 <= (src_kernel_win_2_va_3_fu_292 & ap_const_lv1_0);
    p_shl_cast_fu_1645_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_fu_1637_p3),10));
    p_shl_fu_1637_p3 <= (src_kernel_win_0_va_3_fu_244 & ap_const_lv1_0);

    p_src_data_stream_0_V_blk_n_assign_proc : process(p_src_data_stream_0_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond389_i_reg_2684_pp0_iter1_reg, or_cond_i427_i_reg_2693_pp0_iter1_reg, icmp_reg_2617, tmp_8_reg_2612)
    begin
        if ((((or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_0) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_8_reg_2612 = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_1) and (or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_0_V_blk_n <= p_src_data_stream_0_V_empty_n;
        else 
            p_src_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_0_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op228_read_state7, ap_predicate_op240_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op240_read_state7 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op228_read_state7 = ap_const_boolean_1)))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_1_V_blk_n_assign_proc : process(p_src_data_stream_1_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond389_i_reg_2684_pp0_iter1_reg, or_cond_i427_i_reg_2693_pp0_iter1_reg, icmp_reg_2617, tmp_8_reg_2612)
    begin
        if ((((or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_0) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_8_reg_2612 = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_1) and (or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_1_V_blk_n <= p_src_data_stream_1_V_empty_n;
        else 
            p_src_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_1_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op270_read_state7, ap_predicate_op282_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op282_read_state7 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op270_read_state7 = ap_const_boolean_1)))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_2_V_blk_n_assign_proc : process(p_src_data_stream_2_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond389_i_reg_2684_pp0_iter1_reg, or_cond_i427_i_reg_2693_pp0_iter1_reg, icmp_reg_2617, tmp_8_reg_2612)
    begin
        if ((((or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_0) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_8_reg_2612 = ap_const_lv1_1) and (icmp_reg_2617 = ap_const_lv1_1) and (or_cond_i427_i_reg_2693_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_2684_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_2_V_blk_n <= p_src_data_stream_2_V_empty_n;
        else 
            p_src_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_2_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op309_read_state7, ap_predicate_op318_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op318_read_state7 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op309_read_state7 = ap_const_boolean_1)))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

    r_V_2_0_1_2_fu_1667_p3 <= (src_kernel_win_0_va_7_reg_2793 & ap_const_lv1_0);
    r_V_2_0_1_fu_1649_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(p_shl_cast_fu_1645_p1));
    r_V_2_0_2_fu_1687_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(OP1_V_0_2_cast_fu_1683_p1));
    r_V_2_1_1_2_fu_1835_p3 <= (src_kernel_win_1_va_7_reg_2813 & ap_const_lv1_0);
    r_V_2_1_1_fu_1817_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(p_shl1_cast_fu_1813_p1));
    r_V_2_1_2_fu_1855_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(OP1_V_1_2_cast_fu_1851_p1));
    r_V_2_2_1_2_fu_2003_p3 <= (src_kernel_win_2_va_10_reg_2833 & ap_const_lv1_0);
    r_V_2_2_1_fu_1985_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(p_shl2_cast_fu_1981_p1));
    r_V_2_2_2_fu_2023_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(OP1_V_2_2_cast_fu_2019_p1));
    rev1_fu_799_p2 <= (tmp_38_fu_791_p3 xor ap_const_lv1_1);
    rev2_fu_862_p2 <= (tmp_46_fu_854_p3 xor ap_const_lv1_1);
    rev3_fu_1029_p2 <= (tmp_59_fu_1021_p3 xor ap_const_lv1_1);
    rev_fu_736_p2 <= (tmp_35_fu_728_p3 xor ap_const_lv1_1);
    row_assign_9_0_1_fu_972_p2 <= std_logic_vector(unsigned(p_neg394_i_fu_641_p2) - unsigned(y_1_0_1_reg_2648));
    row_assign_9_0_2_fu_980_p2 <= std_logic_vector(unsigned(p_neg394_i_fu_641_p2) - unsigned(y_1_0_2_reg_2653));
    row_assign_9_fu_964_p2 <= std_logic_vector(unsigned(p_neg394_i_fu_641_p2) - unsigned(y_1_reg_2643));
    src_kernel_win_0_va_6_fu_1256_p3 <= 
        tmp_21_fu_1245_p5 when (tmp_10_reg_2630(0) = '1') else 
        col_buf_0_val_0_0_fu_1163_p3;
    src_kernel_win_0_va_7_fu_1274_p3 <= 
        tmp_22_fu_1263_p5 when (tmp_10_reg_2630(0) = '1') else 
        col_buf_0_val_1_0_fu_1181_p3;
    src_kernel_win_0_va_8_fu_1292_p3 <= 
        tmp_23_fu_1281_p5 when (tmp_10_reg_2630(0) = '1') else 
        col_buf_0_val_2_0_fu_1199_p3;
    src_kernel_win_1_va_6_fu_1421_p3 <= 
        tmp_28_fu_1410_p5 when (tmp_10_reg_2630(0) = '1') else 
        col_buf_1_val_0_0_fu_1328_p3;
    src_kernel_win_1_va_7_fu_1439_p3 <= 
        tmp_29_fu_1428_p5 when (tmp_10_reg_2630(0) = '1') else 
        col_buf_1_val_1_0_fu_1346_p3;
    src_kernel_win_1_va_8_fu_1457_p3 <= 
        tmp_30_fu_1446_p5 when (tmp_10_reg_2630(0) = '1') else 
        col_buf_1_val_2_0_fu_1364_p3;
    src_kernel_win_2_va_10_fu_1586_p3 <= 
        tmp_41_fu_1575_p5 when (tmp_10_reg_2630(0) = '1') else 
        col_buf_2_val_1_0_fu_1502_p3;
    src_kernel_win_2_va_11_fu_1604_p3 <= 
        tmp_42_fu_1593_p5 when (tmp_10_reg_2630(0) = '1') else 
        col_buf_2_val_2_0_fu_1520_p3;
    src_kernel_win_2_va_9_fu_1568_p3 <= 
        tmp_40_fu_1557_p5 when (tmp_10_reg_2630(0) = '1') else 
        col_buf_2_val_0_0_fu_1484_p3;
    tmp21_fu_1704_p2 <= std_logic_vector(signed(tmp_172_0_2_cast_fu_1693_p1) + signed(tmp_172_0_1_cast_fu_1655_p1));
    tmp22_fu_1720_p2 <= std_logic_vector(unsigned(tmp_172_0_1_cast_67_fu_1674_p1) + unsigned(tmp23_cast_fu_1716_p1));
        tmp23_cast_fu_1716_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp23_fu_1710_p2),11));

    tmp23_fu_1710_p2 <= std_logic_vector(unsigned(tmp_172_0_2_2_cast_c_fu_1701_p1) + unsigned(p_Val2_8_0_0_2_cas_fu_1633_p1));
    tmp24_fu_1740_p2 <= std_logic_vector(unsigned(tmp_66_fu_1663_p1) + unsigned(tmp_65_fu_1659_p1));
    tmp25_fu_1751_p2 <= std_logic_vector(unsigned(tmp_67_fu_1678_p2) + unsigned(tmp26_fu_1746_p2));
    tmp26_fu_1746_p2 <= std_logic_vector(unsigned(src_kernel_win_0_va_6_reg_2786) + unsigned(tmp_68_fu_1697_p1));
    tmp29_fu_1872_p2 <= std_logic_vector(signed(tmp_172_1_2_cast_fu_1861_p1) + signed(tmp_172_1_1_cast_fu_1823_p1));
    tmp30_fu_1888_p2 <= std_logic_vector(unsigned(tmp_172_1_1_cast_68_fu_1842_p1) + unsigned(tmp31_cast_fu_1884_p1));
        tmp31_cast_fu_1884_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp31_fu_1878_p2),11));

    tmp31_fu_1878_p2 <= std_logic_vector(unsigned(tmp_172_1_2_2_cast_c_fu_1869_p1) + unsigned(p_Val2_8_1_0_2_cas_fu_1801_p1));
    tmp32_fu_1908_p2 <= std_logic_vector(unsigned(tmp_74_fu_1831_p1) + unsigned(tmp_73_fu_1827_p1));
    tmp33_fu_1919_p2 <= std_logic_vector(unsigned(tmp_75_fu_1846_p2) + unsigned(tmp34_fu_1914_p2));
    tmp34_fu_1914_p2 <= std_logic_vector(unsigned(src_kernel_win_1_va_6_reg_2806) + unsigned(tmp_76_fu_1865_p1));
    tmp37_fu_2040_p2 <= std_logic_vector(signed(tmp_172_2_2_cast_fu_2029_p1) + signed(tmp_172_2_1_cast_fu_1991_p1));
    tmp38_fu_2056_p2 <= std_logic_vector(unsigned(tmp_172_2_1_cast_69_fu_2010_p1) + unsigned(tmp39_cast_fu_2052_p1));
        tmp39_cast_fu_2052_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp39_fu_2046_p2),11));

    tmp39_fu_2046_p2 <= std_logic_vector(unsigned(tmp_172_2_2_2_cast_c_fu_2037_p1) + unsigned(p_Val2_8_2_0_2_cas_fu_1969_p1));
    tmp40_fu_2076_p2 <= std_logic_vector(unsigned(tmp_82_fu_1999_p1) + unsigned(tmp_81_fu_1995_p1));
    tmp41_fu_2087_p2 <= std_logic_vector(unsigned(tmp_83_fu_2014_p2) + unsigned(tmp42_fu_2082_p2));
    tmp42_fu_2082_p2 <= std_logic_vector(unsigned(src_kernel_win_2_va_9_reg_2826) + unsigned(tmp_84_fu_2033_p1));
    tmp_10_fu_717_p2 <= "1" when (unsigned(t_V_reg_597) > unsigned(p_src_rows_V_read)) else "0";
    tmp_11_fu_722_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_reg_597));
    tmp_128_0_1_fu_711_p2 <= "1" when (t_V_reg_597 = ap_const_lv32_0) else "0";
    tmp_12_fu_742_p2 <= "1" when (signed(tmp_11_fu_722_p2) < signed(p_src_rows_V_read)) else "0";
    tmp_14_fu_775_p2 <= "1" when (signed(p_p2_i_i_fu_767_p3) < signed(p_src_rows_V_read)) else "0";
    tmp_154_0_1_fu_805_p2 <= "1" when (signed(p_assign_6_0_1_fu_785_p2) < signed(p_src_rows_V_read)) else "0";
    tmp_154_0_2_fu_868_p2 <= "1" when (signed(p_assign_6_0_2_fu_848_p2) < signed(p_src_rows_V_read)) else "0";
    tmp_15_fu_1035_p2 <= "1" when (signed(ImagLoc_x_fu_1015_p2) < signed(p_src_cols_V_read)) else "0";
    tmp_164_0_1_fu_838_p2 <= "1" when (signed(p_p2_i_i_0_1_fu_830_p3) < signed(p_src_rows_V_read)) else "0";
    tmp_164_0_2_fu_901_p2 <= "1" when (signed(p_p2_i_i_0_2_fu_893_p3) < signed(p_src_rows_V_read)) else "0";
    tmp_16_fu_1068_p2 <= "1" when (signed(p_p2_i429_i_fu_1060_p3) < signed(p_src_cols_V_read)) else "0";
    tmp_172_0_0_2_cast_fu_1624_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_8_reg_2800),9));
    tmp_172_0_1_cast_67_fu_1674_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_2_0_1_2_fu_1667_p3),11));
        tmp_172_0_1_cast_fu_1655_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_0_1_fu_1649_p2),11));

    tmp_172_0_2_2_cast_c_fu_1701_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_6_reg_2786),10));
        tmp_172_0_2_cast_fu_1693_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_0_2_fu_1687_p2),11));

    tmp_172_1_0_2_cast_fu_1792_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_8_reg_2820),9));
    tmp_172_1_1_cast_68_fu_1842_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_2_1_1_2_fu_1835_p3),11));
        tmp_172_1_1_cast_fu_1823_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_1_1_fu_1817_p2),11));

    tmp_172_1_2_2_cast_c_fu_1869_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_6_reg_2806),10));
        tmp_172_1_2_cast_fu_1861_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_1_2_fu_1855_p2),11));

    tmp_172_2_0_2_cast_fu_1960_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_11_reg_2840),9));
    tmp_172_2_1_cast_69_fu_2010_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_2_2_1_2_fu_2003_p3),11));
        tmp_172_2_1_cast_fu_1991_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_2_1_fu_1985_p2),11));

    tmp_172_2_2_2_cast_c_fu_2037_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_9_reg_2826),10));
        tmp_172_2_2_cast_fu_2029_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_2_2_fu_2023_p2),11));

    tmp_17_fu_1113_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_reg_2697),64));
    tmp_1_fu_705_p2 <= "1" when (t_V_reg_597 = ap_const_lv32_1) else "0";
    tmp_24_fu_1763_p4 <= p_Val2_20_fu_1726_p2(10 downto 8);
    tmp_31_fu_1931_p4 <= p_Val2_23_fu_1894_p2(10 downto 8);
    tmp_33_fu_662_p2 <= std_logic_vector(shift_left(unsigned(p_src_cols_V_read),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_34_fu_689_p4 <= t_V_reg_597(31 downto 1);
    tmp_35_fu_728_p3 <= tmp_11_fu_722_p2(31 downto 31);
    tmp_36_fu_753_p3 <= tmp_11_fu_722_p2(31 downto 31);
    tmp_38_fu_791_p3 <= p_assign_6_0_1_fu_785_p2(31 downto 31);
    tmp_3_fu_619_p2 <= std_logic_vector(unsigned(tmp_2_reg_586) + unsigned(ap_const_lv2_1));
    tmp_43_fu_2099_p4 <= p_Val2_s_fu_2062_p2(10 downto 8);
    tmp_45_fu_816_p3 <= p_assign_6_0_1_fu_785_p2(31 downto 31);
    tmp_46_fu_854_p3 <= p_assign_6_0_2_fu_848_p2(31 downto 31);
    tmp_47_fu_879_p3 <= p_assign_6_0_2_fu_848_p2(31 downto 31);
    tmp_48_fu_968_p1 <= row_assign_9_fu_964_p2(2 - 1 downto 0);
    tmp_4_fu_625_p2 <= "1" when (tmp_2_reg_586 = ap_const_lv2_2) else "0";
    tmp_50_fu_976_p1 <= row_assign_9_0_1_fu_972_p2(2 - 1 downto 0);
    tmp_57_fu_984_p1 <= row_assign_9_0_2_fu_980_p2(2 - 1 downto 0);
    tmp_58_fu_999_p4 <= t_V_4_reg_608(31 downto 1);
    tmp_59_fu_1021_p3 <= ImagLoc_x_fu_1015_p2(31 downto 31);
    tmp_5_fu_636_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) + unsigned(p_src_rows_V_read));
    tmp_60_fu_1046_p3 <= ImagLoc_x_fu_1015_p2(31 downto 31);
    tmp_62_fu_1104_p1 <= col_assign_2_fu_1094_p2(2 - 1 downto 0);
    tmp_65_fu_1659_p1 <= p_Val2_8_0_0_2_fu_1627_p2(8 - 1 downto 0);
    tmp_66_fu_1663_p1 <= r_V_2_0_1_fu_1649_p2(8 - 1 downto 0);
    tmp_67_fu_1678_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_0_va_7_reg_2793),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    tmp_68_fu_1697_p1 <= r_V_2_0_2_fu_1687_p2(8 - 1 downto 0);
    tmp_6_fu_646_p2 <= std_logic_vector(unsigned(ap_const_lv32_3) + unsigned(p_src_cols_V_read));
    tmp_73_fu_1827_p1 <= p_Val2_8_1_0_2_fu_1795_p2(8 - 1 downto 0);
    tmp_74_fu_1831_p1 <= r_V_2_1_1_fu_1817_p2(8 - 1 downto 0);
    tmp_75_fu_1846_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_1_va_7_reg_2813),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    tmp_76_fu_1865_p1 <= r_V_2_1_2_fu_1855_p2(8 - 1 downto 0);
    tmp_7_fu_656_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) + unsigned(tmp_fu_651_p2));
    tmp_80_2_fu_667_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFE) + signed(tmp_33_fu_662_p2));
    tmp_81_fu_1995_p1 <= p_Val2_8_2_0_2_fu_1963_p2(8 - 1 downto 0);
    tmp_82_fu_1999_p1 <= r_V_2_2_1_fu_1985_p2(8 - 1 downto 0);
    tmp_83_fu_2014_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_2_va_10_reg_2833),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    tmp_84_0_0_not_fu_959_p2 <= (tmp_8_reg_2612 xor ap_const_lv1_1);
    tmp_84_fu_2033_p1 <= r_V_2_2_2_fu_2023_p2(8 - 1 downto 0);
    tmp_8_fu_684_p2 <= "1" when (unsigned(t_V_reg_597) < unsigned(p_src_rows_V_read)) else "0";
    tmp_8_i_i1_fu_2254_p2 <= (isneg_1_reg_2862 xor ap_const_lv1_1);
    tmp_8_i_i2_fu_2285_p2 <= (isneg_2_reg_2878 xor ap_const_lv1_1);
    tmp_8_i_i_fu_2223_p2 <= (isneg_reg_2846 xor ap_const_lv1_1);
    tmp_fu_651_p2 <= std_logic_vector(shift_left(unsigned(p_src_rows_V_read),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_i_i2_fu_2272_p2 <= (overflow_3_fu_2259_p2 or isneg_1_reg_2862);
    tmp_i_i3_fu_2303_p2 <= (overflow_4_fu_2290_p2 or isneg_2_reg_2878);
    tmp_i_i_fu_2241_p2 <= (overflow_fu_2228_p2 or isneg_reg_2846);
    tmp_s_fu_631_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) + unsigned(p_src_cols_V_read));
    x_fu_1086_p3 <= 
        ImagLoc_x_fu_1015_p2 when (or_cond_i427_i_fu_1040_p2(0) = '1') else 
        p_p2_i429_i_p_assign_2_fu_1078_p3;
    y_1_0_1_fu_935_p3 <= 
        p_assign_6_0_1_fu_785_p2 when (or_cond_i_i_0_1_fu_810_p2(0) = '1') else 
        p_p2_i_i_0_1_p_assign_fu_927_p3;
    y_1_0_2_fu_951_p3 <= 
        p_assign_6_0_2_fu_848_p2 when (or_cond_i_i_0_2_fu_873_p2(0) = '1') else 
        p_p2_i_i_0_2_p_assign_fu_943_p3;
    y_1_fu_919_p3 <= 
        tmp_11_fu_722_p2 when (or_cond_i_i_fu_747_p2(0) = '1') else 
        p_p2_i_i_0_p_assign_8_fu_911_p3;
end behav;
