INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/SOP_glitch/SOP_glitch.srcs/sources_1/new/SOP_glitch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SOP_glitch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/SOP_glitch/SOP_glitch.srcs/sim_1/new/SOP_glich_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SOP_glich_sim
