<!--------------------------------------------------------------------------------->
<!-- IMPORTANT: This file is auto-generated by Driver (https://driver.ai). -------->
<!-- Manual edits may be overwritten on future commits. --------------------------->
<!--------------------------------------------------------------------------------->

CL-specific constraints, DDR DRAM DMA module, and TCL script for FPGA design synthesis on Amazon's platform.

## Folders
- **[constraints](constraints/README.md)**: Defines CL-specific constraints for top-level PNR with pblock creation and configuration.
- **[design](design/README.md)**: Implements a DDR DRAM DMA module for FPGA with address mapping and reset synchronization.
- **[scripts](scripts/README.md)**: TCL script for synthesizing FPGA designs on Amazon's platform.


---
Made with ❤️ by [Driver](https://www.driver.ai/)