<profile>

<section name = "Vivado HLS Report for 'network'" level="0">
<item name = "Date">Tue Nov 26 20:17:05 2019
</item>
<item name = "Version">2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)</item>
<item name = "Project">HLS</item>
<item name = "Solution">network</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.585, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_padding2d_fix16_fu_247">padding2d_fix16, ?, ?, ?, ?, none</column>
<column name="grp_depthwise_conv2d_fix_fu_256">depthwise_conv2d_fix, ?, ?, ?, ?, none</column>
<column name="grp_pointwise_conv2d_fix_fu_269">pointwise_conv2d_fix, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 3, -, -, ?, no</column>
<column name="- Loop 2">25088, 25088, 2, -, -, 12544, no</column>
<column name="- Loop 3">12545, 12545, 3, 1, 1, 12544, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, 2, 0, 229</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, 12, 1815, 2490</column>
<column name="Memory">48, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 479</column>
<column name="Register">-, -, 272, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">17, 6, 1, 6</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_depthwise_conv2d_fix_fu_256">depthwise_conv2d_fix, 0, 5, 596, 733</column>
<column name="network_AXILiteS_s_axi_U">network_AXILiteS_s_axi, 0, 0, 68, 104</column>
<column name="grp_padding2d_fix16_fu_247">padding2d_fix16, 0, 2, 571, 1012</column>
<column name="grp_pointwise_conv2d_fix_fu_269">pointwise_conv2d_fix, 0, 5, 580, 641</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="network_mul_mul_16ns_16ns_32_1_1_U28">network_mul_mul_16ns_16ns_32_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="MemBank_A_U">network_MemBank_A, 16, 0, 0, 14400, 16, 1, 230400</column>
<column name="MemBank_B_U">network_MemBank_A, 16, 0, 0, 14400, 16, 1, 230400</column>
<column name="MemBank_Out_U">network_MemBank_Out, 16, 0, 0, 12544, 16, 1, 200704</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_40_fu_341_p2">*, 2, 0, 20, 32, 5</column>
<column name="i_3_fu_351_p2">+, 0, 0, 39, 32, 1</column>
<column name="i_4_fu_388_p2">+, 0, 0, 19, 14, 1</column>
<column name="i_5_fu_405_p2">+, 0, 0, 19, 14, 1</column>
<column name="ap_block_state13_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4">and, 0, 0, 2, 1, 1</column>
<column name="input_data_V_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="input_data_V_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_data_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_data_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_last_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_last_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_user_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_user_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="input_data_V_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="output_data_V_data_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="output_data_V_last_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="output_data_V_user_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_41_fu_346_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_43_fu_382_p2">icmp, 0, 0, 13, 14, 13</column>
<column name="tmp_45_fu_399_p2">icmp, 0, 0, 13, 14, 13</column>
<column name="tmp_last_V_fu_422_p2">icmp, 0, 0, 13, 14, 13</column>
<column name="tmp_user_V_fu_416_p2">icmp, 0, 0, 13, 14, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state16">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="MemBank_A_address0">27, 5, 14, 70</column>
<column name="MemBank_A_ce0">27, 5, 1, 5</column>
<column name="MemBank_A_d0">15, 3, 16, 48</column>
<column name="MemBank_A_we0">15, 3, 1, 3</column>
<column name="MemBank_B_address0">27, 5, 14, 70</column>
<column name="MemBank_B_ce0">27, 5, 1, 5</column>
<column name="MemBank_B_d0">15, 3, 16, 48</column>
<column name="MemBank_B_we0">15, 3, 1, 3</column>
<column name="MemBank_Out_address0">15, 3, 14, 42</column>
<column name="ap_NS_fsm">62, 15, 1, 15</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="i1_reg_225">9, 2, 14, 28</column>
<column name="i2_reg_236">9, 2, 14, 28</column>
<column name="i_reg_214">9, 2, 32, 64</column>
<column name="input_data_TDATA_blk_n">9, 2, 1, 2</column>
<column name="input_data_V_data_V_0_data_out">9, 2, 16, 32</column>
<column name="input_data_V_data_V_0_state">15, 3, 2, 6</column>
<column name="input_data_V_dest_V_0_state">15, 3, 2, 6</column>
<column name="output_data_TDATA_blk_n">9, 2, 1, 2</column>
<column name="output_data_V_data_V_1_data_out">9, 2, 16, 32</column>
<column name="output_data_V_data_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_dest_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_id_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_keep_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_last_V_1_data_out">9, 2, 1, 2</column>
<column name="output_data_V_last_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_strb_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_user_V_1_data_out">9, 2, 1, 2</column>
<column name="output_data_V_user_V_1_state">15, 3, 2, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Padding2D_0_depth">0, 0, 16, 16</column>
<column name="Padding2D_0_height">0, 0, 16, 16</column>
<column name="Padding2D_0_width">0, 0, 16, 16</column>
<column name="SeparableConv2D_0_de">0, 0, 16, 16</column>
<column name="SeparableConv2D_0_he">0, 0, 16, 16</column>
<column name="SeparableConv2D_0_wi">0, 0, 16, 16</column>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="grp_depthwise_conv2d_fix_fu_256_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_padding2d_fix16_fu_247_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pointwise_conv2d_fix_fu_269_ap_start_reg">1, 0, 1, 0</column>
<column name="i1_reg_225">14, 0, 14, 0</column>
<column name="i2_reg_236">14, 0, 14, 0</column>
<column name="i_4_reg_486">14, 0, 14, 0</column>
<column name="i_reg_214">32, 0, 32, 0</column>
<column name="input_0_depth">0, 0, 16, 16</column>
<column name="input_0_height">0, 0, 16, 16</column>
<column name="input_0_width">0, 0, 16, 16</column>
<column name="input_data_V_data_V_0_payload_A">16, 0, 16, 0</column>
<column name="input_data_V_data_V_0_payload_B">16, 0, 16, 0</column>
<column name="input_data_V_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="input_data_V_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="input_data_V_data_V_0_state">2, 0, 2, 0</column>
<column name="input_data_V_dest_V_0_state">2, 0, 2, 0</column>
<column name="output_data_V_data_V_1_payload_A">16, 0, 16, 0</column>
<column name="output_data_V_data_V_1_payload_B">16, 0, 16, 0</column>
<column name="output_data_V_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_data_V_data_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_dest_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_dest_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_id_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_id_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_keep_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_keep_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_last_V_1_payload_A">1, 0, 1, 0</column>
<column name="output_data_V_last_V_1_payload_B">1, 0, 1, 0</column>
<column name="output_data_V_last_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_last_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_data_V_last_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_strb_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_strb_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_user_V_1_payload_A">1, 0, 1, 0</column>
<column name="output_data_V_user_V_1_payload_B">1, 0, 1, 0</column>
<column name="output_data_V_user_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_user_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_data_V_user_V_1_state">2, 0, 2, 0</column>
<column name="reg_299">0, 0, 16, 16</column>
<column name="reg_305">0, 0, 16, 16</column>
<column name="reg_311">0, 0, 16, 16</column>
<column name="tmp1_reg_444">32, 0, 32, 0</column>
<column name="tmp_40_reg_454">30, 0, 32, 2</column>
<column name="tmp_44_reg_491">14, 0, 64, 50</column>
<column name="tmp_45_reg_501">1, 0, 1, 0</column>
<column name="tmp_45_reg_501_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_last_V_reg_515">1, 0, 1, 0</column>
<column name="tmp_user_V_reg_510">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_AWADDR">in, 5, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_ARADDR">in, 5, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, network, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, network, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, network, return value</column>
<column name="input_data_TDATA">in, 16, axis, input_data_V_data_V, pointer</column>
<column name="input_data_TVALID">in, 1, axis, input_data_V_dest_V, pointer</column>
<column name="input_data_TREADY">out, 1, axis, input_data_V_dest_V, pointer</column>
<column name="input_data_TDEST">in, 1, axis, input_data_V_dest_V, pointer</column>
<column name="input_data_TKEEP">in, 2, axis, input_data_V_keep_V, pointer</column>
<column name="input_data_TSTRB">in, 2, axis, input_data_V_strb_V, pointer</column>
<column name="input_data_TUSER">in, 1, axis, input_data_V_user_V, pointer</column>
<column name="input_data_TLAST">in, 1, axis, input_data_V_last_V, pointer</column>
<column name="input_data_TID">in, 1, axis, input_data_V_id_V, pointer</column>
<column name="output_data_TDATA">out, 16, axis, output_data_V_data_V, pointer</column>
<column name="output_data_TREADY">in, 1, axis, output_data_V_data_V, pointer</column>
<column name="output_data_TVALID">out, 1, axis, output_data_V_dest_V, pointer</column>
<column name="output_data_TDEST">out, 1, axis, output_data_V_dest_V, pointer</column>
<column name="output_data_TKEEP">out, 2, axis, output_data_V_keep_V, pointer</column>
<column name="output_data_TSTRB">out, 2, axis, output_data_V_strb_V, pointer</column>
<column name="output_data_TUSER">out, 1, axis, output_data_V_user_V, pointer</column>
<column name="output_data_TLAST">out, 1, axis, output_data_V_last_V, pointer</column>
<column name="output_data_TID">out, 1, axis, output_data_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
