;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-426
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT @127, 100
	MOV -1, <-20
	SUB @121, 103
	ADD 210, 60
	MOV -1, <-20
	SUB @121, 103
	JMP 1, @20
	CMP -7, <-420
	CMP -7, <-420
	CMP -210, 33
	SPL <121, 103
	SPL <121, 103
	SPL 0, <-2
	SPL 0, <-2
	CMP @121, 103
	SPL 0, <-2
	SLT 12, @-0
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB 12, @10
	SLT 121, 0
	JMP @12, #200
	SUB -7, <-420
	SUB -7, <-426
	SUB 12, @10
	JMP 1, @-1
	SUB @121, 100
	ADD -1, <-20
	SUB 772, @202
	MOV -7, <-20
	MOV -7, <-20
	MOV @127, 100
	CMP @121, 103
	SUB @921, 106
	SUB @921, 106
	SUB @921, 106
	SPL 0, <-2
	MOV -7, <-20
	SPL 0, <-2
	DJN -1, @-20
	CMP -7, <-426
	SPL 0, <-2
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	CMP -7, <-426
