Loading plugins phase: Elapsed time ==> 0s.359ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Ryan Kelley\Documents\CMPEN480\PSoC Firmestware\Platform Control Firmware.cydsn\Platform Control Firmware.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Ryan Kelley\Documents\CMPEN480\PSoC Firmestware\Platform Control Firmware.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.078ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.140ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Platform Control Firmware.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan Kelley\Documents\CMPEN480\PSoC Firmestware\Platform Control Firmware.cydsn\Platform Control Firmware.cyprj -dcpsoc3 Platform Control Firmware.v -verilog
======================================================================

======================================================================
Compiling:  Platform Control Firmware.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan Kelley\Documents\CMPEN480\PSoC Firmestware\Platform Control Firmware.cydsn\Platform Control Firmware.cyprj -dcpsoc3 Platform Control Firmware.v -verilog
======================================================================

======================================================================
Compiling:  Platform Control Firmware.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan Kelley\Documents\CMPEN480\PSoC Firmestware\Platform Control Firmware.cydsn\Platform Control Firmware.cyprj -dcpsoc3 -verilog Platform Control Firmware.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Apr 28 08:59:55 2017


======================================================================
Compiling:  Platform Control Firmware.v
Program  :   vpp
Options  :    -yv2 -q10 Platform Control Firmware.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Apr 28 08:59:55 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Platform Control Firmware.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Platform Control Firmware.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan Kelley\Documents\CMPEN480\PSoC Firmestware\Platform Control Firmware.cydsn\Platform Control Firmware.cyprj -dcpsoc3 -verilog Platform Control Firmware.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Apr 28 08:59:55 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Ryan Kelley\Documents\CMPEN480\PSoC Firmestware\Platform Control Firmware.cydsn\codegentemp\Platform Control Firmware.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Ryan Kelley\Documents\CMPEN480\PSoC Firmestware\Platform Control Firmware.cydsn\codegentemp\Platform Control Firmware.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Platform Control Firmware.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan Kelley\Documents\CMPEN480\PSoC Firmestware\Platform Control Firmware.cydsn\Platform Control Firmware.cyprj -dcpsoc3 -verilog Platform Control Firmware.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Apr 28 08:59:57 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Ryan Kelley\Documents\CMPEN480\PSoC Firmestware\Platform Control Firmware.cydsn\codegentemp\Platform Control Firmware.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Ryan Kelley\Documents\CMPEN480\PSoC Firmestware\Platform Control Firmware.cydsn\codegentemp\Platform Control Firmware.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ESP07_UART:BUART:reset_sr\
	Net_8
	\ESP07_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\ESP07_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_3
	\ESP07_UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\ESP07_UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\ESP07_UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\ESP07_UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\ESP07_UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\ESP07_UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\ESP07_UART:BUART:sRX:MODULE_5:lt\
	\ESP07_UART:BUART:sRX:MODULE_5:eq\
	\ESP07_UART:BUART:sRX:MODULE_5:gt\
	\ESP07_UART:BUART:sRX:MODULE_5:gte\
	\ESP07_UART:BUART:sRX:MODULE_5:lte\
	\FT232_UART:BUART:reset_sr\
	Net_21
	\FT232_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\FT232_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_16
	\FT232_UART:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\FT232_UART:BUART:sRX:MODULE_10:g1:a0:xeq\
	\FT232_UART:BUART:sRX:MODULE_10:g1:a0:xlt\
	\FT232_UART:BUART:sRX:MODULE_10:g1:a0:xlte\
	\FT232_UART:BUART:sRX:MODULE_10:g1:a0:xgt\
	\FT232_UART:BUART:sRX:MODULE_10:g1:a0:xgte\
	\FT232_UART:BUART:sRX:MODULE_10:lt\
	\FT232_UART:BUART:sRX:MODULE_10:eq\
	\FT232_UART:BUART:sRX:MODULE_10:gt\
	\FT232_UART:BUART:sRX:MODULE_10:gte\
	\FT232_UART:BUART:sRX:MODULE_10:lte\
	Net_1146
	Net_1143
	\PWM_Left_Front:Net_114\
	\I2C:udb_clk\
	Net_1206
	\I2C:Net_973\
	Net_1207
	\I2C:Net_974\
	\I2C:timeout_clk\
	Net_1212
	\I2C:Net_975\
	Net_1210
	Net_1211
	\Timer_Channel_Left:Net_260\
	Net_1238
	\Timer_Channel_Left:Net_53\
	\Timer_Channel_Left:TimerUDB:ctrl_ten\
	\Timer_Channel_Left:TimerUDB:ctrl_tmode_1\
	\Timer_Channel_Left:TimerUDB:ctrl_tmode_0\
	Net_1237
	\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:albi_1\
	\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:agbi_1\
	\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lt_0\
	\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gt_0\
	\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lt_1\
	\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gt_1\
	\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lti_0\
	\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gti_0\
	\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:albi_0\
	\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:agbi_0\
	\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xneq\
	\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xlt\
	\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xlte\
	\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xgt\
	\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xgte\
	\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:lt\
	\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:gt\
	\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:gte\
	\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:lte\
	\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:neq\
	\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_12:g2:a0:b_1\
	\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_12:g2:a0:b_0\
	\Timer_Channel_Left:TimerUDB:zeros_3\
	\Timer_Channel_Left:TimerUDB:zeros_2\
	\Timer_Channel_Left:Net_102\
	\Timer_Channel_Left:Net_266\
	Net_893
	Net_890
	\PWM_Left_Rear:Net_114\
	Net_971
	Net_972
	Net_974
	Net_975
	Net_976
	Net_977
	Net_923
	Net_920
	\PWM_Right_Front:Net_114\
	Net_961
	Net_962
	Net_964
	Net_965
	Net_966
	Net_967
	Net_943
	Net_940
	\PWM_Right_Rear:Net_114\
	Net_951
	Net_952
	Net_954
	Net_955
	Net_956
	Net_957
	Net_981
	Net_982
	Net_984
	Net_985
	Net_986
	Net_987
	\Timer_Channel_Right:Net_260\
	Net_1128
	\Timer_Channel_Right:Net_53\
	\Timer_Channel_Right:TimerUDB:ctrl_ten\
	\Timer_Channel_Right:TimerUDB:ctrl_tmode_1\
	\Timer_Channel_Right:TimerUDB:ctrl_tmode_0\
	Net_1127
	\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:albi_1\
	\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:agbi_1\
	\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:lt_0\
	\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:gt_0\
	\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:lt_1\
	\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:gt_1\
	\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:lti_0\
	\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:gti_0\
	\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:albi_0\
	\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:agbi_0\
	\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xneq\
	\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xlt\
	\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xlte\
	\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xgt\
	\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xgte\
	\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:lt\
	\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:gt\
	\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:gte\
	\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:lte\
	\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:neq\
	\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_14:g2:a0:b_1\
	\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_14:g2:a0:b_0\
	\Timer_Channel_Right:TimerUDB:zeros_3\
	\Timer_Channel_Right:TimerUDB:zeros_2\
	\Timer_Channel_Right:Net_102\
	\Timer_Channel_Right:Net_266\
	\Decoder_Left:Net_1129\
	\Decoder_Left:Cnt16:Net_82\
	\Decoder_Left:Cnt16:Net_95\
	\Decoder_Left:Cnt16:Net_91\
	\Decoder_Left:Cnt16:Net_102\
	\Decoder_Left:Cnt16:CounterUDB:ctrl_cmod_2\
	\Decoder_Left:Cnt16:CounterUDB:ctrl_cmod_1\
	\Decoder_Left:Cnt16:CounterUDB:ctrl_cmod_0\
	\Decoder_Right:Net_1129\
	\Decoder_Right:Cnt16:Net_82\
	\Decoder_Right:Cnt16:Net_95\
	\Decoder_Right:Cnt16:Net_91\
	\Decoder_Right:Cnt16:Net_102\
	\Decoder_Right:Cnt16:CounterUDB:ctrl_cmod_2\
	\Decoder_Right:Cnt16:CounterUDB:ctrl_cmod_1\
	\Decoder_Right:Cnt16:CounterUDB:ctrl_cmod_0\
	\GPS_UART:BUART:reset_sr\
	Net_1224
	\GPS_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:b_1\
	\GPS_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:b_0\
	\GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:gta_0\
	\GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\
	Net_1219
	\GPS_UART:BUART:sRX:MODULE_18:g2:a0:gta_0\
	\GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:albi_1\
	\GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:agbi_1\
	\GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:lt_0\
	\GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:gt_0\
	\GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:lti_0\
	\GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:gti_0\
	\GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:albi_0\
	\GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:agbi_0\
	\GPS_UART:BUART:sRX:MODULE_19:g1:a0:xeq\
	\GPS_UART:BUART:sRX:MODULE_19:g1:a0:xlt\
	\GPS_UART:BUART:sRX:MODULE_19:g1:a0:xlte\
	\GPS_UART:BUART:sRX:MODULE_19:g1:a0:xgt\
	\GPS_UART:BUART:sRX:MODULE_19:g1:a0:xgte\
	\GPS_UART:BUART:sRX:MODULE_19:lt\
	\GPS_UART:BUART:sRX:MODULE_19:eq\
	\GPS_UART:BUART:sRX:MODULE_19:gt\
	\GPS_UART:BUART:sRX:MODULE_19:gte\
	\GPS_UART:BUART:sRX:MODULE_19:lte\


Deleted 206 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ESP07_UART:BUART:tx_hd_send_break\ to Net_6
Aliasing \ESP07_UART:BUART:HalfDuplexSend\ to Net_6
Aliasing \ESP07_UART:BUART:FinalParityType_1\ to Net_6
Aliasing \ESP07_UART:BUART:FinalParityType_0\ to Net_6
Aliasing \ESP07_UART:BUART:FinalAddrMode_2\ to Net_6
Aliasing \ESP07_UART:BUART:FinalAddrMode_1\ to Net_6
Aliasing \ESP07_UART:BUART:FinalAddrMode_0\ to Net_6
Aliasing \ESP07_UART:BUART:tx_ctrl_mark\ to Net_6
Aliasing zero to Net_6
Aliasing \ESP07_UART:BUART:tx_status_6\ to Net_6
Aliasing \ESP07_UART:BUART:tx_status_5\ to Net_6
Aliasing \ESP07_UART:BUART:tx_status_4\ to Net_6
Aliasing \ESP07_UART:BUART:rx_count7_bit8_wire\ to Net_6
Aliasing \ESP07_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to Net_6
Aliasing \ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to Net_6
Aliasing \ESP07_UART:BUART:rx_status_1\ to Net_6
Aliasing \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to Net_6
Aliasing \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to Net_6
Aliasing \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to Net_6
Aliasing \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to Net_6
Aliasing \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to Net_6
Aliasing \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to Net_6
Aliasing \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to Net_6
Aliasing \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to Net_6
Aliasing \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__ESP07_Rx_net_0 to one
Aliasing tmpOE__ESP07_Tx_net_0 to one
Aliasing Net_19 to Net_6
Aliasing \FT232_UART:BUART:tx_hd_send_break\ to Net_6
Aliasing \FT232_UART:BUART:HalfDuplexSend\ to Net_6
Aliasing \FT232_UART:BUART:FinalParityType_1\ to Net_6
Aliasing \FT232_UART:BUART:FinalParityType_0\ to Net_6
Aliasing \FT232_UART:BUART:FinalAddrMode_2\ to Net_6
Aliasing \FT232_UART:BUART:FinalAddrMode_1\ to Net_6
Aliasing \FT232_UART:BUART:FinalAddrMode_0\ to Net_6
Aliasing \FT232_UART:BUART:tx_ctrl_mark\ to Net_6
Aliasing \FT232_UART:BUART:tx_status_6\ to Net_6
Aliasing \FT232_UART:BUART:tx_status_5\ to Net_6
Aliasing \FT232_UART:BUART:tx_status_4\ to Net_6
Aliasing \FT232_UART:BUART:rx_count7_bit8_wire\ to Net_6
Aliasing \FT232_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN6_1 to MODIN5_1
Aliasing MODIN6_0 to MODIN5_0
Aliasing \FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to Net_6
Aliasing \FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to one
Aliasing MODIN7_1 to MODIN5_1
Aliasing MODIN7_0 to MODIN5_0
Aliasing \FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to one
Aliasing \FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to Net_6
Aliasing \FT232_UART:BUART:rx_status_1\ to Net_6
Aliasing \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newa_6\ to Net_6
Aliasing \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newa_5\ to Net_6
Aliasing \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newa_4\ to Net_6
Aliasing \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newb_6\ to Net_6
Aliasing \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newb_5\ to Net_6
Aliasing \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newb_4\ to Net_6
Aliasing \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newb_3\ to Net_6
Aliasing \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newb_2\ to one
Aliasing \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newb_1\ to one
Aliasing \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newb_0\ to Net_6
Aliasing \FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__FT232_Rx_net_0 to one
Aliasing tmpOE__FT232_Tx_net_0 to one
Aliasing tmpOE__Motor_Left_Front_PWM_net_0 to one
Aliasing \PWM_Left_Front:Net_113\ to one
Aliasing Net_492 to Net_6
Aliasing Net_1137 to Net_6
Aliasing tmpOE__FT232_Detect_net_0 to one
Aliasing tmpOE__Onboard_LED_net_0 to one
Aliasing tmpOE__I2C_SDA_net_0 to one
Aliasing tmpOE__I2C_SCL_net_0 to one
Aliasing \I2C:Net_969\ to one
Aliasing \I2C:Net_968\ to one
Aliasing Net_1122 to Net_6
Aliasing \Timer_Channel_Left:TimerUDB:ctrl_cmode_1\ to one
Aliasing \Timer_Channel_Left:TimerUDB:ctrl_cmode_0\ to one
Aliasing \Timer_Channel_Left:TimerUDB:trigger_enable\ to one
Aliasing Net_1110 to Net_6
Aliasing \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN11_1 to MODIN9_1
Aliasing MODIN11_0 to MODIN9_0
Aliasing \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Timer_Channel_Left:TimerUDB:status_6\ to Net_6
Aliasing \Timer_Channel_Left:TimerUDB:status_5\ to Net_6
Aliasing \Timer_Channel_Left:TimerUDB:status_4\ to Net_6
Aliasing \Timer_Channel_Left:TimerUDB:status_0\ to \Timer_Channel_Left:TimerUDB:tc_i\
Aliasing tmpOE__RF_Enable_net_0 to one
Aliasing tmpOE__RX_PWM_Left_net_0 to one
Aliasing tmpOE__RX_PWM_Right_net_0 to one
Aliasing \PWM_Left_Rear:Net_113\ to one
Aliasing Net_545 to Net_6
Aliasing Net_552 to Net_6
Aliasing \Direction_Right_Rear:clk\ to Net_6
Aliasing \Direction_Right_Rear:rst\ to Net_6
Aliasing tmpOE__Motor_Left_Rear_PWM_net_0 to one
Aliasing \PWM_Right_Front:Net_113\ to one
Aliasing Net_571 to Net_6
Aliasing Net_578 to Net_6
Aliasing \Direction_Left_Rear:clk\ to Net_6
Aliasing \Direction_Left_Rear:rst\ to Net_6
Aliasing tmpOE__Motor_Right_Front_PWM_net_0 to one
Aliasing \PWM_Right_Rear:Net_113\ to one
Aliasing Net_608 to Net_6
Aliasing Net_615 to Net_6
Aliasing \Direction_Left_Front:clk\ to Net_6
Aliasing \Direction_Left_Front:rst\ to Net_6
Aliasing tmpOE__Motor_Right_Rear_PWM_net_0 to one
Aliasing \Direction_Right_Front:clk\ to Net_6
Aliasing \Direction_Right_Front:rst\ to Net_6
Aliasing tmpOE__Motor_Left_Front_Input1_net_0 to one
Aliasing tmpOE__Motor_Left_Front_Input2_net_0 to one
Aliasing tmpOE__Motor_Left_Rear_Input1_net_0 to one
Aliasing tmpOE__Motor_Left_Rear_Input2_net_0 to one
Aliasing tmpOE__Motor_Right_Front_Input1_net_0 to one
Aliasing tmpOE__Motor_Right_Front_Input2_net_0 to one
Aliasing tmpOE__Motor_Right_Rear_Input1_net_0 to one
Aliasing tmpOE__Motor_Right_Rear_Input2_net_0 to one
Aliasing \Timer_Channel_Right:TimerUDB:ctrl_cmode_1\ to one
Aliasing \Timer_Channel_Right:TimerUDB:ctrl_cmode_0\ to one
Aliasing \Timer_Channel_Right:TimerUDB:trigger_enable\ to one
Aliasing \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \Timer_Channel_Right:TimerUDB:sIntCapCount:MODIN14_1\ to \Timer_Channel_Right:TimerUDB:sIntCapCount:MODIN12_1\
Aliasing \Timer_Channel_Right:TimerUDB:sIntCapCount:MODIN14_0\ to \Timer_Channel_Right:TimerUDB:sIntCapCount:MODIN12_0\
Aliasing \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Timer_Channel_Right:TimerUDB:status_6\ to Net_6
Aliasing \Timer_Channel_Right:TimerUDB:status_5\ to Net_6
Aliasing \Timer_Channel_Right:TimerUDB:status_4\ to Net_6
Aliasing \Timer_Channel_Right:TimerUDB:status_0\ to \Timer_Channel_Right:TimerUDB:tc_i\
Aliasing \Decoder_Left:Cnt16:CounterUDB:ctrl_capmode_1\ to Net_6
Aliasing \Decoder_Left:Cnt16:CounterUDB:ctrl_capmode_0\ to Net_6
Aliasing \Decoder_Left:Cnt16:CounterUDB:capt_rising\ to Net_6
Aliasing \Decoder_Left:Cnt16:CounterUDB:underflow\ to \Decoder_Left:Cnt16:CounterUDB:status_1\
Aliasing \Decoder_Left:Cnt16:CounterUDB:tc_i\ to \Decoder_Left:Cnt16:CounterUDB:reload_tc\
Aliasing \Decoder_Left:bQuadDec:status_4\ to Net_6
Aliasing \Decoder_Left:bQuadDec:status_5\ to Net_6
Aliasing \Decoder_Left:bQuadDec:status_6\ to Net_6
Aliasing \Decoder_Left:Net_1229\ to one
Aliasing \Decoder_Right:Cnt16:CounterUDB:ctrl_capmode_1\ to Net_6
Aliasing \Decoder_Right:Cnt16:CounterUDB:ctrl_capmode_0\ to Net_6
Aliasing \Decoder_Right:Cnt16:CounterUDB:capt_rising\ to Net_6
Aliasing \Decoder_Right:Cnt16:CounterUDB:underflow\ to \Decoder_Right:Cnt16:CounterUDB:status_1\
Aliasing \Decoder_Right:Cnt16:CounterUDB:tc_i\ to \Decoder_Right:Cnt16:CounterUDB:reload_tc\
Aliasing \Decoder_Right:bQuadDec:status_4\ to Net_6
Aliasing \Decoder_Right:bQuadDec:status_5\ to Net_6
Aliasing \Decoder_Right:bQuadDec:status_6\ to Net_6
Aliasing \Decoder_Right:Net_1229\ to one
Aliasing tmpOE__Decoder_Left_A_net_0 to one
Aliasing tmpOE__Decoder_Right_A_net_0 to one
Aliasing tmpOE__Decoder_Left_B_net_0 to one
Aliasing tmpOE__Decoder_Right_B_net_0 to one
Aliasing Net_1222 to Net_6
Aliasing \GPS_UART:BUART:tx_hd_send_break\ to Net_6
Aliasing \GPS_UART:BUART:HalfDuplexSend\ to Net_6
Aliasing \GPS_UART:BUART:FinalParityType_1\ to Net_6
Aliasing \GPS_UART:BUART:FinalParityType_0\ to Net_6
Aliasing \GPS_UART:BUART:FinalAddrMode_2\ to Net_6
Aliasing \GPS_UART:BUART:FinalAddrMode_1\ to Net_6
Aliasing \GPS_UART:BUART:FinalAddrMode_0\ to Net_6
Aliasing \GPS_UART:BUART:tx_ctrl_mark\ to Net_6
Aliasing \GPS_UART:BUART:tx_status_6\ to Net_6
Aliasing \GPS_UART:BUART:tx_status_5\ to Net_6
Aliasing \GPS_UART:BUART:tx_status_4\ to Net_6
Aliasing \GPS_UART:BUART:rx_count7_bit8_wire\ to Net_6
Aliasing \GPS_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \GPS_UART:BUART:sRX:s23Poll:MODIN16_1\ to \GPS_UART:BUART:sRX:s23Poll:MODIN15_1\
Aliasing \GPS_UART:BUART:sRX:s23Poll:MODIN16_0\ to \GPS_UART:BUART:sRX:s23Poll:MODIN15_0\
Aliasing \GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:newb_1\ to Net_6
Aliasing \GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:newb_0\ to one
Aliasing \GPS_UART:BUART:sRX:s23Poll:MODIN17_1\ to \GPS_UART:BUART:sRX:s23Poll:MODIN15_1\
Aliasing \GPS_UART:BUART:sRX:s23Poll:MODIN17_0\ to \GPS_UART:BUART:sRX:s23Poll:MODIN15_0\
Aliasing \GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ to one
Aliasing \GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ to Net_6
Aliasing \GPS_UART:BUART:rx_status_1\ to Net_6
Aliasing \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newa_6\ to Net_6
Aliasing \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newa_5\ to Net_6
Aliasing \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newa_4\ to Net_6
Aliasing \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newb_6\ to Net_6
Aliasing \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newb_5\ to Net_6
Aliasing \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newb_4\ to Net_6
Aliasing \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newb_3\ to Net_6
Aliasing \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newb_2\ to one
Aliasing \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newb_1\ to one
Aliasing \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newb_0\ to Net_6
Aliasing \GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__GPS_Rx_net_0 to one
Aliasing tmpOE__GPS_Tx_net_0 to one
Aliasing Net_4D to Net_6
Aliasing \ESP07_UART:BUART:rx_break_status\\D\ to Net_6
Aliasing Net_17D to Net_6
Aliasing \FT232_UART:BUART:rx_break_status\\D\ to Net_6
Aliasing \Timer_Channel_Left:TimerUDB:hwEnable_reg\\D\ to \Timer_Channel_Left:TimerUDB:run_mode\
Aliasing \Timer_Channel_Right:TimerUDB:hwEnable_reg\\D\ to \Timer_Channel_Right:TimerUDB:run_mode\
Aliasing \Decoder_Left:Cnt16:CounterUDB:prevCapture\\D\ to Net_6
Aliasing \Decoder_Left:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \Decoder_Left:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \Decoder_Right:Cnt16:CounterUDB:prevCapture\\D\ to Net_6
Aliasing \Decoder_Right:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \Decoder_Right:Cnt16:CounterUDB:prevCompare\\D\
Aliasing Net_1220D to Net_6
Aliasing \GPS_UART:BUART:rx_break_status\\D\ to Net_6
Aliasing \Debouncer_Left:DEBOUNCER[0]:d_sync_1\\D\ to Net_1114
Aliasing Net_1244D to Net_6
Aliasing Net_1242D to Net_6
Aliasing Net_1243D to Net_6
Aliasing \Debouncer_Right:DEBOUNCER[0]:d_sync_1\\D\ to Net_1126
Aliasing Net_1252D to Net_6
Aliasing Net_1250D to Net_6
Aliasing Net_1251D to Net_6
Removing Lhs of wire \ESP07_UART:Net_61\[2] = \ESP07_UART:Net_9\[1]
Removing Lhs of wire \ESP07_UART:BUART:tx_hd_send_break\[8] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:HalfDuplexSend\[9] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:FinalParityType_1\[10] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:FinalParityType_0\[11] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:FinalAddrMode_2\[12] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:FinalAddrMode_1\[13] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:FinalAddrMode_0\[14] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:tx_ctrl_mark\[15] = Net_6[7]
Removing Rhs of wire Net_27[22] = \ESP07_UART:BUART:rx_interrupt_out\[23]
Removing Rhs of wire \ESP07_UART:BUART:tx_bitclk_enable_pre\[27] = \ESP07_UART:BUART:tx_bitclk_dp\[64]
Removing Lhs of wire zero[28] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:tx_counter_tc\[74] = \ESP07_UART:BUART:tx_counter_dp\[65]
Removing Lhs of wire \ESP07_UART:BUART:tx_status_6\[75] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:tx_status_5\[76] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:tx_status_4\[77] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:tx_status_1\[79] = \ESP07_UART:BUART:tx_fifo_empty\[42]
Removing Lhs of wire \ESP07_UART:BUART:tx_status_3\[81] = \ESP07_UART:BUART:tx_fifo_notfull\[41]
Removing Lhs of wire \ESP07_UART:BUART:rx_count7_bit8_wire\[141] = Net_6[7]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[149] = \ESP07_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[160]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[151] = \ESP07_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[161]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[152] = \ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[177]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[153] = \ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[191]
Removing Lhs of wire \ESP07_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[154] = MODIN1_1[155]
Removing Rhs of wire MODIN1_1[155] = \ESP07_UART:BUART:pollcount_1\[147]
Removing Lhs of wire \ESP07_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[156] = MODIN1_0[157]
Removing Rhs of wire MODIN1_0[157] = \ESP07_UART:BUART:pollcount_0\[150]
Removing Lhs of wire \ESP07_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[163] = one[4]
Removing Lhs of wire \ESP07_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[164] = one[4]
Removing Lhs of wire \ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[165] = MODIN1_1[155]
Removing Lhs of wire MODIN2_1[166] = MODIN1_1[155]
Removing Lhs of wire \ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[167] = MODIN1_0[157]
Removing Lhs of wire MODIN2_0[168] = MODIN1_0[157]
Removing Lhs of wire \ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[169] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[170] = one[4]
Removing Lhs of wire \ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[171] = MODIN1_1[155]
Removing Lhs of wire \ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[172] = MODIN1_0[157]
Removing Lhs of wire \ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[173] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[174] = one[4]
Removing Lhs of wire \ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[179] = MODIN1_1[155]
Removing Lhs of wire MODIN3_1[180] = MODIN1_1[155]
Removing Lhs of wire \ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[181] = MODIN1_0[157]
Removing Lhs of wire MODIN3_0[182] = MODIN1_0[157]
Removing Lhs of wire \ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[183] = one[4]
Removing Lhs of wire \ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[184] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[185] = MODIN1_1[155]
Removing Lhs of wire \ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[186] = MODIN1_0[157]
Removing Lhs of wire \ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[187] = one[4]
Removing Lhs of wire \ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[188] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:rx_status_1\[195] = Net_6[7]
Removing Rhs of wire \ESP07_UART:BUART:rx_status_2\[196] = \ESP07_UART:BUART:rx_parity_error_status\[197]
Removing Rhs of wire \ESP07_UART:BUART:rx_status_3\[198] = \ESP07_UART:BUART:rx_stop_bit_error\[199]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[209] = \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[258]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[213] = \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:xneq\[280]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[214] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[215] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[216] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[217] = MODIN4_6[218]
Removing Rhs of wire MODIN4_6[218] = \ESP07_UART:BUART:rx_count_6\[136]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[219] = MODIN4_5[220]
Removing Rhs of wire MODIN4_5[220] = \ESP07_UART:BUART:rx_count_5\[137]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[221] = MODIN4_4[222]
Removing Rhs of wire MODIN4_4[222] = \ESP07_UART:BUART:rx_count_4\[138]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[223] = MODIN4_3[224]
Removing Rhs of wire MODIN4_3[224] = \ESP07_UART:BUART:rx_count_3\[139]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[225] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[226] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[227] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[228] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[229] = one[4]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[230] = one[4]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[231] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[232] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[233] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[234] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[235] = MODIN4_6[218]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[236] = MODIN4_5[220]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[237] = MODIN4_4[222]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[238] = MODIN4_3[224]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[239] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[240] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[241] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[242] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[243] = one[4]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[244] = one[4]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[245] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[260] = \ESP07_UART:BUART:rx_postpoll\[95]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[261] = \ESP07_UART:BUART:rx_parity_bit\[212]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[262] = \ESP07_UART:BUART:rx_postpoll\[95]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[263] = \ESP07_UART:BUART:rx_parity_bit\[212]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[264] = \ESP07_UART:BUART:rx_postpoll\[95]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[265] = \ESP07_UART:BUART:rx_parity_bit\[212]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[267] = one[4]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[268] = \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[266]
Removing Lhs of wire \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[269] = \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[266]
Removing Lhs of wire tmpOE__ESP07_Rx_net_0[291] = one[4]
Removing Lhs of wire tmpOE__ESP07_Tx_net_0[296] = one[4]
Removing Rhs of wire Net_28[304] = \FT232_UART:BUART:rx_interrupt_out\[324]
Removing Lhs of wire \FT232_UART:Net_61\[305] = \FT232_UART:Net_9\[302]
Removing Lhs of wire Net_19[309] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:tx_hd_send_break\[310] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:HalfDuplexSend\[311] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:FinalParityType_1\[312] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:FinalParityType_0\[313] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:FinalAddrMode_2\[314] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:FinalAddrMode_1\[315] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:FinalAddrMode_0\[316] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:tx_ctrl_mark\[317] = Net_6[7]
Removing Rhs of wire \FT232_UART:BUART:tx_bitclk_enable_pre\[328] = \FT232_UART:BUART:tx_bitclk_dp\[364]
Removing Lhs of wire \FT232_UART:BUART:tx_counter_tc\[374] = \FT232_UART:BUART:tx_counter_dp\[365]
Removing Lhs of wire \FT232_UART:BUART:tx_status_6\[375] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:tx_status_5\[376] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:tx_status_4\[377] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:tx_status_1\[379] = \FT232_UART:BUART:tx_fifo_empty\[342]
Removing Lhs of wire \FT232_UART:BUART:tx_status_3\[381] = \FT232_UART:BUART:tx_fifo_notfull\[341]
Removing Lhs of wire \FT232_UART:BUART:rx_count7_bit8_wire\[441] = Net_6[7]
Removing Rhs of wire add_vv_vv_MODGEN_6_1[449] = \FT232_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[460]
Removing Rhs of wire add_vv_vv_MODGEN_6_0[451] = \FT232_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[461]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[452] = \FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[477]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[453] = \FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[491]
Removing Lhs of wire \FT232_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[454] = MODIN5_1[455]
Removing Rhs of wire MODIN5_1[455] = \FT232_UART:BUART:pollcount_1\[447]
Removing Lhs of wire \FT232_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[456] = MODIN5_0[457]
Removing Rhs of wire MODIN5_0[457] = \FT232_UART:BUART:pollcount_0\[450]
Removing Lhs of wire \FT232_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[463] = one[4]
Removing Lhs of wire \FT232_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[464] = one[4]
Removing Lhs of wire \FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[465] = MODIN5_1[455]
Removing Lhs of wire MODIN6_1[466] = MODIN5_1[455]
Removing Lhs of wire \FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[467] = MODIN5_0[457]
Removing Lhs of wire MODIN6_0[468] = MODIN5_0[457]
Removing Lhs of wire \FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[469] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[470] = one[4]
Removing Lhs of wire \FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[471] = MODIN5_1[455]
Removing Lhs of wire \FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[472] = MODIN5_0[457]
Removing Lhs of wire \FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[473] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[474] = one[4]
Removing Lhs of wire \FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[479] = MODIN5_1[455]
Removing Lhs of wire MODIN7_1[480] = MODIN5_1[455]
Removing Lhs of wire \FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[481] = MODIN5_0[457]
Removing Lhs of wire MODIN7_0[482] = MODIN5_0[457]
Removing Lhs of wire \FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[483] = one[4]
Removing Lhs of wire \FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[484] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[485] = MODIN5_1[455]
Removing Lhs of wire \FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[486] = MODIN5_0[457]
Removing Lhs of wire \FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[487] = one[4]
Removing Lhs of wire \FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[488] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:rx_status_1\[495] = Net_6[7]
Removing Rhs of wire \FT232_UART:BUART:rx_status_2\[496] = \FT232_UART:BUART:rx_parity_error_status\[497]
Removing Rhs of wire \FT232_UART:BUART:rx_status_3\[498] = \FT232_UART:BUART:rx_stop_bit_error\[499]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[509] = \FT232_UART:BUART:sRX:MODULE_9:g2:a0:lta_0\[558]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[513] = \FT232_UART:BUART:sRX:MODULE_10:g1:a0:xneq\[580]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newa_6\[514] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newa_5\[515] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newa_4\[516] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newa_3\[517] = MODIN8_6[518]
Removing Rhs of wire MODIN8_6[518] = \FT232_UART:BUART:rx_count_6\[436]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newa_2\[519] = MODIN8_5[520]
Removing Rhs of wire MODIN8_5[520] = \FT232_UART:BUART:rx_count_5\[437]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newa_1\[521] = MODIN8_4[522]
Removing Rhs of wire MODIN8_4[522] = \FT232_UART:BUART:rx_count_4\[438]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newa_0\[523] = MODIN8_3[524]
Removing Rhs of wire MODIN8_3[524] = \FT232_UART:BUART:rx_count_3\[439]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newb_6\[525] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newb_5\[526] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newb_4\[527] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newb_3\[528] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newb_2\[529] = one[4]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newb_1\[530] = one[4]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newb_0\[531] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_9:g2:a0:dataa_6\[532] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_9:g2:a0:dataa_5\[533] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_9:g2:a0:dataa_4\[534] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_9:g2:a0:dataa_3\[535] = MODIN8_6[518]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_9:g2:a0:dataa_2\[536] = MODIN8_5[520]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_9:g2:a0:dataa_1\[537] = MODIN8_4[522]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_9:g2:a0:dataa_0\[538] = MODIN8_3[524]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_9:g2:a0:datab_6\[539] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_9:g2:a0:datab_5\[540] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_9:g2:a0:datab_4\[541] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_9:g2:a0:datab_3\[542] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_9:g2:a0:datab_2\[543] = one[4]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_9:g2:a0:datab_1\[544] = one[4]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_9:g2:a0:datab_0\[545] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_10:g1:a0:newa_0\[560] = \FT232_UART:BUART:rx_postpoll\[395]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_10:g1:a0:newb_0\[561] = \FT232_UART:BUART:rx_parity_bit\[512]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_10:g1:a0:dataa_0\[562] = \FT232_UART:BUART:rx_postpoll\[395]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_10:g1:a0:datab_0\[563] = \FT232_UART:BUART:rx_parity_bit\[512]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[564] = \FT232_UART:BUART:rx_postpoll\[395]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[565] = \FT232_UART:BUART:rx_parity_bit\[512]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[567] = one[4]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[568] = \FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[566]
Removing Lhs of wire \FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[569] = \FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[566]
Removing Lhs of wire tmpOE__FT232_Rx_net_0[591] = one[4]
Removing Lhs of wire tmpOE__FT232_Tx_net_0[596] = one[4]
Removing Lhs of wire tmpOE__Motor_Left_Front_PWM_net_0[604] = one[4]
Removing Rhs of wire Net_1131[605] = \PWM_Left_Front:Net_57\[617]
Removing Lhs of wire \PWM_Left_Front:Net_107\[613] = Net_6[7]
Removing Lhs of wire \PWM_Left_Front:Net_113\[614] = one[4]
Removing Lhs of wire Net_492[615] = Net_6[7]
Removing Lhs of wire Net_1137[621] = Net_6[7]
Removing Lhs of wire tmpOE__FT232_Detect_net_0[625] = one[4]
Removing Lhs of wire tmpOE__Onboard_LED_net_0[630] = one[4]
Removing Lhs of wire tmpOE__I2C_SDA_net_0[636] = one[4]
Removing Lhs of wire tmpOE__I2C_SCL_net_0[642] = one[4]
Removing Rhs of wire \I2C:sda_x_wire\[647] = \I2C:Net_643_1\[648]
Removing Rhs of wire \I2C:Net_697\[650] = \I2C:Net_643_2\[656]
Removing Rhs of wire \I2C:Net_1109_0\[653] = \I2C:scl_yfb\[666]
Removing Rhs of wire \I2C:Net_1109_1\[654] = \I2C:sda_yfb\[667]
Removing Lhs of wire \I2C:scl_x_wire\[657] = \I2C:Net_643_0\[655]
Removing Lhs of wire \I2C:Net_969\[658] = one[4]
Removing Lhs of wire \I2C:Net_968\[659] = one[4]
Removing Lhs of wire \I2C:tmpOE__Bufoe_scl_net_0\[669] = one[4]
Removing Lhs of wire \I2C:tmpOE__Bufoe_sda_net_0\[671] = one[4]
Removing Lhs of wire Net_1122[680] = Net_6[7]
Removing Rhs of wire Net_287[684] = \Timer_Channel_Left:Net_55\[685]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:ctrl_enable\[701] = \Timer_Channel_Left:TimerUDB:control_7\[693]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:ctrl_cmode_1\[703] = one[4]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:ctrl_cmode_0\[704] = one[4]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:ctrl_ic_1\[707] = \Timer_Channel_Left:TimerUDB:control_1\[699]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:ctrl_ic_0\[708] = \Timer_Channel_Left:TimerUDB:control_0\[700]
Removing Rhs of wire Net_1114[710] = \Debouncer_Left:DEBOUNCER[0]:d_sync_0\[2028]
Removing Rhs of wire \Timer_Channel_Left:TimerUDB:timer_enable\[713] = \Timer_Channel_Left:TimerUDB:runmode_enable\[787]
Removing Rhs of wire \Timer_Channel_Left:TimerUDB:run_mode\[714] = \Timer_Channel_Left:TimerUDB:hwEnable\[715]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:run_mode\[714] = \Timer_Channel_Left:TimerUDB:control_7\[693]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:trigger_enable\[717] = one[4]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:tc_i\[719] = \Timer_Channel_Left:TimerUDB:status_tc\[716]
Removing Lhs of wire Net_1110[725] = Net_6[7]
Removing Lhs of wire cmp_vv_vv_MODGEN_11[726] = \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\[765]
Removing Rhs of wire add_vv_vv_MODGEN_12_1[727] = \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_1\[782]
Removing Rhs of wire add_vv_vv_MODGEN_12_0[729] = \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_0\[783]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:capt_fifo_load_int\[731] = \Timer_Channel_Left:TimerUDB:capt_int_temp\[730]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newa_1\[732] = MODIN9_1[733]
Removing Rhs of wire MODIN9_1[733] = \Timer_Channel_Left:TimerUDB:int_capt_count_1\[724]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newa_0\[734] = MODIN9_0[735]
Removing Rhs of wire MODIN9_0[735] = \Timer_Channel_Left:TimerUDB:int_capt_count_0\[728]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newb_1\[736] = MODIN10_1[737]
Removing Rhs of wire MODIN10_1[737] = \Timer_Channel_Left:TimerUDB:control_1\[699]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newb_0\[738] = MODIN10_0[739]
Removing Rhs of wire MODIN10_0[739] = \Timer_Channel_Left:TimerUDB:control_0\[700]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:dataa_1\[740] = MODIN9_1[733]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:dataa_0\[741] = MODIN9_0[735]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:datab_1\[742] = MODIN10_1[737]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:datab_0\[743] = MODIN10_0[739]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:a_1\[744] = MODIN9_1[733]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:a_0\[745] = MODIN9_0[735]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:b_1\[746] = MODIN10_1[737]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:b_0\[747] = MODIN10_0[739]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:aeqb_0\[750] = one[4]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_0\[751] = \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_0\[749]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eqi_0\[753] = \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_1\[752]
Removing Rhs of wire \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\[765] = \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:aeqb_1\[754]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_12:g2:a0:a_1\[776] = MODIN9_1[733]
Removing Lhs of wire MODIN11_1[777] = MODIN9_1[733]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_12:g2:a0:a_0\[778] = MODIN9_0[735]
Removing Lhs of wire MODIN11_0[779] = MODIN9_0[735]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_0\[785] = one[4]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\[786] = one[4]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:status_6\[789] = Net_6[7]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:status_5\[790] = Net_6[7]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:status_4\[791] = Net_6[7]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:status_0\[792] = \Timer_Channel_Left:TimerUDB:status_tc\[716]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:status_1\[793] = \Timer_Channel_Left:TimerUDB:capt_int_temp\[730]
Removing Rhs of wire \Timer_Channel_Left:TimerUDB:status_2\[794] = \Timer_Channel_Left:TimerUDB:fifo_full\[795]
Removing Rhs of wire \Timer_Channel_Left:TimerUDB:status_3\[796] = \Timer_Channel_Left:TimerUDB:fifo_nempty\[797]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:cs_addr_2\[799] = Net_6[7]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:cs_addr_1\[800] = \Timer_Channel_Left:TimerUDB:trig_reg\[788]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:cs_addr_0\[801] = \Timer_Channel_Left:TimerUDB:per_zero\[718]
Removing Lhs of wire tmpOE__RF_Enable_net_0[885] = one[4]
Removing Lhs of wire tmpOE__RX_PWM_Left_net_0[892] = one[4]
Removing Lhs of wire tmpOE__RX_PWM_Right_net_0[897] = one[4]
Removing Rhs of wire Net_1030[903] = \Timer_Channel_Right:Net_55\[1115]
Removing Lhs of wire \PWM_Left_Rear:Net_107\[905] = Net_6[7]
Removing Lhs of wire \PWM_Left_Rear:Net_113\[906] = one[4]
Removing Lhs of wire Net_545[907] = Net_6[7]
Removing Rhs of wire Net_556[911] = \PWM_Left_Rear:Net_57\[909]
Removing Lhs of wire Net_552[914] = Net_6[7]
Removing Lhs of wire \Direction_Right_Rear:clk\[916] = Net_6[7]
Removing Lhs of wire \Direction_Right_Rear:rst\[917] = Net_6[7]
Removing Rhs of wire Net_996[918] = \Direction_Right_Rear:control_out_0\[919]
Removing Rhs of wire Net_996[918] = \Direction_Right_Rear:control_0\[942]
Removing Rhs of wire Net_997[920] = \Direction_Right_Rear:control_out_1\[921]
Removing Rhs of wire Net_997[920] = \Direction_Right_Rear:control_1\[941]
Removing Lhs of wire tmpOE__Motor_Left_Rear_PWM_net_0[944] = one[4]
Removing Lhs of wire \PWM_Right_Front:Net_107\[950] = Net_6[7]
Removing Lhs of wire \PWM_Right_Front:Net_113\[951] = one[4]
Removing Lhs of wire Net_571[952] = Net_6[7]
Removing Rhs of wire Net_582[956] = \PWM_Right_Front:Net_57\[954]
Removing Lhs of wire Net_578[959] = Net_6[7]
Removing Lhs of wire \Direction_Left_Rear:clk\[961] = Net_6[7]
Removing Lhs of wire \Direction_Left_Rear:rst\[962] = Net_6[7]
Removing Rhs of wire Net_992[963] = \Direction_Left_Rear:control_out_0\[964]
Removing Rhs of wire Net_992[963] = \Direction_Left_Rear:control_0\[987]
Removing Rhs of wire Net_993[965] = \Direction_Left_Rear:control_out_1\[966]
Removing Rhs of wire Net_993[965] = \Direction_Left_Rear:control_1\[986]
Removing Lhs of wire tmpOE__Motor_Right_Front_PWM_net_0[989] = one[4]
Removing Lhs of wire \PWM_Right_Rear:Net_107\[995] = Net_6[7]
Removing Lhs of wire \PWM_Right_Rear:Net_113\[996] = one[4]
Removing Lhs of wire Net_608[997] = Net_6[7]
Removing Rhs of wire Net_619[1001] = \PWM_Right_Rear:Net_57\[999]
Removing Lhs of wire Net_615[1004] = Net_6[7]
Removing Lhs of wire \Direction_Left_Front:clk\[1006] = Net_6[7]
Removing Lhs of wire \Direction_Left_Front:rst\[1007] = Net_6[7]
Removing Rhs of wire Net_990[1008] = \Direction_Left_Front:control_out_0\[1009]
Removing Rhs of wire Net_990[1008] = \Direction_Left_Front:control_0\[1032]
Removing Rhs of wire Net_991[1010] = \Direction_Left_Front:control_out_1\[1011]
Removing Rhs of wire Net_991[1010] = \Direction_Left_Front:control_1\[1031]
Removing Lhs of wire tmpOE__Motor_Right_Rear_PWM_net_0[1034] = one[4]
Removing Lhs of wire \Direction_Right_Front:clk\[1039] = Net_6[7]
Removing Lhs of wire \Direction_Right_Front:rst\[1040] = Net_6[7]
Removing Rhs of wire Net_994[1041] = \Direction_Right_Front:control_out_0\[1042]
Removing Rhs of wire Net_994[1041] = \Direction_Right_Front:control_0\[1065]
Removing Rhs of wire Net_995[1043] = \Direction_Right_Front:control_out_1\[1044]
Removing Rhs of wire Net_995[1043] = \Direction_Right_Front:control_1\[1064]
Removing Lhs of wire tmpOE__Motor_Left_Front_Input1_net_0[1067] = one[4]
Removing Lhs of wire tmpOE__Motor_Left_Front_Input2_net_0[1073] = one[4]
Removing Lhs of wire tmpOE__Motor_Left_Rear_Input1_net_0[1079] = one[4]
Removing Lhs of wire tmpOE__Motor_Left_Rear_Input2_net_0[1085] = one[4]
Removing Lhs of wire tmpOE__Motor_Right_Front_Input1_net_0[1091] = one[4]
Removing Lhs of wire tmpOE__Motor_Right_Front_Input2_net_0[1097] = one[4]
Removing Lhs of wire tmpOE__Motor_Right_Rear_Input1_net_0[1103] = one[4]
Removing Lhs of wire tmpOE__Motor_Right_Rear_Input2_net_0[1109] = one[4]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:ctrl_enable\[1131] = \Timer_Channel_Right:TimerUDB:control_7\[1123]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:ctrl_cmode_1\[1133] = one[4]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:ctrl_cmode_0\[1134] = one[4]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:ctrl_ic_1\[1137] = \Timer_Channel_Right:TimerUDB:control_1\[1129]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:ctrl_ic_0\[1138] = \Timer_Channel_Right:TimerUDB:control_0\[1130]
Removing Rhs of wire Net_1126[1140] = \Debouncer_Right:DEBOUNCER[0]:d_sync_0\[2035]
Removing Rhs of wire \Timer_Channel_Right:TimerUDB:timer_enable\[1143] = \Timer_Channel_Right:TimerUDB:runmode_enable\[1216]
Removing Rhs of wire \Timer_Channel_Right:TimerUDB:run_mode\[1144] = \Timer_Channel_Right:TimerUDB:hwEnable\[1145]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:run_mode\[1144] = \Timer_Channel_Right:TimerUDB:control_7\[1123]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:trigger_enable\[1147] = one[4]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:tc_i\[1149] = \Timer_Channel_Right:TimerUDB:status_tc\[1146]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_13\[1155] = \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xeq\[1194]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_14_1\[1156] = \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_1\[1211]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_14_0\[1158] = \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_0\[1212]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:capt_fifo_load_int\[1160] = \Timer_Channel_Right:TimerUDB:capt_int_temp\[1159]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newa_1\[1161] = \Timer_Channel_Right:TimerUDB:sIntCapCount:MODIN12_1\[1162]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:sIntCapCount:MODIN12_1\[1162] = \Timer_Channel_Right:TimerUDB:int_capt_count_1\[1154]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newa_0\[1163] = \Timer_Channel_Right:TimerUDB:sIntCapCount:MODIN12_0\[1164]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:sIntCapCount:MODIN12_0\[1164] = \Timer_Channel_Right:TimerUDB:int_capt_count_0\[1157]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newb_1\[1165] = \Timer_Channel_Right:TimerUDB:sIntCapCount:MODIN13_1\[1166]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:sIntCapCount:MODIN13_1\[1166] = \Timer_Channel_Right:TimerUDB:control_1\[1129]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newb_0\[1167] = \Timer_Channel_Right:TimerUDB:sIntCapCount:MODIN13_0\[1168]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:sIntCapCount:MODIN13_0\[1168] = \Timer_Channel_Right:TimerUDB:control_0\[1130]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:dataa_1\[1169] = \Timer_Channel_Right:TimerUDB:int_capt_count_1\[1154]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:dataa_0\[1170] = \Timer_Channel_Right:TimerUDB:int_capt_count_0\[1157]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:datab_1\[1171] = \Timer_Channel_Right:TimerUDB:control_1\[1129]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:datab_0\[1172] = \Timer_Channel_Right:TimerUDB:control_0\[1130]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:a_1\[1173] = \Timer_Channel_Right:TimerUDB:int_capt_count_1\[1154]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:a_0\[1174] = \Timer_Channel_Right:TimerUDB:int_capt_count_0\[1157]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:b_1\[1175] = \Timer_Channel_Right:TimerUDB:control_1\[1129]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:b_0\[1176] = \Timer_Channel_Right:TimerUDB:control_0\[1130]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:aeqb_0\[1179] = one[4]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eq_0\[1180] = \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_0\[1178]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eqi_0\[1182] = \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eq_1\[1181]
Removing Rhs of wire \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xeq\[1194] = \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:aeqb_1\[1183]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_14:g2:a0:a_1\[1205] = \Timer_Channel_Right:TimerUDB:int_capt_count_1\[1154]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:sIntCapCount:MODIN14_1\[1206] = \Timer_Channel_Right:TimerUDB:int_capt_count_1\[1154]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_14:g2:a0:a_0\[1207] = \Timer_Channel_Right:TimerUDB:int_capt_count_0\[1157]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:sIntCapCount:MODIN14_0\[1208] = \Timer_Channel_Right:TimerUDB:int_capt_count_0\[1157]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_0\[1214] = one[4]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_0\[1215] = one[4]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:status_6\[1218] = Net_6[7]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:status_5\[1219] = Net_6[7]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:status_4\[1220] = Net_6[7]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:status_0\[1221] = \Timer_Channel_Right:TimerUDB:status_tc\[1146]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:status_1\[1222] = \Timer_Channel_Right:TimerUDB:capt_int_temp\[1159]
Removing Rhs of wire \Timer_Channel_Right:TimerUDB:status_2\[1223] = \Timer_Channel_Right:TimerUDB:fifo_full\[1224]
Removing Rhs of wire \Timer_Channel_Right:TimerUDB:status_3\[1225] = \Timer_Channel_Right:TimerUDB:fifo_nempty\[1226]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:cs_addr_2\[1228] = Net_6[7]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:cs_addr_1\[1229] = \Timer_Channel_Right:TimerUDB:trig_reg\[1217]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:cs_addr_0\[1230] = \Timer_Channel_Right:TimerUDB:per_zero\[1148]
Removing Rhs of wire \Decoder_Left:Net_1275\[1317] = \Decoder_Left:Cnt16:Net_49\[1318]
Removing Rhs of wire \Decoder_Left:Net_1275\[1317] = \Decoder_Left:Cnt16:CounterUDB:tc_reg_i\[1375]
Removing Lhs of wire \Decoder_Left:Cnt16:Net_89\[1320] = \Decoder_Left:Net_1251\[1321]
Removing Lhs of wire \Decoder_Left:Cnt16:CounterUDB:ctrl_capmode_1\[1331] = Net_6[7]
Removing Lhs of wire \Decoder_Left:Cnt16:CounterUDB:ctrl_capmode_0\[1332] = Net_6[7]
Removing Lhs of wire \Decoder_Left:Cnt16:CounterUDB:ctrl_enable\[1344] = \Decoder_Left:Cnt16:CounterUDB:control_7\[1336]
Removing Lhs of wire \Decoder_Left:Cnt16:CounterUDB:capt_rising\[1346] = Net_6[7]
Removing Lhs of wire \Decoder_Left:Cnt16:CounterUDB:capt_falling\[1347] = \Decoder_Left:Cnt16:CounterUDB:prevCapture\[1345]
Removing Rhs of wire \Decoder_Left:Net_1260\[1351] = \Decoder_Left:bQuadDec:state_2\[1489]
Removing Lhs of wire \Decoder_Left:Cnt16:CounterUDB:final_enable\[1353] = \Decoder_Left:Cnt16:CounterUDB:control_7\[1336]
Removing Lhs of wire \Decoder_Left:Cnt16:CounterUDB:counter_enable\[1354] = \Decoder_Left:Cnt16:CounterUDB:control_7\[1336]
Removing Rhs of wire \Decoder_Left:Cnt16:CounterUDB:status_0\[1355] = \Decoder_Left:Cnt16:CounterUDB:cmp_out_status\[1356]
Removing Rhs of wire \Decoder_Left:Cnt16:CounterUDB:status_1\[1357] = \Decoder_Left:Cnt16:CounterUDB:per_zero\[1358]
Removing Rhs of wire \Decoder_Left:Cnt16:CounterUDB:status_2\[1359] = \Decoder_Left:Cnt16:CounterUDB:overflow_status\[1360]
Removing Rhs of wire \Decoder_Left:Cnt16:CounterUDB:status_3\[1361] = \Decoder_Left:Cnt16:CounterUDB:underflow_status\[1362]
Removing Lhs of wire \Decoder_Left:Cnt16:CounterUDB:status_4\[1363] = \Decoder_Left:Cnt16:CounterUDB:hwCapture\[1349]
Removing Rhs of wire \Decoder_Left:Cnt16:CounterUDB:status_5\[1364] = \Decoder_Left:Cnt16:CounterUDB:fifo_full\[1365]
Removing Rhs of wire \Decoder_Left:Cnt16:CounterUDB:status_6\[1366] = \Decoder_Left:Cnt16:CounterUDB:fifo_nempty\[1367]
Removing Rhs of wire \Decoder_Left:Cnt16:CounterUDB:overflow\[1369] = \Decoder_Left:Cnt16:CounterUDB:per_FF\[1370]
Removing Lhs of wire \Decoder_Left:Cnt16:CounterUDB:underflow\[1371] = \Decoder_Left:Cnt16:CounterUDB:status_1\[1357]
Removing Lhs of wire \Decoder_Left:Cnt16:CounterUDB:tc_i\[1374] = \Decoder_Left:Cnt16:CounterUDB:reload_tc\[1352]
Removing Rhs of wire \Decoder_Left:Cnt16:CounterUDB:cmp_out_i\[1376] = \Decoder_Left:Cnt16:CounterUDB:cmp_equal\[1377]
Removing Rhs of wire \Decoder_Left:Net_1264\[1380] = \Decoder_Left:Cnt16:CounterUDB:cmp_out_reg_i\[1379]
Removing Lhs of wire \Decoder_Left:Cnt16:CounterUDB:dp_dir\[1384] = \Decoder_Left:Net_1251\[1321]
Removing Lhs of wire \Decoder_Left:Cnt16:CounterUDB:cs_addr_2\[1385] = \Decoder_Left:Net_1251\[1321]
Removing Lhs of wire \Decoder_Left:Cnt16:CounterUDB:cs_addr_1\[1386] = \Decoder_Left:Cnt16:CounterUDB:count_enable\[1383]
Removing Lhs of wire \Decoder_Left:Cnt16:CounterUDB:cs_addr_0\[1387] = \Decoder_Left:Cnt16:CounterUDB:reload\[1350]
Removing Lhs of wire \Decoder_Left:Net_1290\[1464] = \Decoder_Left:Net_1275\[1317]
Removing Lhs of wire \Decoder_Left:bQuadDec:index_filt\[1487] = \Decoder_Left:Net_1232\[1488]
Removing Lhs of wire \Decoder_Left:Net_1232\[1488] = one[4]
Removing Rhs of wire \Decoder_Left:bQuadDec:error\[1490] = \Decoder_Left:bQuadDec:state_3\[1491]
Removing Lhs of wire \Decoder_Left:bQuadDec:status_0\[1494] = \Decoder_Left:Net_530\[1495]
Removing Lhs of wire \Decoder_Left:bQuadDec:status_1\[1496] = \Decoder_Left:Net_611\[1497]
Removing Lhs of wire \Decoder_Left:bQuadDec:status_2\[1498] = \Decoder_Left:Net_1260\[1351]
Removing Lhs of wire \Decoder_Left:bQuadDec:status_3\[1499] = \Decoder_Left:bQuadDec:error\[1490]
Removing Lhs of wire \Decoder_Left:bQuadDec:status_4\[1500] = Net_6[7]
Removing Lhs of wire \Decoder_Left:bQuadDec:status_5\[1501] = Net_6[7]
Removing Lhs of wire \Decoder_Left:bQuadDec:status_6\[1502] = Net_6[7]
Removing Lhs of wire \Decoder_Left:Net_1229\[1506] = one[4]
Removing Lhs of wire \Decoder_Left:Net_1272\[1507] = \Decoder_Left:Net_1264\[1380]
Removing Rhs of wire \Decoder_Right:Net_1275\[1513] = \Decoder_Right:Cnt16:Net_49\[1514]
Removing Rhs of wire \Decoder_Right:Net_1275\[1513] = \Decoder_Right:Cnt16:CounterUDB:tc_reg_i\[1570]
Removing Lhs of wire \Decoder_Right:Cnt16:Net_89\[1516] = \Decoder_Right:Net_1251\[1517]
Removing Lhs of wire \Decoder_Right:Cnt16:CounterUDB:ctrl_capmode_1\[1526] = Net_6[7]
Removing Lhs of wire \Decoder_Right:Cnt16:CounterUDB:ctrl_capmode_0\[1527] = Net_6[7]
Removing Lhs of wire \Decoder_Right:Cnt16:CounterUDB:ctrl_enable\[1539] = \Decoder_Right:Cnt16:CounterUDB:control_7\[1531]
Removing Lhs of wire \Decoder_Right:Cnt16:CounterUDB:capt_rising\[1541] = Net_6[7]
Removing Lhs of wire \Decoder_Right:Cnt16:CounterUDB:capt_falling\[1542] = \Decoder_Right:Cnt16:CounterUDB:prevCapture\[1540]
Removing Rhs of wire \Decoder_Right:Net_1260\[1546] = \Decoder_Right:bQuadDec:state_2\[1684]
Removing Lhs of wire \Decoder_Right:Cnt16:CounterUDB:final_enable\[1548] = \Decoder_Right:Cnt16:CounterUDB:control_7\[1531]
Removing Lhs of wire \Decoder_Right:Cnt16:CounterUDB:counter_enable\[1549] = \Decoder_Right:Cnt16:CounterUDB:control_7\[1531]
Removing Rhs of wire \Decoder_Right:Cnt16:CounterUDB:status_0\[1550] = \Decoder_Right:Cnt16:CounterUDB:cmp_out_status\[1551]
Removing Rhs of wire \Decoder_Right:Cnt16:CounterUDB:status_1\[1552] = \Decoder_Right:Cnt16:CounterUDB:per_zero\[1553]
Removing Rhs of wire \Decoder_Right:Cnt16:CounterUDB:status_2\[1554] = \Decoder_Right:Cnt16:CounterUDB:overflow_status\[1555]
Removing Rhs of wire \Decoder_Right:Cnt16:CounterUDB:status_3\[1556] = \Decoder_Right:Cnt16:CounterUDB:underflow_status\[1557]
Removing Lhs of wire \Decoder_Right:Cnt16:CounterUDB:status_4\[1558] = \Decoder_Right:Cnt16:CounterUDB:hwCapture\[1544]
Removing Rhs of wire \Decoder_Right:Cnt16:CounterUDB:status_5\[1559] = \Decoder_Right:Cnt16:CounterUDB:fifo_full\[1560]
Removing Rhs of wire \Decoder_Right:Cnt16:CounterUDB:status_6\[1561] = \Decoder_Right:Cnt16:CounterUDB:fifo_nempty\[1562]
Removing Rhs of wire \Decoder_Right:Cnt16:CounterUDB:overflow\[1564] = \Decoder_Right:Cnt16:CounterUDB:per_FF\[1565]
Removing Lhs of wire \Decoder_Right:Cnt16:CounterUDB:underflow\[1566] = \Decoder_Right:Cnt16:CounterUDB:status_1\[1552]
Removing Lhs of wire \Decoder_Right:Cnt16:CounterUDB:tc_i\[1569] = \Decoder_Right:Cnt16:CounterUDB:reload_tc\[1547]
Removing Rhs of wire \Decoder_Right:Cnt16:CounterUDB:cmp_out_i\[1571] = \Decoder_Right:Cnt16:CounterUDB:cmp_equal\[1572]
Removing Rhs of wire \Decoder_Right:Net_1264\[1575] = \Decoder_Right:Cnt16:CounterUDB:cmp_out_reg_i\[1574]
Removing Lhs of wire \Decoder_Right:Cnt16:CounterUDB:dp_dir\[1579] = \Decoder_Right:Net_1251\[1517]
Removing Lhs of wire \Decoder_Right:Cnt16:CounterUDB:cs_addr_2\[1580] = \Decoder_Right:Net_1251\[1517]
Removing Lhs of wire \Decoder_Right:Cnt16:CounterUDB:cs_addr_1\[1581] = \Decoder_Right:Cnt16:CounterUDB:count_enable\[1578]
Removing Lhs of wire \Decoder_Right:Cnt16:CounterUDB:cs_addr_0\[1582] = \Decoder_Right:Cnt16:CounterUDB:reload\[1545]
Removing Lhs of wire \Decoder_Right:Net_1290\[1659] = \Decoder_Right:Net_1275\[1513]
Removing Lhs of wire \Decoder_Right:bQuadDec:index_filt\[1682] = \Decoder_Right:Net_1232\[1683]
Removing Lhs of wire \Decoder_Right:Net_1232\[1683] = one[4]
Removing Rhs of wire \Decoder_Right:bQuadDec:error\[1685] = \Decoder_Right:bQuadDec:state_3\[1686]
Removing Lhs of wire \Decoder_Right:bQuadDec:status_0\[1689] = \Decoder_Right:Net_530\[1690]
Removing Lhs of wire \Decoder_Right:bQuadDec:status_1\[1691] = \Decoder_Right:Net_611\[1692]
Removing Lhs of wire \Decoder_Right:bQuadDec:status_2\[1693] = \Decoder_Right:Net_1260\[1546]
Removing Lhs of wire \Decoder_Right:bQuadDec:status_3\[1694] = \Decoder_Right:bQuadDec:error\[1685]
Removing Lhs of wire \Decoder_Right:bQuadDec:status_4\[1695] = Net_6[7]
Removing Lhs of wire \Decoder_Right:bQuadDec:status_5\[1696] = Net_6[7]
Removing Lhs of wire \Decoder_Right:bQuadDec:status_6\[1697] = Net_6[7]
Removing Lhs of wire \Decoder_Right:Net_1229\[1701] = one[4]
Removing Lhs of wire \Decoder_Right:Net_1272\[1702] = \Decoder_Right:Net_1264\[1575]
Removing Lhs of wire tmpOE__Decoder_Left_A_net_0[1706] = one[4]
Removing Lhs of wire tmpOE__Decoder_Right_A_net_0[1711] = one[4]
Removing Lhs of wire tmpOE__Decoder_Left_B_net_0[1716] = one[4]
Removing Lhs of wire tmpOE__Decoder_Right_B_net_0[1721] = one[4]
Removing Lhs of wire \GPS_UART:Net_61\[1727] = \GPS_UART:Net_9\[1726]
Removing Lhs of wire Net_1222[1731] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:tx_hd_send_break\[1732] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:HalfDuplexSend\[1733] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:FinalParityType_1\[1734] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:FinalParityType_0\[1735] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:FinalAddrMode_2\[1736] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:FinalAddrMode_1\[1737] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:FinalAddrMode_0\[1738] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:tx_ctrl_mark\[1739] = Net_6[7]
Removing Rhs of wire Net_1225[1746] = \GPS_UART:BUART:rx_interrupt_out\[1747]
Removing Rhs of wire \GPS_UART:BUART:tx_bitclk_enable_pre\[1751] = \GPS_UART:BUART:tx_bitclk_dp\[1787]
Removing Lhs of wire \GPS_UART:BUART:tx_counter_tc\[1797] = \GPS_UART:BUART:tx_counter_dp\[1788]
Removing Lhs of wire \GPS_UART:BUART:tx_status_6\[1798] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:tx_status_5\[1799] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:tx_status_4\[1800] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:tx_status_1\[1802] = \GPS_UART:BUART:tx_fifo_empty\[1765]
Removing Lhs of wire \GPS_UART:BUART:tx_status_3\[1804] = \GPS_UART:BUART:tx_fifo_notfull\[1764]
Removing Lhs of wire \GPS_UART:BUART:rx_count7_bit8_wire\[1864] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_15_1\[1872] = \GPS_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:s_1\[1883]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_15_0\[1874] = \GPS_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:s_0\[1884]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_16\[1875] = \GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:lta_0\[1900]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_17\[1876] = \GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\[1914]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:a_1\[1877] = \GPS_UART:BUART:sRX:s23Poll:MODIN15_1\[1878]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:MODIN15_1\[1878] = \GPS_UART:BUART:pollcount_1\[1870]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:a_0\[1879] = \GPS_UART:BUART:sRX:s23Poll:MODIN15_0\[1880]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:MODIN15_0\[1880] = \GPS_UART:BUART:pollcount_0\[1873]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_0\[1886] = one[4]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_0\[1887] = one[4]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:newa_1\[1888] = \GPS_UART:BUART:pollcount_1\[1870]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:MODIN16_1\[1889] = \GPS_UART:BUART:pollcount_1\[1870]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:newa_0\[1890] = \GPS_UART:BUART:pollcount_0\[1873]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:MODIN16_0\[1891] = \GPS_UART:BUART:pollcount_0\[1873]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:newb_1\[1892] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:newb_0\[1893] = one[4]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:dataa_1\[1894] = \GPS_UART:BUART:pollcount_1\[1870]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:dataa_0\[1895] = \GPS_UART:BUART:pollcount_0\[1873]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:datab_1\[1896] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:datab_0\[1897] = one[4]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\[1902] = \GPS_UART:BUART:pollcount_1\[1870]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:MODIN17_1\[1903] = \GPS_UART:BUART:pollcount_1\[1870]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\[1904] = \GPS_UART:BUART:pollcount_0\[1873]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:MODIN17_0\[1905] = \GPS_UART:BUART:pollcount_0\[1873]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\[1906] = one[4]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\[1907] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\[1908] = \GPS_UART:BUART:pollcount_1\[1870]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\[1909] = \GPS_UART:BUART:pollcount_0\[1873]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\[1910] = one[4]
Removing Lhs of wire \GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\[1911] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:rx_status_1\[1918] = Net_6[7]
Removing Rhs of wire \GPS_UART:BUART:rx_status_2\[1919] = \GPS_UART:BUART:rx_parity_error_status\[1920]
Removing Rhs of wire \GPS_UART:BUART:rx_status_3\[1921] = \GPS_UART:BUART:rx_stop_bit_error\[1922]
Removing Lhs of wire \GPS_UART:BUART:sRX:cmp_vv_vv_MODGEN_18\[1932] = \GPS_UART:BUART:sRX:MODULE_18:g2:a0:lta_0\[1981]
Removing Lhs of wire \GPS_UART:BUART:sRX:cmp_vv_vv_MODGEN_19\[1936] = \GPS_UART:BUART:sRX:MODULE_19:g1:a0:xneq\[2003]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newa_6\[1937] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newa_5\[1938] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newa_4\[1939] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newa_3\[1940] = \GPS_UART:BUART:sRX:MODIN18_6\[1941]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODIN18_6\[1941] = \GPS_UART:BUART:rx_count_6\[1859]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newa_2\[1942] = \GPS_UART:BUART:sRX:MODIN18_5\[1943]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODIN18_5\[1943] = \GPS_UART:BUART:rx_count_5\[1860]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newa_1\[1944] = \GPS_UART:BUART:sRX:MODIN18_4\[1945]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODIN18_4\[1945] = \GPS_UART:BUART:rx_count_4\[1861]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newa_0\[1946] = \GPS_UART:BUART:sRX:MODIN18_3\[1947]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODIN18_3\[1947] = \GPS_UART:BUART:rx_count_3\[1862]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newb_6\[1948] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newb_5\[1949] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newb_4\[1950] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newb_3\[1951] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newb_2\[1952] = one[4]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newb_1\[1953] = one[4]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newb_0\[1954] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_18:g2:a0:dataa_6\[1955] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_18:g2:a0:dataa_5\[1956] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_18:g2:a0:dataa_4\[1957] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_18:g2:a0:dataa_3\[1958] = \GPS_UART:BUART:rx_count_6\[1859]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_18:g2:a0:dataa_2\[1959] = \GPS_UART:BUART:rx_count_5\[1860]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_18:g2:a0:dataa_1\[1960] = \GPS_UART:BUART:rx_count_4\[1861]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_18:g2:a0:dataa_0\[1961] = \GPS_UART:BUART:rx_count_3\[1862]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_18:g2:a0:datab_6\[1962] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_18:g2:a0:datab_5\[1963] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_18:g2:a0:datab_4\[1964] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_18:g2:a0:datab_3\[1965] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_18:g2:a0:datab_2\[1966] = one[4]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_18:g2:a0:datab_1\[1967] = one[4]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_18:g2:a0:datab_0\[1968] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_19:g1:a0:newa_0\[1983] = \GPS_UART:BUART:rx_postpoll\[1818]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_19:g1:a0:newb_0\[1984] = \GPS_UART:BUART:rx_parity_bit\[1935]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_19:g1:a0:dataa_0\[1985] = \GPS_UART:BUART:rx_postpoll\[1818]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_19:g1:a0:datab_0\[1986] = \GPS_UART:BUART:rx_parity_bit\[1935]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:a_0\[1987] = \GPS_UART:BUART:rx_postpoll\[1818]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:b_0\[1988] = \GPS_UART:BUART:rx_parity_bit\[1935]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:aeqb_0\[1990] = one[4]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:eq_0\[1991] = \GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:xnor_array_0\[1989]
Removing Lhs of wire \GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:eqi_0\[1992] = \GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:xnor_array_0\[1989]
Removing Lhs of wire tmpOE__GPS_Rx_net_0[2014] = one[4]
Removing Lhs of wire tmpOE__GPS_Tx_net_0[2019] = one[4]
Removing Lhs of wire \ESP07_UART:BUART:reset_reg\\D\[2041] = Net_6[7]
Removing Lhs of wire Net_4D[2046] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:rx_bitclk\\D\[2056] = \ESP07_UART:BUART:rx_bitclk_pre\[130]
Removing Lhs of wire \ESP07_UART:BUART:rx_parity_error_pre\\D\[2065] = \ESP07_UART:BUART:rx_parity_error_pre\[207]
Removing Lhs of wire \ESP07_UART:BUART:rx_break_status\\D\[2066] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:reset_reg\\D\[2070] = Net_6[7]
Removing Lhs of wire Net_17D[2075] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:rx_bitclk\\D\[2085] = \FT232_UART:BUART:rx_bitclk_pre\[430]
Removing Lhs of wire \FT232_UART:BUART:rx_parity_error_pre\\D\[2094] = \FT232_UART:BUART:rx_parity_error_pre\[507]
Removing Lhs of wire \FT232_UART:BUART:rx_break_status\\D\[2095] = Net_6[7]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:capture_last\\D\[2099] = Net_1114[710]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:tc_reg_i\\D\[2100] = \Timer_Channel_Left:TimerUDB:status_tc\[716]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:hwEnable_reg\\D\[2101] = \Timer_Channel_Left:TimerUDB:control_7\[693]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:capture_out_reg_i\\D\[2102] = \Timer_Channel_Left:TimerUDB:capt_fifo_load\[712]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:capture_last\\D\[2106] = Net_1126[1140]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:tc_reg_i\\D\[2107] = \Timer_Channel_Right:TimerUDB:status_tc\[1146]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:hwEnable_reg\\D\[2108] = \Timer_Channel_Right:TimerUDB:control_7\[1123]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:capture_out_reg_i\\D\[2109] = \Timer_Channel_Right:TimerUDB:capt_fifo_load\[1142]
Removing Lhs of wire \Decoder_Left:Cnt16:CounterUDB:prevCapture\\D\[2114] = Net_6[7]
Removing Lhs of wire \Decoder_Left:Cnt16:CounterUDB:overflow_reg_i\\D\[2115] = \Decoder_Left:Cnt16:CounterUDB:overflow\[1369]
Removing Lhs of wire \Decoder_Left:Cnt16:CounterUDB:underflow_reg_i\\D\[2116] = \Decoder_Left:Cnt16:CounterUDB:status_1\[1357]
Removing Lhs of wire \Decoder_Left:Cnt16:CounterUDB:tc_reg_i\\D\[2117] = \Decoder_Left:Cnt16:CounterUDB:reload_tc\[1352]
Removing Lhs of wire \Decoder_Left:Cnt16:CounterUDB:prevCompare\\D\[2118] = \Decoder_Left:Cnt16:CounterUDB:cmp_out_i\[1376]
Removing Lhs of wire \Decoder_Left:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2119] = \Decoder_Left:Cnt16:CounterUDB:cmp_out_i\[1376]
Removing Lhs of wire \Decoder_Left:Cnt16:CounterUDB:count_stored_i\\D\[2120] = \Decoder_Left:Net_1203\[1382]
Removing Lhs of wire \Decoder_Right:Cnt16:CounterUDB:prevCapture\\D\[2129] = Net_6[7]
Removing Lhs of wire \Decoder_Right:Cnt16:CounterUDB:overflow_reg_i\\D\[2130] = \Decoder_Right:Cnt16:CounterUDB:overflow\[1564]
Removing Lhs of wire \Decoder_Right:Cnt16:CounterUDB:underflow_reg_i\\D\[2131] = \Decoder_Right:Cnt16:CounterUDB:status_1\[1552]
Removing Lhs of wire \Decoder_Right:Cnt16:CounterUDB:tc_reg_i\\D\[2132] = \Decoder_Right:Cnt16:CounterUDB:reload_tc\[1547]
Removing Lhs of wire \Decoder_Right:Cnt16:CounterUDB:prevCompare\\D\[2133] = \Decoder_Right:Cnt16:CounterUDB:cmp_out_i\[1571]
Removing Lhs of wire \Decoder_Right:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2134] = \Decoder_Right:Cnt16:CounterUDB:cmp_out_i\[1571]
Removing Lhs of wire \Decoder_Right:Cnt16:CounterUDB:count_stored_i\\D\[2135] = \Decoder_Right:Net_1203\[1577]
Removing Lhs of wire \GPS_UART:BUART:reset_reg\\D\[2143] = Net_6[7]
Removing Lhs of wire Net_1220D[2148] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:rx_bitclk\\D\[2158] = \GPS_UART:BUART:rx_bitclk_pre\[1853]
Removing Lhs of wire \GPS_UART:BUART:rx_parity_error_pre\\D\[2167] = \GPS_UART:BUART:rx_parity_error_pre\[1930]
Removing Lhs of wire \GPS_UART:BUART:rx_break_status\\D\[2168] = Net_6[7]
Removing Lhs of wire \Debouncer_Left:DEBOUNCER[0]:d_sync_0\\D\[2172] = Net_1239[677]
Removing Lhs of wire \Debouncer_Left:DEBOUNCER[0]:d_sync_1\\D\[2173] = Net_1114[710]
Removing Lhs of wire Net_1244D[2174] = Net_6[7]
Removing Lhs of wire Net_1242D[2175] = Net_6[7]
Removing Lhs of wire Net_1243D[2176] = Net_6[7]
Removing Lhs of wire \Debouncer_Right:DEBOUNCER[0]:d_sync_0\\D\[2177] = Net_1247[889]
Removing Lhs of wire \Debouncer_Right:DEBOUNCER[0]:d_sync_1\\D\[2178] = Net_1126[1140]
Removing Lhs of wire Net_1252D[2179] = Net_6[7]
Removing Lhs of wire Net_1250D[2180] = Net_6[7]
Removing Lhs of wire Net_1251D[2181] = Net_6[7]

------------------------------------------------------
Aliased 0 equations, 600 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'Net_6' (cost = 0):
Net_6 <=  ('0') ;

Note:  Expanding virtual equation for '\ESP07_UART:BUART:rx_addressmatch\' (cost = 0):
\ESP07_UART:BUART:rx_addressmatch\ <= (\ESP07_UART:BUART:rx_addressmatch2\
	OR \ESP07_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\ESP07_UART:BUART:rx_bitclk_pre\' (cost = 1):
\ESP07_UART:BUART:rx_bitclk_pre\ <= ((not \ESP07_UART:BUART:rx_count_2\ and not \ESP07_UART:BUART:rx_count_1\ and not \ESP07_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\ESP07_UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\ESP07_UART:BUART:rx_bitclk_pre16x\ <= ((not \ESP07_UART:BUART:rx_count_2\ and \ESP07_UART:BUART:rx_count_1\ and \ESP07_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\ESP07_UART:BUART:rx_poll_bit1\' (cost = 1):
\ESP07_UART:BUART:rx_poll_bit1\ <= ((not \ESP07_UART:BUART:rx_count_2\ and not \ESP07_UART:BUART:rx_count_1\ and \ESP07_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\ESP07_UART:BUART:rx_poll_bit2\' (cost = 1):
\ESP07_UART:BUART:rx_poll_bit2\ <= ((not \ESP07_UART:BUART:rx_count_2\ and not \ESP07_UART:BUART:rx_count_1\ and not \ESP07_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\ESP07_UART:BUART:pollingrange\' (cost = 4):
\ESP07_UART:BUART:pollingrange\ <= ((not \ESP07_UART:BUART:rx_count_2\ and not \ESP07_UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\ESP07_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\ESP07_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\ESP07_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\ESP07_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\ESP07_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\ESP07_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\ESP07_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\ESP07_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\ESP07_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\ESP07_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\ESP07_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\ESP07_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\ESP07_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\ESP07_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\ESP07_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\ESP07_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\ESP07_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\ESP07_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\ESP07_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\ESP07_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\ESP07_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\ESP07_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\ESP07_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\ESP07_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\ESP07_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\ESP07_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\ESP07_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\ESP07_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for 'Net_427' (cost = 0):
Net_427 <= (not \FT232_UART:BUART:txn\);

Note:  Expanding virtual equation for '\FT232_UART:BUART:rx_addressmatch\' (cost = 0):
\FT232_UART:BUART:rx_addressmatch\ <= (\FT232_UART:BUART:rx_addressmatch2\
	OR \FT232_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\FT232_UART:BUART:rx_bitclk_pre\' (cost = 1):
\FT232_UART:BUART:rx_bitclk_pre\ <= ((not \FT232_UART:BUART:rx_count_2\ and not \FT232_UART:BUART:rx_count_1\ and not \FT232_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\FT232_UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\FT232_UART:BUART:rx_bitclk_pre16x\ <= ((not \FT232_UART:BUART:rx_count_2\ and \FT232_UART:BUART:rx_count_1\ and \FT232_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\FT232_UART:BUART:rx_poll_bit1\' (cost = 1):
\FT232_UART:BUART:rx_poll_bit1\ <= ((not \FT232_UART:BUART:rx_count_2\ and not \FT232_UART:BUART:rx_count_1\ and \FT232_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\FT232_UART:BUART:rx_poll_bit2\' (cost = 1):
\FT232_UART:BUART:rx_poll_bit2\ <= ((not \FT232_UART:BUART:rx_count_2\ and not \FT232_UART:BUART:rx_count_1\ and not \FT232_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\FT232_UART:BUART:pollingrange\' (cost = 4):
\FT232_UART:BUART:pollingrange\ <= ((not \FT232_UART:BUART:rx_count_2\ and not \FT232_UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\FT232_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FT232_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN5_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_0' (cost = 0):
add_vv_vv_MODGEN_6_0 <= (not MODIN5_0);

Note:  Expanding virtual equation for '\FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (MODIN5_1);

Note:  Expanding virtual equation for '\FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not MODIN5_1);

Note:  Expanding virtual equation for '\FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\FT232_UART:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\FT232_UART:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FT232_UART:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\FT232_UART:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FT232_UART:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\FT232_UART:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FT232_UART:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\FT232_UART:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FT232_UART:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\FT232_UART:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\FT232_UART:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\FT232_UART:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\FT232_UART:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\FT232_UART:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\FT232_UART:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\FT232_UART:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\FT232_UART:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\FT232_UART:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\FT232_UART:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\FT232_UART:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\FT232_UART:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\FT232_UART:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\FT232_UART:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\FT232_UART:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\FT232_UART:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\FT232_UART:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\Timer_Channel_Left:TimerUDB:fifo_load_polarized\' (cost = 2):
\Timer_Channel_Left:TimerUDB:fifo_load_polarized\ <= ((not \Timer_Channel_Left:TimerUDB:capture_last\ and Net_1114)
	OR (not Net_1114 and \Timer_Channel_Left:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer_Channel_Left:TimerUDB:timer_enable\' (cost = 0):
\Timer_Channel_Left:TimerUDB:timer_enable\ <= (\Timer_Channel_Left:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN9_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_12_0' (cost = 0):
add_vv_vv_MODGEN_12_0 <= (not MODIN9_0);

Note:  Expanding virtual equation for '\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN9_1 and not MODIN10_1)
	OR (MODIN9_1 and MODIN10_1));

Note:  Expanding virtual equation for '\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN9_0 and not MODIN10_0)
	OR (MODIN9_0 and MODIN10_0));

Note:  Expanding virtual equation for '\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_1\ <= ((not MODIN9_1 and not MODIN9_0 and not MODIN10_1 and not MODIN10_0)
	OR (not MODIN9_1 and not MODIN10_1 and MODIN9_0 and MODIN10_0)
	OR (not MODIN9_0 and not MODIN10_0 and MODIN9_1 and MODIN10_1)
	OR (MODIN9_1 and MODIN9_0 and MODIN10_1 and MODIN10_0));

Note:  Expanding virtual equation for '\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\' (cost = 60):
\Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\ <= ((not MODIN9_1 and not MODIN9_0 and not MODIN10_1 and not MODIN10_0)
	OR (not MODIN9_1 and not MODIN10_1 and MODIN9_0 and MODIN10_0)
	OR (not MODIN9_0 and not MODIN10_0 and MODIN9_1 and MODIN10_1)
	OR (MODIN9_1 and MODIN9_0 and MODIN10_1 and MODIN10_0));

Note:  Expanding virtual equation for '\Timer_Channel_Right:TimerUDB:fifo_load_polarized\' (cost = 2):
\Timer_Channel_Right:TimerUDB:fifo_load_polarized\ <= ((not \Timer_Channel_Right:TimerUDB:capture_last\ and Net_1126)
	OR (not Net_1126 and \Timer_Channel_Right:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer_Channel_Right:TimerUDB:timer_enable\' (cost = 0):
\Timer_Channel_Right:TimerUDB:timer_enable\ <= (\Timer_Channel_Right:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_1\ <= ((not \Timer_Channel_Right:TimerUDB:control_1\ and not \Timer_Channel_Right:TimerUDB:int_capt_count_1\)
	OR (\Timer_Channel_Right:TimerUDB:control_1\ and \Timer_Channel_Right:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_0\ <= ((not \Timer_Channel_Right:TimerUDB:control_0\ and not \Timer_Channel_Right:TimerUDB:int_capt_count_0\)
	OR (\Timer_Channel_Right:TimerUDB:control_0\ and \Timer_Channel_Right:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eq_1\ <= ((not \Timer_Channel_Right:TimerUDB:control_1\ and not \Timer_Channel_Right:TimerUDB:control_0\ and not \Timer_Channel_Right:TimerUDB:int_capt_count_1\ and not \Timer_Channel_Right:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Channel_Right:TimerUDB:control_1\ and not \Timer_Channel_Right:TimerUDB:int_capt_count_1\ and \Timer_Channel_Right:TimerUDB:control_0\ and \Timer_Channel_Right:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Channel_Right:TimerUDB:control_0\ and not \Timer_Channel_Right:TimerUDB:int_capt_count_0\ and \Timer_Channel_Right:TimerUDB:control_1\ and \Timer_Channel_Right:TimerUDB:int_capt_count_1\)
	OR (\Timer_Channel_Right:TimerUDB:control_1\ and \Timer_Channel_Right:TimerUDB:control_0\ and \Timer_Channel_Right:TimerUDB:int_capt_count_1\ and \Timer_Channel_Right:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xeq\' (cost = 60):
\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xeq\ <= ((not \Timer_Channel_Right:TimerUDB:control_1\ and not \Timer_Channel_Right:TimerUDB:control_0\ and not \Timer_Channel_Right:TimerUDB:int_capt_count_1\ and not \Timer_Channel_Right:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Channel_Right:TimerUDB:control_1\ and not \Timer_Channel_Right:TimerUDB:int_capt_count_1\ and \Timer_Channel_Right:TimerUDB:control_0\ and \Timer_Channel_Right:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Channel_Right:TimerUDB:control_0\ and not \Timer_Channel_Right:TimerUDB:int_capt_count_0\ and \Timer_Channel_Right:TimerUDB:control_1\ and \Timer_Channel_Right:TimerUDB:int_capt_count_1\)
	OR (\Timer_Channel_Right:TimerUDB:control_1\ and \Timer_Channel_Right:TimerUDB:control_0\ and \Timer_Channel_Right:TimerUDB:int_capt_count_1\ and \Timer_Channel_Right:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Timer_Channel_Right:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_0\' (cost = 0):
\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_0\ <= (not \Timer_Channel_Right:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Decoder_Left:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\Decoder_Left:Cnt16:CounterUDB:capt_either_edge\ <= (\Decoder_Left:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Decoder_Left:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\Decoder_Left:Cnt16:CounterUDB:reload_tc\ <= (\Decoder_Left:Cnt16:CounterUDB:status_1\
	OR \Decoder_Left:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\Decoder_Left:bQuadDec:A_j\' (cost = 1):
\Decoder_Left:bQuadDec:A_j\ <= ((\Decoder_Left:bQuadDec:quad_A_delayed_0\ and \Decoder_Left:bQuadDec:quad_A_delayed_1\ and \Decoder_Left:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Decoder_Left:bQuadDec:A_k\' (cost = 3):
\Decoder_Left:bQuadDec:A_k\ <= ((not \Decoder_Left:bQuadDec:quad_A_delayed_0\ and not \Decoder_Left:bQuadDec:quad_A_delayed_1\ and not \Decoder_Left:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Decoder_Left:bQuadDec:B_j\' (cost = 1):
\Decoder_Left:bQuadDec:B_j\ <= ((\Decoder_Left:bQuadDec:quad_B_delayed_0\ and \Decoder_Left:bQuadDec:quad_B_delayed_1\ and \Decoder_Left:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Decoder_Left:bQuadDec:B_k\' (cost = 3):
\Decoder_Left:bQuadDec:B_k\ <= ((not \Decoder_Left:bQuadDec:quad_B_delayed_0\ and not \Decoder_Left:bQuadDec:quad_B_delayed_1\ and not \Decoder_Left:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Decoder_Left:Net_1151\' (cost = 0):
\Decoder_Left:Net_1151\ <= (not \Decoder_Left:Net_1251\);

Note:  Expanding virtual equation for '\Decoder_Left:Net_1287\' (cost = 0):
\Decoder_Left:Net_1287\ <= (not \Decoder_Left:Net_1264\);

Note:  Expanding virtual equation for '\Decoder_Right:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\Decoder_Right:Cnt16:CounterUDB:capt_either_edge\ <= (\Decoder_Right:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Decoder_Right:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\Decoder_Right:Cnt16:CounterUDB:reload_tc\ <= (\Decoder_Right:Cnt16:CounterUDB:status_1\
	OR \Decoder_Right:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\Decoder_Right:bQuadDec:A_j\' (cost = 1):
\Decoder_Right:bQuadDec:A_j\ <= ((\Decoder_Right:bQuadDec:quad_A_delayed_0\ and \Decoder_Right:bQuadDec:quad_A_delayed_1\ and \Decoder_Right:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Decoder_Right:bQuadDec:A_k\' (cost = 3):
\Decoder_Right:bQuadDec:A_k\ <= ((not \Decoder_Right:bQuadDec:quad_A_delayed_0\ and not \Decoder_Right:bQuadDec:quad_A_delayed_1\ and not \Decoder_Right:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Decoder_Right:bQuadDec:B_j\' (cost = 1):
\Decoder_Right:bQuadDec:B_j\ <= ((\Decoder_Right:bQuadDec:quad_B_delayed_0\ and \Decoder_Right:bQuadDec:quad_B_delayed_1\ and \Decoder_Right:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Decoder_Right:bQuadDec:B_k\' (cost = 3):
\Decoder_Right:bQuadDec:B_k\ <= ((not \Decoder_Right:bQuadDec:quad_B_delayed_0\ and not \Decoder_Right:bQuadDec:quad_B_delayed_1\ and not \Decoder_Right:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Decoder_Right:Net_1151\' (cost = 0):
\Decoder_Right:Net_1151\ <= (not \Decoder_Right:Net_1251\);

Note:  Expanding virtual equation for '\Decoder_Right:Net_1287\' (cost = 0):
\Decoder_Right:Net_1287\ <= (not \Decoder_Right:Net_1264\);

Note:  Expanding virtual equation for '\GPS_UART:BUART:rx_addressmatch\' (cost = 0):
\GPS_UART:BUART:rx_addressmatch\ <= (\GPS_UART:BUART:rx_addressmatch2\
	OR \GPS_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\GPS_UART:BUART:rx_bitclk_pre\' (cost = 1):
\GPS_UART:BUART:rx_bitclk_pre\ <= ((not \GPS_UART:BUART:rx_count_2\ and not \GPS_UART:BUART:rx_count_1\ and not \GPS_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\GPS_UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\GPS_UART:BUART:rx_bitclk_pre16x\ <= ((not \GPS_UART:BUART:rx_count_2\ and \GPS_UART:BUART:rx_count_1\ and \GPS_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\GPS_UART:BUART:rx_poll_bit1\' (cost = 1):
\GPS_UART:BUART:rx_poll_bit1\ <= ((not \GPS_UART:BUART:rx_count_2\ and not \GPS_UART:BUART:rx_count_1\ and \GPS_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\GPS_UART:BUART:rx_poll_bit2\' (cost = 1):
\GPS_UART:BUART:rx_poll_bit2\ <= ((not \GPS_UART:BUART:rx_count_2\ and not \GPS_UART:BUART:rx_count_1\ and not \GPS_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\GPS_UART:BUART:pollingrange\' (cost = 4):
\GPS_UART:BUART:pollingrange\ <= ((not \GPS_UART:BUART:rx_count_2\ and not \GPS_UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\GPS_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\GPS_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\GPS_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\GPS_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:s_0\' (cost = 0):
\GPS_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:s_0\ <= (not \GPS_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:lta_1\' (cost = 0):
\GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:gta_1\' (cost = 0):
\GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:gta_1\ <= (\GPS_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\' (cost = 0):
\GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ <= (not \GPS_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\' (cost = 0):
\GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\GPS_UART:BUART:sRX:MODULE_18:g2:a0:lta_6\' (cost = 0):
\GPS_UART:BUART:sRX:MODULE_18:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\GPS_UART:BUART:sRX:MODULE_18:g2:a0:gta_6\' (cost = 0):
\GPS_UART:BUART:sRX:MODULE_18:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\GPS_UART:BUART:sRX:MODULE_18:g2:a0:lta_5\' (cost = 0):
\GPS_UART:BUART:sRX:MODULE_18:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\GPS_UART:BUART:sRX:MODULE_18:g2:a0:gta_5\' (cost = 0):
\GPS_UART:BUART:sRX:MODULE_18:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\GPS_UART:BUART:sRX:MODULE_18:g2:a0:lta_4\' (cost = 0):
\GPS_UART:BUART:sRX:MODULE_18:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\GPS_UART:BUART:sRX:MODULE_18:g2:a0:gta_4\' (cost = 0):
\GPS_UART:BUART:sRX:MODULE_18:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\GPS_UART:BUART:sRX:MODULE_18:g2:a0:lta_3\' (cost = 0):
\GPS_UART:BUART:sRX:MODULE_18:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\GPS_UART:BUART:sRX:MODULE_18:g2:a0:gta_3\' (cost = 0):
\GPS_UART:BUART:sRX:MODULE_18:g2:a0:gta_3\ <= (\GPS_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\GPS_UART:BUART:sRX:MODULE_18:g2:a0:lta_2\' (cost = 1):
\GPS_UART:BUART:sRX:MODULE_18:g2:a0:lta_2\ <= ((not \GPS_UART:BUART:rx_count_6\ and not \GPS_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\GPS_UART:BUART:sRX:MODULE_18:g2:a0:gta_2\' (cost = 0):
\GPS_UART:BUART:sRX:MODULE_18:g2:a0:gta_2\ <= (\GPS_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\GPS_UART:BUART:sRX:MODULE_18:g2:a0:lta_1\' (cost = 2):
\GPS_UART:BUART:sRX:MODULE_18:g2:a0:lta_1\ <= ((not \GPS_UART:BUART:rx_count_6\ and not \GPS_UART:BUART:rx_count_4\)
	OR (not \GPS_UART:BUART:rx_count_6\ and not \GPS_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\GPS_UART:BUART:sRX:MODULE_18:g2:a0:gta_1\' (cost = 0):
\GPS_UART:BUART:sRX:MODULE_18:g2:a0:gta_1\ <= (\GPS_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\GPS_UART:BUART:sRX:MODULE_18:g2:a0:lta_0\' (cost = 8):
\GPS_UART:BUART:sRX:MODULE_18:g2:a0:lta_0\ <= ((not \GPS_UART:BUART:rx_count_6\ and not \GPS_UART:BUART:rx_count_4\)
	OR (not \GPS_UART:BUART:rx_count_6\ and not \GPS_UART:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not MODIN5_1 and not MODIN5_0));

Note:  Expanding virtual equation for '\FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not MODIN5_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_1' (cost = 2):
add_vv_vv_MODGEN_6_1 <= ((not MODIN5_0 and MODIN5_1)
	OR (not MODIN5_1 and MODIN5_0));

Note:  Virtual signal \Timer_Channel_Left:TimerUDB:capt_fifo_load\ with ( cost: 168 or cost_inv: 4)  > 90 or with size: 2 > 102 has been made a (soft) node.
\Timer_Channel_Left:TimerUDB:capt_fifo_load\ <= ((not \Timer_Channel_Left:TimerUDB:capture_last\ and \Timer_Channel_Left:TimerUDB:control_7\ and Net_1114)
	OR (not Net_1114 and \Timer_Channel_Left:TimerUDB:control_7\ and \Timer_Channel_Left:TimerUDB:capture_last\));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_12_1' (cost = 8):
add_vv_vv_MODGEN_12_1 <= ((not MODIN9_0 and MODIN9_1)
	OR (not MODIN9_1 and MODIN9_0));

Note:  Virtual signal \Timer_Channel_Right:TimerUDB:capt_fifo_load\ with ( cost: 168 or cost_inv: 4)  > 90 or with size: 2 > 102 has been made a (soft) node.
\Timer_Channel_Right:TimerUDB:capt_fifo_load\ <= ((not \Timer_Channel_Right:TimerUDB:capture_last\ and \Timer_Channel_Right:TimerUDB:control_7\ and Net_1126)
	OR (not Net_1126 and \Timer_Channel_Right:TimerUDB:control_7\ and \Timer_Channel_Right:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_1\' (cost = 8):
\Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_1\ <= ((not \Timer_Channel_Right:TimerUDB:int_capt_count_0\ and \Timer_Channel_Right:TimerUDB:int_capt_count_1\)
	OR (not \Timer_Channel_Right:TimerUDB:int_capt_count_1\ and \Timer_Channel_Right:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Decoder_Left:Net_1248\' (cost = 2):
\Decoder_Left:Net_1248\ <= ((not \Decoder_Left:Net_1264\ and \Decoder_Left:Net_1275\));

Note:  Expanding virtual equation for '\Decoder_Right:Net_1248\' (cost = 2):
\Decoder_Right:Net_1248\ <= ((not \Decoder_Right:Net_1264\ and \Decoder_Right:Net_1275\));

Note:  Expanding virtual equation for '\GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:lta_0\' (cost = 4):
\GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:lta_0\ <= ((not \GPS_UART:BUART:pollcount_1\ and not \GPS_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\' (cost = 0):
\GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ <= (not \GPS_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\GPS_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:s_1\' (cost = 2):
\GPS_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:s_1\ <= ((not \GPS_UART:BUART:pollcount_0\ and \GPS_UART:BUART:pollcount_1\)
	OR (not \GPS_UART:BUART:pollcount_1\ and \GPS_UART:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\ESP07_UART:BUART:rx_postpoll\' (cost = 72):
\ESP07_UART:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_7 and MODIN1_0));

Note:  Expanding virtual equation for '\ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_7 and not MODIN1_1 and not \ESP07_UART:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \ESP07_UART:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \ESP07_UART:BUART:rx_parity_bit\)
	OR (Net_7 and MODIN1_0 and \ESP07_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_7 and not MODIN1_1 and not \ESP07_UART:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \ESP07_UART:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \ESP07_UART:BUART:rx_parity_bit\)
	OR (Net_7 and MODIN1_0 and \ESP07_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\FT232_UART:BUART:rx_postpoll\' (cost = 72):
\FT232_UART:BUART:rx_postpoll\ <= (MODIN5_1
	OR (Net_20 and MODIN5_0));

Note:  Expanding virtual equation for '\FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_20 and not MODIN5_1 and not \FT232_UART:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \FT232_UART:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \FT232_UART:BUART:rx_parity_bit\)
	OR (Net_20 and MODIN5_0 and \FT232_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not Net_20 and not MODIN5_1 and not \FT232_UART:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \FT232_UART:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \FT232_UART:BUART:rx_parity_bit\)
	OR (Net_20 and MODIN5_0 and \FT232_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\GPS_UART:BUART:rx_postpoll\' (cost = 72):
\GPS_UART:BUART:rx_postpoll\ <= (\GPS_UART:BUART:pollcount_1\
	OR (Net_1230 and \GPS_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:xnor_array_0\ <= ((not \GPS_UART:BUART:pollcount_1\ and not Net_1230 and not \GPS_UART:BUART:rx_parity_bit\)
	OR (not \GPS_UART:BUART:pollcount_1\ and not \GPS_UART:BUART:pollcount_0\ and not \GPS_UART:BUART:rx_parity_bit\)
	OR (\GPS_UART:BUART:pollcount_1\ and \GPS_UART:BUART:rx_parity_bit\)
	OR (Net_1230 and \GPS_UART:BUART:pollcount_0\ and \GPS_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:aeqb_1\ <= ((not \GPS_UART:BUART:pollcount_1\ and not Net_1230 and not \GPS_UART:BUART:rx_parity_bit\)
	OR (not \GPS_UART:BUART:pollcount_1\ and not \GPS_UART:BUART:pollcount_0\ and not \GPS_UART:BUART:rx_parity_bit\)
	OR (\GPS_UART:BUART:pollcount_1\ and \GPS_UART:BUART:rx_parity_bit\)
	OR (Net_1230 and \GPS_UART:BUART:pollcount_0\ and \GPS_UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 132 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ESP07_UART:BUART:rx_status_0\ to Net_6
Aliasing \ESP07_UART:BUART:rx_status_6\ to Net_6
Aliasing \FT232_UART:BUART:rx_status_0\ to Net_6
Aliasing \FT232_UART:BUART:rx_status_6\ to Net_6
Aliasing \Decoder_Left:Cnt16:CounterUDB:hwCapture\ to Net_6
Aliasing \Decoder_Right:Cnt16:CounterUDB:hwCapture\ to Net_6
Aliasing \GPS_UART:BUART:rx_status_0\ to Net_6
Aliasing \GPS_UART:BUART:rx_status_6\ to Net_6
Aliasing \ESP07_UART:BUART:rx_markspace_status\\D\ to Net_6
Aliasing \ESP07_UART:BUART:rx_parity_error_status\\D\ to Net_6
Aliasing \ESP07_UART:BUART:rx_addr_match_status\\D\ to Net_6
Aliasing \FT232_UART:BUART:rx_markspace_status\\D\ to Net_6
Aliasing \FT232_UART:BUART:rx_parity_error_status\\D\ to Net_6
Aliasing \FT232_UART:BUART:rx_addr_match_status\\D\ to Net_6
Aliasing \GPS_UART:BUART:rx_markspace_status\\D\ to Net_6
Aliasing \GPS_UART:BUART:rx_parity_error_status\\D\ to Net_6
Aliasing \GPS_UART:BUART:rx_addr_match_status\\D\ to Net_6
Removing Rhs of wire \ESP07_UART:BUART:rx_bitclk_enable\[94] = \ESP07_UART:BUART:rx_bitclk\[142]
Removing Lhs of wire \ESP07_UART:BUART:rx_status_0\[193] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:rx_status_6\[202] = Net_6[7]
Removing Rhs of wire \FT232_UART:BUART:rx_bitclk_enable\[394] = \FT232_UART:BUART:rx_bitclk\[442]
Removing Lhs of wire \FT232_UART:BUART:rx_status_0\[493] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:rx_status_6\[502] = Net_6[7]
Removing Lhs of wire \Timer_Channel_Left:TimerUDB:trig_reg\[788] = \Timer_Channel_Left:TimerUDB:control_7\[693]
Removing Lhs of wire \Timer_Channel_Right:TimerUDB:trig_reg\[1217] = \Timer_Channel_Right:TimerUDB:control_7\[1123]
Removing Lhs of wire \Decoder_Left:Cnt16:CounterUDB:hwCapture\[1349] = Net_6[7]
Removing Lhs of wire \Decoder_Right:Cnt16:CounterUDB:hwCapture\[1544] = Net_6[7]
Removing Rhs of wire \GPS_UART:BUART:rx_bitclk_enable\[1817] = \GPS_UART:BUART:rx_bitclk\[1865]
Removing Lhs of wire \GPS_UART:BUART:rx_status_0\[1916] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:rx_status_6\[1925] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:tx_ctrl_mark_last\\D\[2048] = \ESP07_UART:BUART:tx_ctrl_mark_last\[85]
Removing Lhs of wire \ESP07_UART:BUART:rx_markspace_status\\D\[2060] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:rx_parity_error_status\\D\[2061] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:rx_addr_match_status\\D\[2063] = Net_6[7]
Removing Lhs of wire \ESP07_UART:BUART:rx_markspace_pre\\D\[2064] = \ESP07_UART:BUART:rx_markspace_pre\[206]
Removing Lhs of wire \ESP07_UART:BUART:rx_parity_bit\\D\[2069] = \ESP07_UART:BUART:rx_parity_bit\[212]
Removing Lhs of wire \FT232_UART:BUART:tx_ctrl_mark_last\\D\[2077] = \FT232_UART:BUART:tx_ctrl_mark_last\[385]
Removing Lhs of wire \FT232_UART:BUART:rx_markspace_status\\D\[2089] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:rx_parity_error_status\\D\[2090] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:rx_addr_match_status\\D\[2092] = Net_6[7]
Removing Lhs of wire \FT232_UART:BUART:rx_markspace_pre\\D\[2093] = \FT232_UART:BUART:rx_markspace_pre\[506]
Removing Lhs of wire \FT232_UART:BUART:rx_parity_bit\\D\[2098] = \FT232_UART:BUART:rx_parity_bit\[512]
Removing Lhs of wire \GPS_UART:BUART:tx_ctrl_mark_last\\D\[2150] = \GPS_UART:BUART:tx_ctrl_mark_last\[1808]
Removing Lhs of wire \GPS_UART:BUART:rx_markspace_status\\D\[2162] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:rx_parity_error_status\\D\[2163] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:rx_addr_match_status\\D\[2165] = Net_6[7]
Removing Lhs of wire \GPS_UART:BUART:rx_markspace_pre\\D\[2166] = \GPS_UART:BUART:rx_markspace_pre\[1929]
Removing Lhs of wire \GPS_UART:BUART:rx_parity_bit\\D\[2171] = \GPS_UART:BUART:rx_parity_bit\[1935]

------------------------------------------------------
Aliased 0 equations, 31 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\ESP07_UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \ESP07_UART:BUART:rx_parity_bit\ and Net_7 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \ESP07_UART:BUART:rx_parity_bit\)
	OR (not Net_7 and not MODIN1_1 and \ESP07_UART:BUART:rx_parity_bit\)
	OR (not \ESP07_UART:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\FT232_UART:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \FT232_UART:BUART:rx_parity_bit\ and Net_20 and MODIN5_0)
	OR (not MODIN5_1 and not MODIN5_0 and \FT232_UART:BUART:rx_parity_bit\)
	OR (not Net_20 and not MODIN5_1 and \FT232_UART:BUART:rx_parity_bit\)
	OR (not \FT232_UART:BUART:rx_parity_bit\ and MODIN5_1));

Note:  Deleted unused equation:
\GPS_UART:BUART:sRX:MODULE_19:g1:a0:xneq\ <= ((not \GPS_UART:BUART:rx_parity_bit\ and Net_1230 and \GPS_UART:BUART:pollcount_0\)
	OR (not \GPS_UART:BUART:pollcount_1\ and not \GPS_UART:BUART:pollcount_0\ and \GPS_UART:BUART:rx_parity_bit\)
	OR (not \GPS_UART:BUART:pollcount_1\ and not Net_1230 and \GPS_UART:BUART:rx_parity_bit\)
	OR (not \GPS_UART:BUART:rx_parity_bit\ and \GPS_UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Ryan Kelley\Documents\CMPEN480\PSoC Firmestware\Platform Control Firmware.cydsn\Platform Control Firmware.cyprj" -dcpsoc3 "Platform Control Firmware.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.281ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Friday, 28 April 2017 08:59:58
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan Kelley\Documents\CMPEN480\PSoC Firmestware\Platform Control Firmware.cydsn\Platform Control Firmware.cyprj -d CY8C5888LTI-LP097 Platform Control Firmware.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \ESP07_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_4 from registered to combinatorial
    Converted constant MacroCell: \ESP07_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \ESP07_UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \ESP07_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \ESP07_UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \FT232_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_17 from registered to combinatorial
    Converted constant MacroCell: \FT232_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \FT232_UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \FT232_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \FT232_UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Decoder_Left:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Decoder_Right:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \GPS_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_1220 from registered to combinatorial
    Converted constant MacroCell: \GPS_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \GPS_UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \GPS_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \GPS_UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: Net_1244 from registered to combinatorial
    Converted constant MacroCell: Net_1242 from registered to combinatorial
    Converted constant MacroCell: Net_1243 from registered to combinatorial
    Converted constant MacroCell: Net_1252 from registered to combinatorial
    Converted constant MacroCell: Net_1250 from registered to combinatorial
    Converted constant MacroCell: Net_1251 from registered to combinatorial
Assigning clock I2C_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Decoder_Clock'. Fanout=6, Signal=Net_1156
    Digital Clock 1: Automatic-assigning  clock 'Counter_Clock'. Fanout=4, Signal=Net_1108
    Digital Clock 2: Automatic-assigning  clock 'FT232_UART_IntClock'. Fanout=1, Signal=\FT232_UART:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'ESP07_UART_IntClock'. Fanout=1, Signal=\ESP07_UART:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'PWM_Clock'. Fanout=4, Signal=Net_506
    Digital Clock 5: Automatic-assigning  clock 'GPS_UART_IntClock'. Fanout=1, Signal=\GPS_UART:Net_9\
    Digital Clock 6: Automatic-assigning  clock 'Debouncer_Clock'. Fanout=2, Signal=Net_1240
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \ESP07_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: ESP07_UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ESP07_UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \FT232_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: FT232_UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: FT232_UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Channel_Left:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Counter_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Counter_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Counter_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Counter_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Channel_Right:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Counter_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Counter_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Counter_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Counter_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Decoder_Left:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Decoder_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Decoder_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Decoder_Left:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Decoder_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Decoder_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Decoder_Left:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Decoder_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Decoder_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Decoder_Right:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Decoder_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Decoder_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Decoder_Right:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Decoder_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Decoder_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Decoder_Right:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Decoder_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Decoder_Clock, EnableOut: Constant 1
    UDB Clk/Enable \GPS_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: GPS_UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: GPS_UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_Left:ClkSync\: with output requested to be synchronous
        ClockIn: Debouncer_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Debouncer_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_Right:ClkSync\: with output requested to be synchronous
        ClockIn: Debouncer_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Debouncer_Clock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Decoder_Right:Net_1264\, Duplicate of \Decoder_Right:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\Decoder_Right:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Right:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Decoder_Right:Net_1264\ (fanout=2)

    Removing \Decoder_Left:Net_1264\, Duplicate of \Decoder_Left:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\Decoder_Left:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Left:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Decoder_Left:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \GPS_UART:BUART:rx_parity_bit\, Duplicate of \GPS_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\GPS_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GPS_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \GPS_UART:BUART:rx_address_detected\, Duplicate of \GPS_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\GPS_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GPS_UART:BUART:rx_address_detected\ (fanout=0)

    Removing \GPS_UART:BUART:rx_parity_error_pre\, Duplicate of \GPS_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\GPS_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GPS_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \GPS_UART:BUART:rx_markspace_pre\, Duplicate of \GPS_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\GPS_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GPS_UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \GPS_UART:BUART:rx_state_1\, Duplicate of \GPS_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\GPS_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GPS_UART:BUART:rx_state_1\ (fanout=8)

    Removing \GPS_UART:BUART:tx_parity_bit\, Duplicate of \GPS_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\GPS_UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GPS_UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \GPS_UART:BUART:tx_mark\, Duplicate of \GPS_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\GPS_UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GPS_UART:BUART:tx_mark\ (fanout=0)

    Removing \FT232_UART:BUART:rx_parity_bit\, Duplicate of \FT232_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\FT232_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \FT232_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \FT232_UART:BUART:rx_address_detected\, Duplicate of \FT232_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\FT232_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \FT232_UART:BUART:rx_address_detected\ (fanout=0)

    Removing \FT232_UART:BUART:rx_parity_error_pre\, Duplicate of \FT232_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\FT232_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \FT232_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \FT232_UART:BUART:rx_markspace_pre\, Duplicate of \FT232_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\FT232_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \FT232_UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \FT232_UART:BUART:rx_state_1\, Duplicate of \FT232_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\FT232_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \FT232_UART:BUART:rx_state_1\ (fanout=8)

    Removing \FT232_UART:BUART:tx_parity_bit\, Duplicate of \FT232_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\FT232_UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \FT232_UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \FT232_UART:BUART:tx_mark\, Duplicate of \FT232_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\FT232_UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \FT232_UART:BUART:tx_mark\ (fanout=0)

    Removing \ESP07_UART:BUART:rx_parity_bit\, Duplicate of \ESP07_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\ESP07_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ESP07_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \ESP07_UART:BUART:rx_address_detected\, Duplicate of \ESP07_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\ESP07_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ESP07_UART:BUART:rx_address_detected\ (fanout=0)

    Removing \ESP07_UART:BUART:rx_parity_error_pre\, Duplicate of \ESP07_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\ESP07_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ESP07_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \ESP07_UART:BUART:rx_markspace_pre\, Duplicate of \ESP07_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\ESP07_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ESP07_UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \ESP07_UART:BUART:rx_state_1\, Duplicate of \ESP07_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\ESP07_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ESP07_UART:BUART:rx_state_1\ (fanout=8)

    Removing \ESP07_UART:BUART:tx_parity_bit\, Duplicate of \ESP07_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\ESP07_UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ESP07_UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \ESP07_UART:BUART:tx_mark\, Duplicate of \ESP07_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\ESP07_UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ESP07_UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = ESP07_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ESP07_Rx(0)__PA ,
            fb => Net_7 ,
            pad => ESP07_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ESP07_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ESP07_Tx(0)__PA ,
            input => Net_2 ,
            pad => ESP07_Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FT232_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FT232_Rx(0)__PA ,
            fb => Net_20 ,
            pad => FT232_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FT232_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => FT232_Tx(0)__PA ,
            input => Net_426 ,
            pad => FT232_Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_Left_Front_PWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_Left_Front_PWM(0)__PA ,
            input => Net_1131 ,
            pad => Motor_Left_Front_PWM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FT232_Detect(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FT232_Detect(0)__PA ,
            fb => Net_428 ,
            pad => FT232_Detect(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Onboard_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Onboard_LED(0)__PA ,
            pad => Onboard_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2C_SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => I2C_SDA(0)__PA ,
            fb => \I2C:Net_1109_1\ ,
            input => \I2C:sda_x_wire\ ,
            pad => I2C_SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2C_SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => I2C_SCL(0)__PA ,
            fb => \I2C:Net_1109_0\ ,
            input => \I2C:Net_643_0\ ,
            pad => I2C_SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RF_Enable(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RF_Enable(0)__PA ,
            fb => Net_1017 ,
            pad => RF_Enable(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RX_PWM_Left(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RX_PWM_Left(0)__PA ,
            fb => Net_1093 ,
            pad => RX_PWM_Left(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RX_PWM_Right(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RX_PWM_Right(0)__PA ,
            fb => Net_1097 ,
            pad => RX_PWM_Right(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_Left_Rear_PWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_Left_Rear_PWM(0)__PA ,
            input => Net_556 ,
            pad => Motor_Left_Rear_PWM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_Right_Front_PWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_Right_Front_PWM(0)__PA ,
            input => Net_582 ,
            pad => Motor_Right_Front_PWM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_Right_Rear_PWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_Right_Rear_PWM(0)__PA ,
            input => Net_619 ,
            pad => Motor_Right_Rear_PWM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_Left_Front_Input1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_Left_Front_Input1(0)__PA ,
            input => Net_990 ,
            pad => Motor_Left_Front_Input1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_Left_Front_Input2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_Left_Front_Input2(0)__PA ,
            input => Net_991 ,
            pad => Motor_Left_Front_Input2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_Left_Rear_Input1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_Left_Rear_Input1(0)__PA ,
            input => Net_992 ,
            pad => Motor_Left_Rear_Input1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_Left_Rear_Input2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_Left_Rear_Input2(0)__PA ,
            input => Net_993 ,
            pad => Motor_Left_Rear_Input2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_Right_Front_Input1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_Right_Front_Input1(0)__PA ,
            input => Net_994 ,
            pad => Motor_Right_Front_Input1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_Right_Front_Input2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_Right_Front_Input2(0)__PA ,
            input => Net_995 ,
            pad => Motor_Right_Front_Input2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_Right_Rear_Input1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_Right_Rear_Input1(0)__PA ,
            input => Net_996 ,
            pad => Motor_Right_Rear_Input1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_Right_Rear_Input2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_Right_Rear_Input2(0)__PA ,
            input => Net_997 ,
            pad => Motor_Right_Rear_Input2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Decoder_Left_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Decoder_Left_A(0)__PA ,
            fb => Net_1153 ,
            pad => Decoder_Left_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Decoder_Right_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Decoder_Right_A(0)__PA ,
            fb => Net_1158 ,
            pad => Decoder_Right_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Decoder_Left_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Decoder_Left_B(0)__PA ,
            fb => Net_1154 ,
            pad => Decoder_Left_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Decoder_Right_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Decoder_Right_B(0)__PA ,
            fb => Net_1159 ,
            pad => Decoder_Right_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPS_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPS_Rx(0)__PA ,
            fb => Net_1230 ,
            pad => GPS_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPS_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => GPS_Tx(0)__PA ,
            input => Net_1218 ,
            pad => GPS_Tx(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_2, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESP07_UART:BUART:txn\
        );
        Output = Net_2 (fanout=1)

    MacroCell: Name=\ESP07_UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\ESP07_UART:BUART:tx_state_1\ * !\ESP07_UART:BUART:tx_state_0\ * 
              \ESP07_UART:BUART:tx_bitclk_enable_pre\
            + !\ESP07_UART:BUART:tx_state_1\ * !\ESP07_UART:BUART:tx_state_0\ * 
              !\ESP07_UART:BUART:tx_state_2\
        );
        Output = \ESP07_UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\ESP07_UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESP07_UART:BUART:tx_state_1\ * !\ESP07_UART:BUART:tx_state_0\ * 
              \ESP07_UART:BUART:tx_bitclk_enable_pre\ * 
              \ESP07_UART:BUART:tx_fifo_empty\ * 
              \ESP07_UART:BUART:tx_state_2\
        );
        Output = \ESP07_UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\ESP07_UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESP07_UART:BUART:tx_fifo_notfull\
        );
        Output = \ESP07_UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\ESP07_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP07_UART:BUART:rx_state_0\ * !\ESP07_UART:BUART:rx_state_3\ * 
              !\ESP07_UART:BUART:rx_state_2\
        );
        Output = \ESP07_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\ESP07_UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7 * MODIN1_0
            + MODIN1_1
        );
        Output = \ESP07_UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\ESP07_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ESP07_UART:BUART:rx_load_fifo\ * 
              \ESP07_UART:BUART:rx_fifofull\
        );
        Output = \ESP07_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\ESP07_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ESP07_UART:BUART:rx_fifonotempty\ * 
              \ESP07_UART:BUART:rx_state_stop1_reg\
        );
        Output = \ESP07_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\FT232_UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\FT232_UART:BUART:tx_state_1\ * !\FT232_UART:BUART:tx_state_0\ * 
              \FT232_UART:BUART:tx_bitclk_enable_pre\
            + !\FT232_UART:BUART:tx_state_1\ * !\FT232_UART:BUART:tx_state_0\ * 
              !\FT232_UART:BUART:tx_state_2\
        );
        Output = \FT232_UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\FT232_UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FT232_UART:BUART:tx_state_1\ * !\FT232_UART:BUART:tx_state_0\ * 
              \FT232_UART:BUART:tx_bitclk_enable_pre\ * 
              \FT232_UART:BUART:tx_fifo_empty\ * 
              \FT232_UART:BUART:tx_state_2\
        );
        Output = \FT232_UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\FT232_UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FT232_UART:BUART:tx_fifo_notfull\
        );
        Output = \FT232_UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\FT232_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              !\FT232_UART:BUART:rx_state_0\ * !\FT232_UART:BUART:rx_state_3\ * 
              !\FT232_UART:BUART:rx_state_2\
        );
        Output = \FT232_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\FT232_UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_20 * MODIN5_0
            + MODIN5_1
        );
        Output = \FT232_UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\FT232_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FT232_UART:BUART:rx_load_fifo\ * 
              \FT232_UART:BUART:rx_fifofull\
        );
        Output = \FT232_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\FT232_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FT232_UART:BUART:rx_fifonotempty\ * 
              \FT232_UART:BUART:rx_state_stop1_reg\
        );
        Output = \FT232_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_426, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FT232_UART:BUART:txn\ * Net_428
        );
        Output = Net_426 (fanout=1)

    MacroCell: Name=\Timer_Channel_Left:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer_Channel_Left:TimerUDB:control_7\ * !Net_1114 * 
              \Timer_Channel_Left:TimerUDB:capture_last\
            + \Timer_Channel_Left:TimerUDB:control_7\ * Net_1114 * 
              !\Timer_Channel_Left:TimerUDB:capture_last\
        );
        Output = \Timer_Channel_Left:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Timer_Channel_Left:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Channel_Left:TimerUDB:control_7\ * 
              \Timer_Channel_Left:TimerUDB:per_zero\
        );
        Output = \Timer_Channel_Left:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_Channel_Right:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer_Channel_Right:TimerUDB:control_7\ * !Net_1126 * 
              \Timer_Channel_Right:TimerUDB:capture_last\
            + \Timer_Channel_Right:TimerUDB:control_7\ * Net_1126 * 
              !\Timer_Channel_Right:TimerUDB:capture_last\
        );
        Output = \Timer_Channel_Right:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Timer_Channel_Right:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Channel_Right:TimerUDB:control_7\ * 
              \Timer_Channel_Right:TimerUDB:per_zero\
        );
        Output = \Timer_Channel_Right:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Decoder_Left:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Decoder_Left:Net_1260\ * 
              !\Decoder_Left:Cnt16:CounterUDB:status_1\ * 
              !\Decoder_Left:Cnt16:CounterUDB:overflow\
        );
        Output = \Decoder_Left:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\Decoder_Left:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Left:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Decoder_Left:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Decoder_Left:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Decoder_Left:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Left:Cnt16:CounterUDB:overflow\ * 
              !\Decoder_Left:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Decoder_Left:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Decoder_Left:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Left:Cnt16:CounterUDB:status_1\ * 
              !\Decoder_Left:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Decoder_Left:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Decoder_Left:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Left:Cnt16:CounterUDB:control_7\ * 
              !\Decoder_Left:Cnt16:CounterUDB:count_stored_i\ * 
              \Decoder_Left:Net_1203\
        );
        Output = \Decoder_Left:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\Decoder_Left:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Left:Net_1275\ * \Decoder_Left:Net_1251\ * 
              !\Decoder_Left:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Decoder_Left:Net_530\ (fanout=1)

    MacroCell: Name=\Decoder_Left:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Left:Net_1275\ * !\Decoder_Left:Net_1251\ * 
              !\Decoder_Left:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Decoder_Left:Net_611\ (fanout=1)

    MacroCell: Name=\Decoder_Right:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Decoder_Right:Net_1260\ * 
              !\Decoder_Right:Cnt16:CounterUDB:status_1\ * 
              !\Decoder_Right:Cnt16:CounterUDB:overflow\
        );
        Output = \Decoder_Right:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\Decoder_Right:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Right:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Decoder_Right:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Decoder_Right:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Decoder_Right:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Right:Cnt16:CounterUDB:overflow\ * 
              !\Decoder_Right:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Decoder_Right:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Decoder_Right:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Right:Cnt16:CounterUDB:status_1\ * 
              !\Decoder_Right:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Decoder_Right:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Decoder_Right:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Right:Cnt16:CounterUDB:control_7\ * 
              !\Decoder_Right:Cnt16:CounterUDB:count_stored_i\ * 
              \Decoder_Right:Net_1203\
        );
        Output = \Decoder_Right:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\Decoder_Right:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Right:Net_1275\ * \Decoder_Right:Net_1251\ * 
              !\Decoder_Right:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Decoder_Right:Net_530\ (fanout=1)

    MacroCell: Name=\Decoder_Right:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Right:Net_1275\ * !\Decoder_Right:Net_1251\ * 
              !\Decoder_Right:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Decoder_Right:Net_611\ (fanout=1)

    MacroCell: Name=Net_1218, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GPS_UART:BUART:txn\
        );
        Output = Net_1218 (fanout=1)

    MacroCell: Name=\GPS_UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\GPS_UART:BUART:tx_state_1\ * !\GPS_UART:BUART:tx_state_0\ * 
              \GPS_UART:BUART:tx_bitclk_enable_pre\
            + !\GPS_UART:BUART:tx_state_1\ * !\GPS_UART:BUART:tx_state_0\ * 
              !\GPS_UART:BUART:tx_state_2\
        );
        Output = \GPS_UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\GPS_UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GPS_UART:BUART:tx_state_1\ * !\GPS_UART:BUART:tx_state_0\ * 
              \GPS_UART:BUART:tx_bitclk_enable_pre\ * 
              \GPS_UART:BUART:tx_fifo_empty\ * \GPS_UART:BUART:tx_state_2\
        );
        Output = \GPS_UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\GPS_UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GPS_UART:BUART:tx_fifo_notfull\
        );
        Output = \GPS_UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\GPS_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              !\GPS_UART:BUART:rx_state_0\ * !\GPS_UART:BUART:rx_state_3\ * 
              !\GPS_UART:BUART:rx_state_2\
        );
        Output = \GPS_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\GPS_UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \GPS_UART:BUART:pollcount_1\
            + Net_1230 * \GPS_UART:BUART:pollcount_0\
        );
        Output = \GPS_UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\GPS_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GPS_UART:BUART:rx_load_fifo\ * \GPS_UART:BUART:rx_fifofull\
        );
        Output = \GPS_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\GPS_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GPS_UART:BUART:rx_fifonotempty\ * 
              \GPS_UART:BUART:rx_state_stop1_reg\
        );
        Output = \GPS_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=\Decoder_Left:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1153
        );
        Output = \Decoder_Left:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\Decoder_Left:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Left:bQuadDec:quad_A_delayed_0\
        );
        Output = \Decoder_Left:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\Decoder_Left:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Left:bQuadDec:quad_A_delayed_1\
        );
        Output = \Decoder_Left:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\Decoder_Left:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1154
        );
        Output = \Decoder_Left:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\Decoder_Left:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Left:bQuadDec:quad_B_delayed_0\
        );
        Output = \Decoder_Left:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\Decoder_Left:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Left:bQuadDec:quad_B_delayed_1\
        );
        Output = \Decoder_Left:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\Decoder_Right:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1158
        );
        Output = \Decoder_Right:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\Decoder_Right:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Right:bQuadDec:quad_A_delayed_0\
        );
        Output = \Decoder_Right:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\Decoder_Right:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Right:bQuadDec:quad_A_delayed_1\
        );
        Output = \Decoder_Right:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\Decoder_Right:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1159
        );
        Output = \Decoder_Right:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\Decoder_Right:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Right:bQuadDec:quad_B_delayed_0\
        );
        Output = \Decoder_Right:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\Decoder_Right:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Right:bQuadDec:quad_B_delayed_1\
        );
        Output = \Decoder_Right:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\ESP07_UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \ESP07_UART:BUART:txn\ * \ESP07_UART:BUART:tx_state_1\ * 
              !\ESP07_UART:BUART:tx_bitclk\
            + \ESP07_UART:BUART:txn\ * \ESP07_UART:BUART:tx_state_2\
            + !\ESP07_UART:BUART:tx_state_1\ * \ESP07_UART:BUART:tx_state_0\ * 
              !\ESP07_UART:BUART:tx_shift_out\ * 
              !\ESP07_UART:BUART:tx_state_2\
            + !\ESP07_UART:BUART:tx_state_1\ * \ESP07_UART:BUART:tx_state_0\ * 
              !\ESP07_UART:BUART:tx_state_2\ * !\ESP07_UART:BUART:tx_bitclk\
            + \ESP07_UART:BUART:tx_state_1\ * !\ESP07_UART:BUART:tx_state_0\ * 
              !\ESP07_UART:BUART:tx_shift_out\ * 
              !\ESP07_UART:BUART:tx_state_2\ * 
              !\ESP07_UART:BUART:tx_counter_dp\ * 
              \ESP07_UART:BUART:tx_bitclk\
        );
        Output = \ESP07_UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\ESP07_UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \ESP07_UART:BUART:tx_state_1\ * \ESP07_UART:BUART:tx_state_0\ * 
              \ESP07_UART:BUART:tx_bitclk_enable_pre\ * 
              \ESP07_UART:BUART:tx_state_2\
            + \ESP07_UART:BUART:tx_state_1\ * !\ESP07_UART:BUART:tx_state_2\ * 
              \ESP07_UART:BUART:tx_counter_dp\ * \ESP07_UART:BUART:tx_bitclk\
            + \ESP07_UART:BUART:tx_state_0\ * !\ESP07_UART:BUART:tx_state_2\ * 
              \ESP07_UART:BUART:tx_bitclk\
        );
        Output = \ESP07_UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\ESP07_UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\ESP07_UART:BUART:tx_state_1\ * !\ESP07_UART:BUART:tx_state_0\ * 
              \ESP07_UART:BUART:tx_bitclk_enable_pre\ * 
              !\ESP07_UART:BUART:tx_fifo_empty\
            + !\ESP07_UART:BUART:tx_state_1\ * !\ESP07_UART:BUART:tx_state_0\ * 
              !\ESP07_UART:BUART:tx_fifo_empty\ * 
              !\ESP07_UART:BUART:tx_state_2\
            + \ESP07_UART:BUART:tx_state_1\ * \ESP07_UART:BUART:tx_state_0\ * 
              \ESP07_UART:BUART:tx_bitclk_enable_pre\ * 
              \ESP07_UART:BUART:tx_fifo_empty\ * 
              \ESP07_UART:BUART:tx_state_2\
            + \ESP07_UART:BUART:tx_state_0\ * !\ESP07_UART:BUART:tx_state_2\ * 
              \ESP07_UART:BUART:tx_bitclk\
        );
        Output = \ESP07_UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\ESP07_UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\ESP07_UART:BUART:tx_state_1\ * !\ESP07_UART:BUART:tx_state_0\ * 
              \ESP07_UART:BUART:tx_bitclk_enable_pre\ * 
              \ESP07_UART:BUART:tx_state_2\
            + \ESP07_UART:BUART:tx_state_1\ * \ESP07_UART:BUART:tx_state_0\ * 
              \ESP07_UART:BUART:tx_bitclk_enable_pre\ * 
              \ESP07_UART:BUART:tx_state_2\
            + \ESP07_UART:BUART:tx_state_1\ * \ESP07_UART:BUART:tx_state_0\ * 
              !\ESP07_UART:BUART:tx_state_2\ * \ESP07_UART:BUART:tx_bitclk\
            + \ESP07_UART:BUART:tx_state_1\ * !\ESP07_UART:BUART:tx_state_2\ * 
              \ESP07_UART:BUART:tx_counter_dp\ * \ESP07_UART:BUART:tx_bitclk\
        );
        Output = \ESP07_UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\ESP07_UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\ESP07_UART:BUART:tx_state_1\ * !\ESP07_UART:BUART:tx_state_0\ * 
              \ESP07_UART:BUART:tx_state_2\
            + !\ESP07_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \ESP07_UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\ESP07_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ESP07_UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\ESP07_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP07_UART:BUART:rx_state_0\ * 
              \ESP07_UART:BUART:rx_bitclk_enable\ * 
              !\ESP07_UART:BUART:rx_state_3\ * \ESP07_UART:BUART:rx_state_2\ * 
              !Net_7 * !MODIN1_1
            + !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP07_UART:BUART:rx_state_0\ * 
              \ESP07_UART:BUART:rx_bitclk_enable\ * 
              !\ESP07_UART:BUART:rx_state_3\ * \ESP07_UART:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP07_UART:BUART:rx_state_0\ * !\ESP07_UART:BUART:rx_state_3\ * 
              !\ESP07_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP07_UART:BUART:rx_state_0\ * !\ESP07_UART:BUART:rx_state_3\ * 
              !\ESP07_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \ESP07_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\ESP07_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP07_UART:BUART:rx_state_0\ * 
              \ESP07_UART:BUART:rx_bitclk_enable\ * 
              \ESP07_UART:BUART:rx_state_3\ * !\ESP07_UART:BUART:rx_state_2\
            + !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP07_UART:BUART:rx_state_0\ * !\ESP07_UART:BUART:rx_state_3\ * 
              !\ESP07_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP07_UART:BUART:rx_state_0\ * !\ESP07_UART:BUART:rx_state_3\ * 
              !\ESP07_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \ESP07_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\ESP07_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP07_UART:BUART:rx_state_0\ * 
              \ESP07_UART:BUART:rx_bitclk_enable\ * 
              \ESP07_UART:BUART:rx_state_3\ * \ESP07_UART:BUART:rx_state_2\
            + !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP07_UART:BUART:rx_state_0\ * !\ESP07_UART:BUART:rx_state_3\ * 
              !\ESP07_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP07_UART:BUART:rx_state_0\ * !\ESP07_UART:BUART:rx_state_3\ * 
              !\ESP07_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \ESP07_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\ESP07_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP07_UART:BUART:rx_state_0\ * 
              \ESP07_UART:BUART:rx_bitclk_enable\ * 
              \ESP07_UART:BUART:rx_state_3\
            + !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP07_UART:BUART:rx_state_0\ * 
              \ESP07_UART:BUART:rx_bitclk_enable\ * 
              \ESP07_UART:BUART:rx_state_2\
            + !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP07_UART:BUART:rx_state_0\ * !\ESP07_UART:BUART:rx_state_3\ * 
              !\ESP07_UART:BUART:rx_state_2\ * !Net_7 * 
              \ESP07_UART:BUART:rx_last\
            + !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP07_UART:BUART:rx_state_0\ * !\ESP07_UART:BUART:rx_state_3\ * 
              !\ESP07_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP07_UART:BUART:rx_state_0\ * !\ESP07_UART:BUART:rx_state_3\ * 
              !\ESP07_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \ESP07_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\ESP07_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESP07_UART:BUART:rx_count_2\ * !\ESP07_UART:BUART:rx_count_1\ * 
              !\ESP07_UART:BUART:rx_count_0\
        );
        Output = \ESP07_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\ESP07_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP07_UART:BUART:rx_state_0\ * \ESP07_UART:BUART:rx_state_3\ * 
              \ESP07_UART:BUART:rx_state_2\
        );
        Output = \ESP07_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ESP07_UART:BUART:rx_count_2\ * !\ESP07_UART:BUART:rx_count_1\ * 
              !Net_7 * MODIN1_1
            + !\ESP07_UART:BUART:rx_count_2\ * !\ESP07_UART:BUART:rx_count_1\ * 
              Net_7 * !MODIN1_1 * MODIN1_0
            + !\ESP07_UART:BUART:rx_count_2\ * !\ESP07_UART:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ESP07_UART:BUART:rx_count_2\ * !\ESP07_UART:BUART:rx_count_1\ * 
              !Net_7 * MODIN1_0
            + !\ESP07_UART:BUART:rx_count_2\ * !\ESP07_UART:BUART:rx_count_1\ * 
              Net_7 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\ESP07_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP07_UART:BUART:rx_state_0\ * 
              \ESP07_UART:BUART:rx_bitclk_enable\ * 
              \ESP07_UART:BUART:rx_state_3\ * \ESP07_UART:BUART:rx_state_2\ * 
              !Net_7 * !MODIN1_1
            + !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP07_UART:BUART:rx_state_0\ * 
              \ESP07_UART:BUART:rx_bitclk_enable\ * 
              \ESP07_UART:BUART:rx_state_3\ * \ESP07_UART:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
        );
        Output = \ESP07_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\ESP07_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \ESP07_UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\FT232_UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \FT232_UART:BUART:txn\ * \FT232_UART:BUART:tx_state_1\ * 
              !\FT232_UART:BUART:tx_bitclk\
            + \FT232_UART:BUART:txn\ * \FT232_UART:BUART:tx_state_2\
            + !\FT232_UART:BUART:tx_state_1\ * \FT232_UART:BUART:tx_state_0\ * 
              !\FT232_UART:BUART:tx_shift_out\ * 
              !\FT232_UART:BUART:tx_state_2\
            + !\FT232_UART:BUART:tx_state_1\ * \FT232_UART:BUART:tx_state_0\ * 
              !\FT232_UART:BUART:tx_state_2\ * !\FT232_UART:BUART:tx_bitclk\
            + \FT232_UART:BUART:tx_state_1\ * !\FT232_UART:BUART:tx_state_0\ * 
              !\FT232_UART:BUART:tx_shift_out\ * 
              !\FT232_UART:BUART:tx_state_2\ * 
              !\FT232_UART:BUART:tx_counter_dp\ * 
              \FT232_UART:BUART:tx_bitclk\
        );
        Output = \FT232_UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\FT232_UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \FT232_UART:BUART:tx_state_1\ * \FT232_UART:BUART:tx_state_0\ * 
              \FT232_UART:BUART:tx_bitclk_enable_pre\ * 
              \FT232_UART:BUART:tx_state_2\
            + \FT232_UART:BUART:tx_state_1\ * !\FT232_UART:BUART:tx_state_2\ * 
              \FT232_UART:BUART:tx_counter_dp\ * \FT232_UART:BUART:tx_bitclk\
            + \FT232_UART:BUART:tx_state_0\ * !\FT232_UART:BUART:tx_state_2\ * 
              \FT232_UART:BUART:tx_bitclk\
        );
        Output = \FT232_UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\FT232_UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\FT232_UART:BUART:tx_state_1\ * !\FT232_UART:BUART:tx_state_0\ * 
              \FT232_UART:BUART:tx_bitclk_enable_pre\ * 
              !\FT232_UART:BUART:tx_fifo_empty\
            + !\FT232_UART:BUART:tx_state_1\ * !\FT232_UART:BUART:tx_state_0\ * 
              !\FT232_UART:BUART:tx_fifo_empty\ * 
              !\FT232_UART:BUART:tx_state_2\
            + \FT232_UART:BUART:tx_state_1\ * \FT232_UART:BUART:tx_state_0\ * 
              \FT232_UART:BUART:tx_bitclk_enable_pre\ * 
              \FT232_UART:BUART:tx_fifo_empty\ * 
              \FT232_UART:BUART:tx_state_2\
            + \FT232_UART:BUART:tx_state_0\ * !\FT232_UART:BUART:tx_state_2\ * 
              \FT232_UART:BUART:tx_bitclk\
        );
        Output = \FT232_UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\FT232_UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\FT232_UART:BUART:tx_state_1\ * !\FT232_UART:BUART:tx_state_0\ * 
              \FT232_UART:BUART:tx_bitclk_enable_pre\ * 
              \FT232_UART:BUART:tx_state_2\
            + \FT232_UART:BUART:tx_state_1\ * \FT232_UART:BUART:tx_state_0\ * 
              \FT232_UART:BUART:tx_bitclk_enable_pre\ * 
              \FT232_UART:BUART:tx_state_2\
            + \FT232_UART:BUART:tx_state_1\ * \FT232_UART:BUART:tx_state_0\ * 
              !\FT232_UART:BUART:tx_state_2\ * \FT232_UART:BUART:tx_bitclk\
            + \FT232_UART:BUART:tx_state_1\ * !\FT232_UART:BUART:tx_state_2\ * 
              \FT232_UART:BUART:tx_counter_dp\ * \FT232_UART:BUART:tx_bitclk\
        );
        Output = \FT232_UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\FT232_UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\FT232_UART:BUART:tx_state_1\ * !\FT232_UART:BUART:tx_state_0\ * 
              \FT232_UART:BUART:tx_state_2\
            + !\FT232_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \FT232_UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\FT232_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \FT232_UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\FT232_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              !\FT232_UART:BUART:rx_state_0\ * 
              \FT232_UART:BUART:rx_bitclk_enable\ * 
              !\FT232_UART:BUART:rx_state_3\ * \FT232_UART:BUART:rx_state_2\ * 
              !Net_20 * !MODIN5_1
            + !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              !\FT232_UART:BUART:rx_state_0\ * 
              \FT232_UART:BUART:rx_bitclk_enable\ * 
              !\FT232_UART:BUART:rx_state_3\ * \FT232_UART:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
            + !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              \FT232_UART:BUART:rx_state_0\ * !\FT232_UART:BUART:rx_state_3\ * 
              !\FT232_UART:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              \FT232_UART:BUART:rx_state_0\ * !\FT232_UART:BUART:rx_state_3\ * 
              !\FT232_UART:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \FT232_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\FT232_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              !\FT232_UART:BUART:rx_state_0\ * 
              \FT232_UART:BUART:rx_bitclk_enable\ * 
              \FT232_UART:BUART:rx_state_3\ * !\FT232_UART:BUART:rx_state_2\
            + !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              \FT232_UART:BUART:rx_state_0\ * !\FT232_UART:BUART:rx_state_3\ * 
              !\FT232_UART:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              \FT232_UART:BUART:rx_state_0\ * !\FT232_UART:BUART:rx_state_3\ * 
              !\FT232_UART:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \FT232_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\FT232_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              !\FT232_UART:BUART:rx_state_0\ * 
              \FT232_UART:BUART:rx_bitclk_enable\ * 
              \FT232_UART:BUART:rx_state_3\ * \FT232_UART:BUART:rx_state_2\
            + !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              \FT232_UART:BUART:rx_state_0\ * !\FT232_UART:BUART:rx_state_3\ * 
              !\FT232_UART:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              \FT232_UART:BUART:rx_state_0\ * !\FT232_UART:BUART:rx_state_3\ * 
              !\FT232_UART:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \FT232_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\FT232_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              !\FT232_UART:BUART:rx_state_0\ * 
              \FT232_UART:BUART:rx_bitclk_enable\ * 
              \FT232_UART:BUART:rx_state_3\
            + !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              !\FT232_UART:BUART:rx_state_0\ * 
              \FT232_UART:BUART:rx_bitclk_enable\ * 
              \FT232_UART:BUART:rx_state_2\
            + !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              !\FT232_UART:BUART:rx_state_0\ * !\FT232_UART:BUART:rx_state_3\ * 
              !\FT232_UART:BUART:rx_state_2\ * !Net_20 * 
              \FT232_UART:BUART:rx_last\
            + !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              \FT232_UART:BUART:rx_state_0\ * !\FT232_UART:BUART:rx_state_3\ * 
              !\FT232_UART:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              \FT232_UART:BUART:rx_state_0\ * !\FT232_UART:BUART:rx_state_3\ * 
              !\FT232_UART:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \FT232_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\FT232_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FT232_UART:BUART:rx_count_2\ * !\FT232_UART:BUART:rx_count_1\ * 
              !\FT232_UART:BUART:rx_count_0\
        );
        Output = \FT232_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\FT232_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              !\FT232_UART:BUART:rx_state_0\ * \FT232_UART:BUART:rx_state_3\ * 
              \FT232_UART:BUART:rx_state_2\
        );
        Output = \FT232_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN5_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FT232_UART:BUART:rx_count_2\ * !\FT232_UART:BUART:rx_count_1\ * 
              !Net_20 * MODIN5_1
            + !\FT232_UART:BUART:rx_count_2\ * !\FT232_UART:BUART:rx_count_1\ * 
              Net_20 * !MODIN5_1 * MODIN5_0
            + !\FT232_UART:BUART:rx_count_2\ * !\FT232_UART:BUART:rx_count_1\ * 
              MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)

    MacroCell: Name=MODIN5_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FT232_UART:BUART:rx_count_2\ * !\FT232_UART:BUART:rx_count_1\ * 
              !Net_20 * MODIN5_0
            + !\FT232_UART:BUART:rx_count_2\ * !\FT232_UART:BUART:rx_count_1\ * 
              Net_20 * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)

    MacroCell: Name=\FT232_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              !\FT232_UART:BUART:rx_state_0\ * 
              \FT232_UART:BUART:rx_bitclk_enable\ * 
              \FT232_UART:BUART:rx_state_3\ * \FT232_UART:BUART:rx_state_2\ * 
              !Net_20 * !MODIN5_1
            + !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              !\FT232_UART:BUART:rx_state_0\ * 
              \FT232_UART:BUART:rx_bitclk_enable\ * 
              \FT232_UART:BUART:rx_state_3\ * \FT232_UART:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
        );
        Output = \FT232_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\FT232_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_20
        );
        Output = \FT232_UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Timer_Channel_Left:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1108) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1114
        );
        Output = \Timer_Channel_Left:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=MODIN9_1, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1108) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_Channel_Left:TimerUDB:capt_fifo_load\ * MODIN9_1 * 
              MODIN9_0
            + \Timer_Channel_Left:TimerUDB:capt_fifo_load\ * MODIN9_1 * 
              MODIN10_1 * !MODIN10_0
            + \Timer_Channel_Left:TimerUDB:capt_fifo_load\ * MODIN9_0 * 
              MODIN10_1
            + \Timer_Channel_Left:TimerUDB:capt_fifo_load\ * MODIN9_0 * 
              !MODIN10_0
        );
        Output = MODIN9_1 (fanout=3)

    MacroCell: Name=MODIN9_0, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1108) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer_Channel_Left:TimerUDB:capt_fifo_load\
            + !MODIN9_1 * !MODIN9_0 * !MODIN10_1 * !MODIN10_0
            + MODIN9_1 * !MODIN9_0 * MODIN10_1 * !MODIN10_0
        );
        Output = MODIN9_0 (fanout=3)

    MacroCell: Name=\Timer_Channel_Left:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1108) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_Channel_Left:TimerUDB:capt_fifo_load\ * !MODIN9_1 * 
              !MODIN9_0 * !MODIN10_1 * !MODIN10_0
            + \Timer_Channel_Left:TimerUDB:capt_fifo_load\ * !MODIN9_1 * 
              MODIN9_0 * !MODIN10_1 * MODIN10_0
            + \Timer_Channel_Left:TimerUDB:capt_fifo_load\ * MODIN9_1 * 
              !MODIN9_0 * MODIN10_1 * !MODIN10_0
            + \Timer_Channel_Left:TimerUDB:capt_fifo_load\ * MODIN9_1 * 
              MODIN9_0 * MODIN10_1 * MODIN10_0
        );
        Output = \Timer_Channel_Left:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Timer_Channel_Right:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1108) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1126
        );
        Output = \Timer_Channel_Right:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=\Timer_Channel_Right:TimerUDB:int_capt_count_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1108) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_Channel_Right:TimerUDB:control_1\ * 
              !\Timer_Channel_Right:TimerUDB:control_0\ * 
              \Timer_Channel_Right:TimerUDB:capt_fifo_load\ * 
              \Timer_Channel_Right:TimerUDB:int_capt_count_1\
            + \Timer_Channel_Right:TimerUDB:control_1\ * 
              \Timer_Channel_Right:TimerUDB:capt_fifo_load\ * 
              \Timer_Channel_Right:TimerUDB:int_capt_count_0\
            + !\Timer_Channel_Right:TimerUDB:control_0\ * 
              \Timer_Channel_Right:TimerUDB:capt_fifo_load\ * 
              \Timer_Channel_Right:TimerUDB:int_capt_count_0\
            + \Timer_Channel_Right:TimerUDB:capt_fifo_load\ * 
              \Timer_Channel_Right:TimerUDB:int_capt_count_1\ * 
              \Timer_Channel_Right:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_Channel_Right:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\Timer_Channel_Right:TimerUDB:int_capt_count_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1108) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer_Channel_Right:TimerUDB:control_1\ * 
              !\Timer_Channel_Right:TimerUDB:control_0\ * 
              !\Timer_Channel_Right:TimerUDB:int_capt_count_1\ * 
              !\Timer_Channel_Right:TimerUDB:int_capt_count_0\
            + \Timer_Channel_Right:TimerUDB:control_1\ * 
              !\Timer_Channel_Right:TimerUDB:control_0\ * 
              \Timer_Channel_Right:TimerUDB:int_capt_count_1\ * 
              !\Timer_Channel_Right:TimerUDB:int_capt_count_0\
            + !\Timer_Channel_Right:TimerUDB:capt_fifo_load\
        );
        Output = \Timer_Channel_Right:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\Timer_Channel_Right:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1108) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer_Channel_Right:TimerUDB:control_1\ * 
              !\Timer_Channel_Right:TimerUDB:control_0\ * 
              \Timer_Channel_Right:TimerUDB:capt_fifo_load\ * 
              !\Timer_Channel_Right:TimerUDB:int_capt_count_1\ * 
              !\Timer_Channel_Right:TimerUDB:int_capt_count_0\
            + !\Timer_Channel_Right:TimerUDB:control_1\ * 
              \Timer_Channel_Right:TimerUDB:control_0\ * 
              \Timer_Channel_Right:TimerUDB:capt_fifo_load\ * 
              !\Timer_Channel_Right:TimerUDB:int_capt_count_1\ * 
              \Timer_Channel_Right:TimerUDB:int_capt_count_0\
            + \Timer_Channel_Right:TimerUDB:control_1\ * 
              !\Timer_Channel_Right:TimerUDB:control_0\ * 
              \Timer_Channel_Right:TimerUDB:capt_fifo_load\ * 
              \Timer_Channel_Right:TimerUDB:int_capt_count_1\ * 
              !\Timer_Channel_Right:TimerUDB:int_capt_count_0\
            + \Timer_Channel_Right:TimerUDB:control_1\ * 
              \Timer_Channel_Right:TimerUDB:control_0\ * 
              \Timer_Channel_Right:TimerUDB:capt_fifo_load\ * 
              \Timer_Channel_Right:TimerUDB:int_capt_count_1\ * 
              \Timer_Channel_Right:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_Channel_Right:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Decoder_Left:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Decoder_Left:Net_1251\ * !\Decoder_Left:Net_1260\ * 
              !\Decoder_Left:bQuadDec:quad_A_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_0\
            + \Decoder_Left:Net_1251\ * !\Decoder_Left:Net_1260\ * 
              \Decoder_Left:bQuadDec:quad_A_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              \Decoder_Left:bQuadDec:state_0\
            + \Decoder_Left:Net_1251\ * !\Decoder_Left:Net_1260\ * 
              !\Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              \Decoder_Left:bQuadDec:state_1\
            + \Decoder_Left:Net_1251_split\
        );
        Output = \Decoder_Left:Net_1251\ (fanout=6)

    MacroCell: Name=\Decoder_Left:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Left:Cnt16:CounterUDB:overflow\
        );
        Output = \Decoder_Left:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Decoder_Left:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Left:Cnt16:CounterUDB:status_1\
        );
        Output = \Decoder_Left:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\Decoder_Left:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Decoder_Left:Cnt16:CounterUDB:status_1\ * 
              !\Decoder_Left:Cnt16:CounterUDB:overflow\
        );
        Output = \Decoder_Left:Net_1275\ (fanout=2)

    MacroCell: Name=\Decoder_Left:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Left:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Decoder_Left:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\Decoder_Left:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Decoder_Left:Net_1251\ * !\Decoder_Left:Net_1260\ * 
              \Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\
            + \Decoder_Left:Net_1251\ * !\Decoder_Left:Net_1260\ * 
              \Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
            + \Decoder_Left:Net_1251\ * !\Decoder_Left:bQuadDec:quad_A_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
            + \Decoder_Left:Net_1251\ * \Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
            + !\Decoder_Left:Net_1260\ * !\Decoder_Left:bQuadDec:quad_A_filt\ * 
              !\Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              \Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
            + !\Decoder_Left:Net_1260\ * \Decoder_Left:bQuadDec:quad_A_filt\ * 
              !\Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              \Decoder_Left:bQuadDec:state_1\ * 
              \Decoder_Left:bQuadDec:state_0\
            + !\Decoder_Left:Net_1260\ * \Decoder_Left:bQuadDec:quad_A_filt\ * 
              \Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              \Decoder_Left:bQuadDec:state_0\
            + !\Decoder_Left:bQuadDec:quad_A_filt\ * 
              \Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
        );
        Output = \Decoder_Left:Net_1251_split\ (fanout=1)

    MacroCell: Name=\Decoder_Left:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Left:Net_1203\
        );
        Output = \Decoder_Left:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Decoder_Left:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Decoder_Left:Net_1260\ * \Decoder_Left:Net_1203\ * 
              \Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
            + !\Decoder_Left:Net_1260\ * !\Decoder_Left:bQuadDec:quad_A_filt\ * 
              !\Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              \Decoder_Left:bQuadDec:state_0\
            + !\Decoder_Left:bQuadDec:quad_A_filt\ * 
              \Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
        );
        Output = \Decoder_Left:Net_1203\ (fanout=3)

    MacroCell: Name=\Decoder_Left:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Decoder_Left:bQuadDec:quad_A_delayed_0\ * 
              !\Decoder_Left:bQuadDec:quad_A_delayed_1\ * 
              !\Decoder_Left:bQuadDec:quad_A_delayed_2\ * 
              \Decoder_Left:bQuadDec:quad_A_filt\
            + \Decoder_Left:bQuadDec:quad_A_delayed_0\ * 
              \Decoder_Left:bQuadDec:quad_A_delayed_1\ * 
              \Decoder_Left:bQuadDec:quad_A_delayed_2\ * 
              !\Decoder_Left:bQuadDec:quad_A_filt\
        );
        Output = \Decoder_Left:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\Decoder_Left:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Decoder_Left:bQuadDec:quad_B_delayed_0\ * 
              !\Decoder_Left:bQuadDec:quad_B_delayed_1\ * 
              !\Decoder_Left:bQuadDec:quad_B_delayed_2\ * 
              \Decoder_Left:bQuadDec:quad_B_filt\
            + \Decoder_Left:bQuadDec:quad_B_delayed_0\ * 
              \Decoder_Left:bQuadDec:quad_B_delayed_1\ * 
              \Decoder_Left:bQuadDec:quad_B_delayed_2\ * 
              !\Decoder_Left:bQuadDec:quad_B_filt\
        );
        Output = \Decoder_Left:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\Decoder_Left:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Decoder_Left:Net_1260\ * !\Decoder_Left:bQuadDec:error\
            + !\Decoder_Left:Net_1260\ * !\Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
            + !\Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
        );
        Output = \Decoder_Left:Net_1260\ (fanout=10)

    MacroCell: Name=\Decoder_Left:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Decoder_Left:Net_1260\ * !\Decoder_Left:bQuadDec:quad_A_filt\ * 
              !\Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              \Decoder_Left:bQuadDec:state_1\ * 
              \Decoder_Left:bQuadDec:state_0\
            + !\Decoder_Left:Net_1260\ * !\Decoder_Left:bQuadDec:quad_A_filt\ * 
              \Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              \Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
            + !\Decoder_Left:Net_1260\ * \Decoder_Left:bQuadDec:quad_A_filt\ * 
              !\Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              \Decoder_Left:bQuadDec:state_0\
            + \Decoder_Left:bQuadDec:quad_A_filt\ * 
              \Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
        );
        Output = \Decoder_Left:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\Decoder_Left:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Decoder_Left:Net_1260\ * \Decoder_Left:bQuadDec:quad_A_filt\ * 
              \Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              \Decoder_Left:bQuadDec:state_0\
            + !\Decoder_Left:Net_1260\ * \Decoder_Left:bQuadDec:quad_A_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              \Decoder_Left:bQuadDec:state_1\
            + !\Decoder_Left:Net_1260\ * \Decoder_Left:bQuadDec:quad_A_filt\ * 
              \Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
            + \Decoder_Left:bQuadDec:quad_A_filt\ * 
              !\Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
        );
        Output = \Decoder_Left:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\Decoder_Left:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Decoder_Left:Net_1260\ * \Decoder_Left:bQuadDec:quad_A_filt\ * 
              \Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              \Decoder_Left:bQuadDec:state_1\
            + !\Decoder_Left:Net_1260\ * \Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              \Decoder_Left:bQuadDec:state_0\
            + !\Decoder_Left:Net_1260\ * \Decoder_Left:bQuadDec:quad_B_filt\ * 
              \Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
            + !\Decoder_Left:bQuadDec:quad_A_filt\ * 
              \Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
        );
        Output = \Decoder_Left:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\Decoder_Right:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Decoder_Right:Net_1251\ * !\Decoder_Right:Net_1260\ * 
              !\Decoder_Right:bQuadDec:quad_A_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_0\
            + \Decoder_Right:Net_1251\ * !\Decoder_Right:Net_1260\ * 
              \Decoder_Right:bQuadDec:quad_A_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              \Decoder_Right:bQuadDec:state_0\
            + \Decoder_Right:Net_1251\ * !\Decoder_Right:Net_1260\ * 
              !\Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              \Decoder_Right:bQuadDec:state_1\
            + \Decoder_Right:Net_1251_split\
        );
        Output = \Decoder_Right:Net_1251\ (fanout=6)

    MacroCell: Name=\Decoder_Right:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Right:Cnt16:CounterUDB:overflow\
        );
        Output = \Decoder_Right:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Decoder_Right:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Right:Cnt16:CounterUDB:status_1\
        );
        Output = \Decoder_Right:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\Decoder_Right:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Decoder_Right:Cnt16:CounterUDB:status_1\ * 
              !\Decoder_Right:Cnt16:CounterUDB:overflow\
        );
        Output = \Decoder_Right:Net_1275\ (fanout=2)

    MacroCell: Name=\Decoder_Right:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Right:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Decoder_Right:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\Decoder_Right:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Decoder_Right:Net_1251\ * !\Decoder_Right:Net_1260\ * 
              \Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\
            + \Decoder_Right:Net_1251\ * !\Decoder_Right:Net_1260\ * 
              \Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
            + \Decoder_Right:Net_1251\ * 
              !\Decoder_Right:bQuadDec:quad_A_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
            + \Decoder_Right:Net_1251\ * \Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
            + !\Decoder_Right:Net_1260\ * 
              !\Decoder_Right:bQuadDec:quad_A_filt\ * 
              !\Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              \Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
            + !\Decoder_Right:Net_1260\ * 
              \Decoder_Right:bQuadDec:quad_A_filt\ * 
              !\Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              \Decoder_Right:bQuadDec:state_1\ * 
              \Decoder_Right:bQuadDec:state_0\
            + !\Decoder_Right:Net_1260\ * 
              \Decoder_Right:bQuadDec:quad_A_filt\ * 
              \Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              \Decoder_Right:bQuadDec:state_0\
            + !\Decoder_Right:bQuadDec:quad_A_filt\ * 
              \Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
        );
        Output = \Decoder_Right:Net_1251_split\ (fanout=1)

    MacroCell: Name=\Decoder_Right:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Right:Net_1203\
        );
        Output = \Decoder_Right:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Decoder_Right:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Decoder_Right:Net_1260\ * \Decoder_Right:Net_1203\ * 
              \Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
            + !\Decoder_Right:Net_1260\ * 
              !\Decoder_Right:bQuadDec:quad_A_filt\ * 
              !\Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              \Decoder_Right:bQuadDec:state_0\
            + !\Decoder_Right:bQuadDec:quad_A_filt\ * 
              \Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
        );
        Output = \Decoder_Right:Net_1203\ (fanout=3)

    MacroCell: Name=\Decoder_Right:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Decoder_Right:bQuadDec:quad_A_delayed_0\ * 
              !\Decoder_Right:bQuadDec:quad_A_delayed_1\ * 
              !\Decoder_Right:bQuadDec:quad_A_delayed_2\ * 
              \Decoder_Right:bQuadDec:quad_A_filt\
            + \Decoder_Right:bQuadDec:quad_A_delayed_0\ * 
              \Decoder_Right:bQuadDec:quad_A_delayed_1\ * 
              \Decoder_Right:bQuadDec:quad_A_delayed_2\ * 
              !\Decoder_Right:bQuadDec:quad_A_filt\
        );
        Output = \Decoder_Right:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\Decoder_Right:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Decoder_Right:bQuadDec:quad_B_delayed_0\ * 
              !\Decoder_Right:bQuadDec:quad_B_delayed_1\ * 
              !\Decoder_Right:bQuadDec:quad_B_delayed_2\ * 
              \Decoder_Right:bQuadDec:quad_B_filt\
            + \Decoder_Right:bQuadDec:quad_B_delayed_0\ * 
              \Decoder_Right:bQuadDec:quad_B_delayed_1\ * 
              \Decoder_Right:bQuadDec:quad_B_delayed_2\ * 
              !\Decoder_Right:bQuadDec:quad_B_filt\
        );
        Output = \Decoder_Right:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\Decoder_Right:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Decoder_Right:Net_1260\ * !\Decoder_Right:bQuadDec:error\
            + !\Decoder_Right:Net_1260\ * !\Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
            + !\Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
        );
        Output = \Decoder_Right:Net_1260\ (fanout=10)

    MacroCell: Name=\Decoder_Right:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Decoder_Right:Net_1260\ * 
              !\Decoder_Right:bQuadDec:quad_A_filt\ * 
              !\Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              \Decoder_Right:bQuadDec:state_1\ * 
              \Decoder_Right:bQuadDec:state_0\
            + !\Decoder_Right:Net_1260\ * 
              !\Decoder_Right:bQuadDec:quad_A_filt\ * 
              \Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              \Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
            + !\Decoder_Right:Net_1260\ * 
              \Decoder_Right:bQuadDec:quad_A_filt\ * 
              !\Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              \Decoder_Right:bQuadDec:state_0\
            + \Decoder_Right:bQuadDec:quad_A_filt\ * 
              \Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
        );
        Output = \Decoder_Right:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\Decoder_Right:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Decoder_Right:Net_1260\ * 
              \Decoder_Right:bQuadDec:quad_A_filt\ * 
              \Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              \Decoder_Right:bQuadDec:state_0\
            + !\Decoder_Right:Net_1260\ * 
              \Decoder_Right:bQuadDec:quad_A_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              \Decoder_Right:bQuadDec:state_1\
            + !\Decoder_Right:Net_1260\ * 
              \Decoder_Right:bQuadDec:quad_A_filt\ * 
              \Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
            + \Decoder_Right:bQuadDec:quad_A_filt\ * 
              !\Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
        );
        Output = \Decoder_Right:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\Decoder_Right:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Decoder_Right:Net_1260\ * 
              \Decoder_Right:bQuadDec:quad_A_filt\ * 
              \Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              \Decoder_Right:bQuadDec:state_1\
            + !\Decoder_Right:Net_1260\ * 
              \Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              \Decoder_Right:bQuadDec:state_0\
            + !\Decoder_Right:Net_1260\ * 
              \Decoder_Right:bQuadDec:quad_B_filt\ * 
              \Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
            + !\Decoder_Right:bQuadDec:quad_A_filt\ * 
              \Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
        );
        Output = \Decoder_Right:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\GPS_UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \GPS_UART:BUART:txn\ * \GPS_UART:BUART:tx_state_1\ * 
              !\GPS_UART:BUART:tx_bitclk\
            + \GPS_UART:BUART:txn\ * \GPS_UART:BUART:tx_state_2\
            + !\GPS_UART:BUART:tx_state_1\ * \GPS_UART:BUART:tx_state_0\ * 
              !\GPS_UART:BUART:tx_shift_out\ * !\GPS_UART:BUART:tx_state_2\
            + !\GPS_UART:BUART:tx_state_1\ * \GPS_UART:BUART:tx_state_0\ * 
              !\GPS_UART:BUART:tx_state_2\ * !\GPS_UART:BUART:tx_bitclk\
            + \GPS_UART:BUART:tx_state_1\ * !\GPS_UART:BUART:tx_state_0\ * 
              !\GPS_UART:BUART:tx_shift_out\ * !\GPS_UART:BUART:tx_state_2\ * 
              !\GPS_UART:BUART:tx_counter_dp\ * \GPS_UART:BUART:tx_bitclk\
        );
        Output = \GPS_UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\GPS_UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \GPS_UART:BUART:tx_state_1\ * \GPS_UART:BUART:tx_state_0\ * 
              \GPS_UART:BUART:tx_bitclk_enable_pre\ * 
              \GPS_UART:BUART:tx_state_2\
            + \GPS_UART:BUART:tx_state_1\ * !\GPS_UART:BUART:tx_state_2\ * 
              \GPS_UART:BUART:tx_counter_dp\ * \GPS_UART:BUART:tx_bitclk\
            + \GPS_UART:BUART:tx_state_0\ * !\GPS_UART:BUART:tx_state_2\ * 
              \GPS_UART:BUART:tx_bitclk\
        );
        Output = \GPS_UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\GPS_UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\GPS_UART:BUART:tx_state_1\ * !\GPS_UART:BUART:tx_state_0\ * 
              \GPS_UART:BUART:tx_bitclk_enable_pre\ * 
              !\GPS_UART:BUART:tx_fifo_empty\
            + !\GPS_UART:BUART:tx_state_1\ * !\GPS_UART:BUART:tx_state_0\ * 
              !\GPS_UART:BUART:tx_fifo_empty\ * !\GPS_UART:BUART:tx_state_2\
            + \GPS_UART:BUART:tx_state_1\ * \GPS_UART:BUART:tx_state_0\ * 
              \GPS_UART:BUART:tx_bitclk_enable_pre\ * 
              \GPS_UART:BUART:tx_fifo_empty\ * \GPS_UART:BUART:tx_state_2\
            + \GPS_UART:BUART:tx_state_0\ * !\GPS_UART:BUART:tx_state_2\ * 
              \GPS_UART:BUART:tx_bitclk\
        );
        Output = \GPS_UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\GPS_UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\GPS_UART:BUART:tx_state_1\ * !\GPS_UART:BUART:tx_state_0\ * 
              \GPS_UART:BUART:tx_bitclk_enable_pre\ * 
              \GPS_UART:BUART:tx_state_2\
            + \GPS_UART:BUART:tx_state_1\ * \GPS_UART:BUART:tx_state_0\ * 
              \GPS_UART:BUART:tx_bitclk_enable_pre\ * 
              \GPS_UART:BUART:tx_state_2\
            + \GPS_UART:BUART:tx_state_1\ * \GPS_UART:BUART:tx_state_0\ * 
              !\GPS_UART:BUART:tx_state_2\ * \GPS_UART:BUART:tx_bitclk\
            + \GPS_UART:BUART:tx_state_1\ * !\GPS_UART:BUART:tx_state_2\ * 
              \GPS_UART:BUART:tx_counter_dp\ * \GPS_UART:BUART:tx_bitclk\
        );
        Output = \GPS_UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\GPS_UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\GPS_UART:BUART:tx_state_1\ * !\GPS_UART:BUART:tx_state_0\ * 
              \GPS_UART:BUART:tx_state_2\
            + !\GPS_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \GPS_UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\GPS_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GPS_UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\GPS_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              !\GPS_UART:BUART:rx_state_0\ * 
              \GPS_UART:BUART:rx_bitclk_enable\ * 
              !\GPS_UART:BUART:rx_state_3\ * \GPS_UART:BUART:rx_state_2\ * 
              !\GPS_UART:BUART:pollcount_1\ * !Net_1230
            + !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              !\GPS_UART:BUART:rx_state_0\ * 
              \GPS_UART:BUART:rx_bitclk_enable\ * 
              !\GPS_UART:BUART:rx_state_3\ * \GPS_UART:BUART:rx_state_2\ * 
              !\GPS_UART:BUART:pollcount_1\ * !\GPS_UART:BUART:pollcount_0\
            + !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              \GPS_UART:BUART:rx_state_0\ * !\GPS_UART:BUART:rx_state_3\ * 
              !\GPS_UART:BUART:rx_state_2\ * !\GPS_UART:BUART:rx_count_6\ * 
              !\GPS_UART:BUART:rx_count_5\
            + !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              \GPS_UART:BUART:rx_state_0\ * !\GPS_UART:BUART:rx_state_3\ * 
              !\GPS_UART:BUART:rx_state_2\ * !\GPS_UART:BUART:rx_count_6\ * 
              !\GPS_UART:BUART:rx_count_4\
        );
        Output = \GPS_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\GPS_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              !\GPS_UART:BUART:rx_state_0\ * 
              \GPS_UART:BUART:rx_bitclk_enable\ * \GPS_UART:BUART:rx_state_3\ * 
              !\GPS_UART:BUART:rx_state_2\
            + !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              \GPS_UART:BUART:rx_state_0\ * !\GPS_UART:BUART:rx_state_3\ * 
              !\GPS_UART:BUART:rx_state_2\ * !\GPS_UART:BUART:rx_count_6\ * 
              !\GPS_UART:BUART:rx_count_5\
            + !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              \GPS_UART:BUART:rx_state_0\ * !\GPS_UART:BUART:rx_state_3\ * 
              !\GPS_UART:BUART:rx_state_2\ * !\GPS_UART:BUART:rx_count_6\ * 
              !\GPS_UART:BUART:rx_count_4\
        );
        Output = \GPS_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\GPS_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              !\GPS_UART:BUART:rx_state_0\ * 
              \GPS_UART:BUART:rx_bitclk_enable\ * \GPS_UART:BUART:rx_state_3\ * 
              \GPS_UART:BUART:rx_state_2\
            + !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              \GPS_UART:BUART:rx_state_0\ * !\GPS_UART:BUART:rx_state_3\ * 
              !\GPS_UART:BUART:rx_state_2\ * !\GPS_UART:BUART:rx_count_6\ * 
              !\GPS_UART:BUART:rx_count_5\
            + !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              \GPS_UART:BUART:rx_state_0\ * !\GPS_UART:BUART:rx_state_3\ * 
              !\GPS_UART:BUART:rx_state_2\ * !\GPS_UART:BUART:rx_count_6\ * 
              !\GPS_UART:BUART:rx_count_4\
        );
        Output = \GPS_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\GPS_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              !\GPS_UART:BUART:rx_state_0\ * 
              \GPS_UART:BUART:rx_bitclk_enable\ * \GPS_UART:BUART:rx_state_3\
            + !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              !\GPS_UART:BUART:rx_state_0\ * 
              \GPS_UART:BUART:rx_bitclk_enable\ * \GPS_UART:BUART:rx_state_2\
            + !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              !\GPS_UART:BUART:rx_state_0\ * !\GPS_UART:BUART:rx_state_3\ * 
              !\GPS_UART:BUART:rx_state_2\ * !Net_1230 * 
              \GPS_UART:BUART:rx_last\
            + !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              \GPS_UART:BUART:rx_state_0\ * !\GPS_UART:BUART:rx_state_3\ * 
              !\GPS_UART:BUART:rx_state_2\ * !\GPS_UART:BUART:rx_count_6\ * 
              !\GPS_UART:BUART:rx_count_5\
            + !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              \GPS_UART:BUART:rx_state_0\ * !\GPS_UART:BUART:rx_state_3\ * 
              !\GPS_UART:BUART:rx_state_2\ * !\GPS_UART:BUART:rx_count_6\ * 
              !\GPS_UART:BUART:rx_count_4\
        );
        Output = \GPS_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\GPS_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GPS_UART:BUART:rx_count_2\ * !\GPS_UART:BUART:rx_count_1\ * 
              !\GPS_UART:BUART:rx_count_0\
        );
        Output = \GPS_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\GPS_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              !\GPS_UART:BUART:rx_state_0\ * \GPS_UART:BUART:rx_state_3\ * 
              \GPS_UART:BUART:rx_state_2\
        );
        Output = \GPS_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\GPS_UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GPS_UART:BUART:rx_count_2\ * !\GPS_UART:BUART:rx_count_1\ * 
              !\GPS_UART:BUART:pollcount_1\ * Net_1230 * 
              \GPS_UART:BUART:pollcount_0\
            + !\GPS_UART:BUART:rx_count_2\ * !\GPS_UART:BUART:rx_count_1\ * 
              \GPS_UART:BUART:pollcount_1\ * !Net_1230
            + !\GPS_UART:BUART:rx_count_2\ * !\GPS_UART:BUART:rx_count_1\ * 
              \GPS_UART:BUART:pollcount_1\ * !\GPS_UART:BUART:pollcount_0\
        );
        Output = \GPS_UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\GPS_UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\GPS_UART:BUART:rx_count_2\ * !\GPS_UART:BUART:rx_count_1\ * 
              !Net_1230 * \GPS_UART:BUART:pollcount_0\
            + !\GPS_UART:BUART:rx_count_2\ * !\GPS_UART:BUART:rx_count_1\ * 
              Net_1230 * !\GPS_UART:BUART:pollcount_0\
        );
        Output = \GPS_UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\GPS_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              !\GPS_UART:BUART:rx_state_0\ * 
              \GPS_UART:BUART:rx_bitclk_enable\ * \GPS_UART:BUART:rx_state_3\ * 
              \GPS_UART:BUART:rx_state_2\ * !\GPS_UART:BUART:pollcount_1\ * 
              !Net_1230
            + !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              !\GPS_UART:BUART:rx_state_0\ * 
              \GPS_UART:BUART:rx_bitclk_enable\ * \GPS_UART:BUART:rx_state_3\ * 
              \GPS_UART:BUART:rx_state_2\ * !\GPS_UART:BUART:pollcount_1\ * 
              !\GPS_UART:BUART:pollcount_0\
        );
        Output = \GPS_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\GPS_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1230
        );
        Output = \GPS_UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=Net_1114, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1240) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1093 * Net_1017
        );
        Output = Net_1114 (fanout=2)

    MacroCell: Name=Net_1126, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1240) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1017 * Net_1097
        );
        Output = Net_1126 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\ESP07_UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \ESP07_UART:Net_9\ ,
            cs_addr_2 => \ESP07_UART:BUART:tx_state_1\ ,
            cs_addr_1 => \ESP07_UART:BUART:tx_state_0\ ,
            cs_addr_0 => \ESP07_UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \ESP07_UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \ESP07_UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \ESP07_UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \ESP07_UART:Net_9\ ,
            cs_addr_0 => \ESP07_UART:BUART:counter_load_not\ ,
            ce0_reg => \ESP07_UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \ESP07_UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\ESP07_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \ESP07_UART:Net_9\ ,
            cs_addr_2 => \ESP07_UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \ESP07_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \ESP07_UART:BUART:rx_bitclk_enable\ ,
            route_si => \ESP07_UART:BUART:rx_postpoll\ ,
            f0_load => \ESP07_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \ESP07_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \ESP07_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\FT232_UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \FT232_UART:Net_9\ ,
            cs_addr_2 => \FT232_UART:BUART:tx_state_1\ ,
            cs_addr_1 => \FT232_UART:BUART:tx_state_0\ ,
            cs_addr_0 => \FT232_UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \FT232_UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \FT232_UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \FT232_UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \FT232_UART:Net_9\ ,
            cs_addr_0 => \FT232_UART:BUART:counter_load_not\ ,
            ce0_reg => \FT232_UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \FT232_UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\FT232_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \FT232_UART:Net_9\ ,
            cs_addr_2 => \FT232_UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \FT232_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \FT232_UART:BUART:rx_bitclk_enable\ ,
            route_si => \FT232_UART:BUART:rx_postpoll\ ,
            f0_load => \FT232_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \FT232_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \FT232_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_1108 ,
            cs_addr_1 => \Timer_Channel_Left:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Channel_Left:TimerUDB:per_zero\ ,
            f0_load => \Timer_Channel_Left:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_Channel_Left:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_Channel_Left:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_Channel_Left:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_1108 ,
            cs_addr_1 => \Timer_Channel_Left:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Channel_Left:TimerUDB:per_zero\ ,
            f0_load => \Timer_Channel_Left:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_Channel_Left:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_Channel_Left:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_Channel_Left:TimerUDB:status_2\ ,
            chain_in => \Timer_Channel_Left:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_1108 ,
            cs_addr_1 => \Timer_Channel_Right:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Channel_Right:TimerUDB:per_zero\ ,
            f0_load => \Timer_Channel_Right:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_Channel_Right:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_1108 ,
            cs_addr_1 => \Timer_Channel_Right:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Channel_Right:TimerUDB:per_zero\ ,
            f0_load => \Timer_Channel_Right:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_Channel_Right:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_Channel_Right:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_Channel_Right:TimerUDB:status_2\ ,
            chain_in => \Timer_Channel_Right:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1156 ,
            cs_addr_2 => \Decoder_Left:Net_1251\ ,
            cs_addr_1 => \Decoder_Left:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Decoder_Left:Cnt16:CounterUDB:reload\ ,
            chain_out => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1156 ,
            cs_addr_2 => \Decoder_Left:Net_1251\ ,
            cs_addr_1 => \Decoder_Left:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Decoder_Left:Cnt16:CounterUDB:reload\ ,
            z0_comb => \Decoder_Left:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \Decoder_Left:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \Decoder_Left:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Decoder_Left:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Decoder_Left:Cnt16:CounterUDB:status_5\ ,
            chain_in => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1156 ,
            cs_addr_2 => \Decoder_Right:Net_1251\ ,
            cs_addr_1 => \Decoder_Right:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Decoder_Right:Cnt16:CounterUDB:reload\ ,
            chain_out => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1156 ,
            cs_addr_2 => \Decoder_Right:Net_1251\ ,
            cs_addr_1 => \Decoder_Right:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Decoder_Right:Cnt16:CounterUDB:reload\ ,
            z0_comb => \Decoder_Right:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \Decoder_Right:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \Decoder_Right:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Decoder_Right:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Decoder_Right:Cnt16:CounterUDB:status_5\ ,
            chain_in => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\GPS_UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \GPS_UART:Net_9\ ,
            cs_addr_2 => \GPS_UART:BUART:tx_state_1\ ,
            cs_addr_1 => \GPS_UART:BUART:tx_state_0\ ,
            cs_addr_0 => \GPS_UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \GPS_UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \GPS_UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \GPS_UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \GPS_UART:Net_9\ ,
            cs_addr_0 => \GPS_UART:BUART:counter_load_not\ ,
            ce0_reg => \GPS_UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \GPS_UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\GPS_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \GPS_UART:Net_9\ ,
            cs_addr_2 => \GPS_UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \GPS_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \GPS_UART:BUART:rx_bitclk_enable\ ,
            route_si => \GPS_UART:BUART:rx_postpoll\ ,
            f0_load => \GPS_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \GPS_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \GPS_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\ESP07_UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \ESP07_UART:Net_9\ ,
            status_3 => \ESP07_UART:BUART:tx_fifo_notfull\ ,
            status_2 => \ESP07_UART:BUART:tx_status_2\ ,
            status_1 => \ESP07_UART:BUART:tx_fifo_empty\ ,
            status_0 => \ESP07_UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ESP07_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \ESP07_UART:Net_9\ ,
            status_5 => \ESP07_UART:BUART:rx_status_5\ ,
            status_4 => \ESP07_UART:BUART:rx_status_4\ ,
            status_3 => \ESP07_UART:BUART:rx_status_3\ ,
            interrupt => Net_27 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\FT232_UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \FT232_UART:Net_9\ ,
            status_3 => \FT232_UART:BUART:tx_fifo_notfull\ ,
            status_2 => \FT232_UART:BUART:tx_status_2\ ,
            status_1 => \FT232_UART:BUART:tx_fifo_empty\ ,
            status_0 => \FT232_UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\FT232_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \FT232_UART:Net_9\ ,
            status_5 => \FT232_UART:BUART:rx_status_5\ ,
            status_4 => \FT232_UART:BUART:rx_status_4\ ,
            status_3 => \FT232_UART:BUART:rx_status_3\ ,
            interrupt => Net_28 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_Channel_Left:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_1108 ,
            status_3 => \Timer_Channel_Left:TimerUDB:status_3\ ,
            status_2 => \Timer_Channel_Left:TimerUDB:status_2\ ,
            status_1 => \Timer_Channel_Left:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_Channel_Left:TimerUDB:status_tc\ ,
            interrupt => Net_287 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_Channel_Right:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_1108 ,
            status_3 => \Timer_Channel_Right:TimerUDB:status_3\ ,
            status_2 => \Timer_Channel_Right:TimerUDB:status_2\ ,
            status_1 => \Timer_Channel_Right:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_Channel_Right:TimerUDB:status_tc\ ,
            interrupt => Net_1030 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Decoder_Left:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \Decoder_Left:Net_1260\ ,
            clock => Net_1156 ,
            status_6 => \Decoder_Left:Cnt16:CounterUDB:status_6\ ,
            status_5 => \Decoder_Left:Cnt16:CounterUDB:status_5\ ,
            status_3 => \Decoder_Left:Cnt16:CounterUDB:status_3\ ,
            status_2 => \Decoder_Left:Cnt16:CounterUDB:status_2\ ,
            status_1 => \Decoder_Left:Cnt16:CounterUDB:status_1\ ,
            status_0 => \Decoder_Left:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Decoder_Left:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_1156 ,
            status_3 => \Decoder_Left:bQuadDec:error\ ,
            status_2 => \Decoder_Left:Net_1260\ ,
            status_1 => \Decoder_Left:Net_611\ ,
            status_0 => \Decoder_Left:Net_530\ ,
            interrupt => Net_1157 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Decoder_Right:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \Decoder_Right:Net_1260\ ,
            clock => Net_1156 ,
            status_6 => \Decoder_Right:Cnt16:CounterUDB:status_6\ ,
            status_5 => \Decoder_Right:Cnt16:CounterUDB:status_5\ ,
            status_3 => \Decoder_Right:Cnt16:CounterUDB:status_3\ ,
            status_2 => \Decoder_Right:Cnt16:CounterUDB:status_2\ ,
            status_1 => \Decoder_Right:Cnt16:CounterUDB:status_1\ ,
            status_0 => \Decoder_Right:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Decoder_Right:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_1156 ,
            status_3 => \Decoder_Right:bQuadDec:error\ ,
            status_2 => \Decoder_Right:Net_1260\ ,
            status_1 => \Decoder_Right:Net_611\ ,
            status_0 => \Decoder_Right:Net_530\ ,
            interrupt => Net_1162 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\GPS_UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \GPS_UART:Net_9\ ,
            status_3 => \GPS_UART:BUART:tx_fifo_notfull\ ,
            status_2 => \GPS_UART:BUART:tx_status_2\ ,
            status_1 => \GPS_UART:BUART:tx_fifo_empty\ ,
            status_0 => \GPS_UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\GPS_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \GPS_UART:Net_9\ ,
            status_5 => \GPS_UART:BUART:rx_status_5\ ,
            status_4 => \GPS_UART:BUART:rx_status_4\ ,
            status_3 => \GPS_UART:BUART:rx_status_3\ ,
            interrupt => Net_1225 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_1108 ,
            control_7 => \Timer_Channel_Left:TimerUDB:control_7\ ,
            control_6 => \Timer_Channel_Left:TimerUDB:control_6\ ,
            control_5 => \Timer_Channel_Left:TimerUDB:control_5\ ,
            control_4 => \Timer_Channel_Left:TimerUDB:control_4\ ,
            control_3 => \Timer_Channel_Left:TimerUDB:control_3\ ,
            control_2 => \Timer_Channel_Left:TimerUDB:control_2\ ,
            control_1 => MODIN10_1 ,
            control_0 => MODIN10_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Direction_Right_Rear:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Direction_Right_Rear:control_7\ ,
            control_6 => \Direction_Right_Rear:control_6\ ,
            control_5 => \Direction_Right_Rear:control_5\ ,
            control_4 => \Direction_Right_Rear:control_4\ ,
            control_3 => \Direction_Right_Rear:control_3\ ,
            control_2 => \Direction_Right_Rear:control_2\ ,
            control_1 => Net_997 ,
            control_0 => Net_996 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Direction_Left_Rear:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Direction_Left_Rear:control_7\ ,
            control_6 => \Direction_Left_Rear:control_6\ ,
            control_5 => \Direction_Left_Rear:control_5\ ,
            control_4 => \Direction_Left_Rear:control_4\ ,
            control_3 => \Direction_Left_Rear:control_3\ ,
            control_2 => \Direction_Left_Rear:control_2\ ,
            control_1 => Net_993 ,
            control_0 => Net_992 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Direction_Left_Front:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Direction_Left_Front:control_7\ ,
            control_6 => \Direction_Left_Front:control_6\ ,
            control_5 => \Direction_Left_Front:control_5\ ,
            control_4 => \Direction_Left_Front:control_4\ ,
            control_3 => \Direction_Left_Front:control_3\ ,
            control_2 => \Direction_Left_Front:control_2\ ,
            control_1 => Net_991 ,
            control_0 => Net_990 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Direction_Right_Front:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Direction_Right_Front:control_7\ ,
            control_6 => \Direction_Right_Front:control_6\ ,
            control_5 => \Direction_Right_Front:control_5\ ,
            control_4 => \Direction_Right_Front:control_4\ ,
            control_3 => \Direction_Right_Front:control_3\ ,
            control_2 => \Direction_Right_Front:control_2\ ,
            control_1 => Net_995 ,
            control_0 => Net_994 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_1108 ,
            control_7 => \Timer_Channel_Right:TimerUDB:control_7\ ,
            control_6 => \Timer_Channel_Right:TimerUDB:control_6\ ,
            control_5 => \Timer_Channel_Right:TimerUDB:control_5\ ,
            control_4 => \Timer_Channel_Right:TimerUDB:control_4\ ,
            control_3 => \Timer_Channel_Right:TimerUDB:control_3\ ,
            control_2 => \Timer_Channel_Right:TimerUDB:control_2\ ,
            control_1 => \Timer_Channel_Right:TimerUDB:control_1\ ,
            control_0 => \Timer_Channel_Right:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Decoder_Left:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1156 ,
            control_7 => \Decoder_Left:Cnt16:CounterUDB:control_7\ ,
            control_6 => \Decoder_Left:Cnt16:CounterUDB:control_6\ ,
            control_5 => \Decoder_Left:Cnt16:CounterUDB:control_5\ ,
            control_4 => \Decoder_Left:Cnt16:CounterUDB:control_4\ ,
            control_3 => \Decoder_Left:Cnt16:CounterUDB:control_3\ ,
            control_2 => \Decoder_Left:Cnt16:CounterUDB:control_2\ ,
            control_1 => \Decoder_Left:Cnt16:CounterUDB:control_1\ ,
            control_0 => \Decoder_Left:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Decoder_Right:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1156 ,
            control_7 => \Decoder_Right:Cnt16:CounterUDB:control_7\ ,
            control_6 => \Decoder_Right:Cnt16:CounterUDB:control_6\ ,
            control_5 => \Decoder_Right:Cnt16:CounterUDB:control_5\ ,
            control_4 => \Decoder_Right:Cnt16:CounterUDB:control_4\ ,
            control_3 => \Decoder_Right:Cnt16:CounterUDB:control_3\ ,
            control_2 => \Decoder_Right:Cnt16:CounterUDB:control_2\ ,
            control_1 => \Decoder_Right:Cnt16:CounterUDB:control_1\ ,
            control_0 => \Decoder_Right:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\ESP07_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \ESP07_UART:Net_9\ ,
            load => \ESP07_UART:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \ESP07_UART:BUART:rx_count_2\ ,
            count_1 => \ESP07_UART:BUART:rx_count_1\ ,
            count_0 => \ESP07_UART:BUART:rx_count_0\ ,
            tc => \ESP07_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\FT232_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \FT232_UART:Net_9\ ,
            load => \FT232_UART:BUART:rx_counter_load\ ,
            count_6 => MODIN8_6 ,
            count_5 => MODIN8_5 ,
            count_4 => MODIN8_4 ,
            count_3 => MODIN8_3 ,
            count_2 => \FT232_UART:BUART:rx_count_2\ ,
            count_1 => \FT232_UART:BUART:rx_count_1\ ,
            count_0 => \FT232_UART:BUART:rx_count_0\ ,
            tc => \FT232_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\GPS_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \GPS_UART:Net_9\ ,
            load => \GPS_UART:BUART:rx_counter_load\ ,
            count_6 => \GPS_UART:BUART:rx_count_6\ ,
            count_5 => \GPS_UART:BUART:rx_count_5\ ,
            count_4 => \GPS_UART:BUART:rx_count_4\ ,
            count_3 => \GPS_UART:BUART:rx_count_3\ ,
            count_2 => \GPS_UART:BUART:rx_count_2\ ,
            count_1 => \GPS_UART:BUART:rx_count_1\ ,
            count_0 => \GPS_UART:BUART:rx_count_0\ ,
            tc => \GPS_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\FT232_UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_28 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ESP07_Interrupt
        PORT MAP (
            interrupt => Net_27 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Interrupt_Channel_Left
        PORT MAP (
            interrupt => Net_287 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Interrupt_Channel_Right
        PORT MAP (
            interrupt => Net_1030 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\Decoder_Left:isr\
        PORT MAP (
            interrupt => Net_1157 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\Decoder_Right:isr\
        PORT MAP (
            interrupt => Net_1162 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =GPS_Interrupt
        PORT MAP (
            interrupt => Net_1225 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    7 :    1 :    8 : 87.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    8 :   24 :   32 : 25.00 %
IO                            :   29 :   19 :   48 : 60.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :  141 :   51 :  192 : 73.44 %
  Unique P-terms              :  264 :  120 :  384 : 68.75 %
  Total P-terms               :  295 :      :      :        
  Datapath Cells              :   17 :    7 :   24 : 70.83 %
  Status Cells                :   15 :    9 :   24 : 62.50 %
    StatusI Registers         :   12 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :   11 :   13 :   24 : 45.83 %
    Control Registers         :    8 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.203ms
Tech Mapping phase: Elapsed time ==> 0s.296ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(15)][IoId=(2)] : Decoder_Left_A(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Decoder_Left_B(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Decoder_Right_A(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Decoder_Right_B(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : ESP07_Rx(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : ESP07_Tx(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : FT232_Detect(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : FT232_Rx(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : FT232_Tx(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : GPS_Rx(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : GPS_Tx(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : I2C_SCL(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : I2C_SDA(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Motor_Left_Front_Input1(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Motor_Left_Front_Input2(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Motor_Left_Front_PWM(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Motor_Left_Rear_Input1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Motor_Left_Rear_Input2(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Motor_Left_Rear_PWM(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Motor_Right_Front_Input1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Motor_Right_Front_Input2(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Motor_Right_Front_PWM(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : Motor_Right_Rear_Input1(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Motor_Right_Rear_Input2(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : Motor_Right_Rear_PWM(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Onboard_LED(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : RF_Enable(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : RX_PWM_Left(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : RX_PWM_Right(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.343ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.52
                   Pterms :            5.75
               Macrocells :            2.94
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.426ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      10.25 :       5.88
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\FT232_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_20
        );
        Output = \FT232_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\GPS_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GPS_UART:BUART:rx_fifonotempty\ * 
              \GPS_UART:BUART:rx_state_stop1_reg\
        );
        Output = \GPS_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FT232_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FT232_UART:BUART:rx_fifonotempty\ * 
              \FT232_UART:BUART:rx_state_stop1_reg\
        );
        Output = \FT232_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Direction_Right_Rear:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Direction_Right_Rear:control_7\ ,
        control_6 => \Direction_Right_Rear:control_6\ ,
        control_5 => \Direction_Right_Rear:control_5\ ,
        control_4 => \Direction_Right_Rear:control_4\ ,
        control_3 => \Direction_Right_Rear:control_3\ ,
        control_2 => \Direction_Right_Rear:control_2\ ,
        control_1 => Net_997 ,
        control_0 => Net_996 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\FT232_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              !\FT232_UART:BUART:rx_state_0\ * 
              \FT232_UART:BUART:rx_bitclk_enable\ * 
              !\FT232_UART:BUART:rx_state_3\ * \FT232_UART:BUART:rx_state_2\ * 
              !Net_20 * !MODIN5_1
            + !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              !\FT232_UART:BUART:rx_state_0\ * 
              \FT232_UART:BUART:rx_bitclk_enable\ * 
              !\FT232_UART:BUART:rx_state_3\ * \FT232_UART:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
            + !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              \FT232_UART:BUART:rx_state_0\ * !\FT232_UART:BUART:rx_state_3\ * 
              !\FT232_UART:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              \FT232_UART:BUART:rx_state_0\ * !\FT232_UART:BUART:rx_state_3\ * 
              !\FT232_UART:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \FT232_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FT232_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              !\FT232_UART:BUART:rx_state_0\ * !\FT232_UART:BUART:rx_state_3\ * 
              !\FT232_UART:BUART:rx_state_2\
        );
        Output = \FT232_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FT232_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              !\FT232_UART:BUART:rx_state_0\ * 
              \FT232_UART:BUART:rx_bitclk_enable\ * 
              \FT232_UART:BUART:rx_state_3\ * \FT232_UART:BUART:rx_state_2\
            + !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              \FT232_UART:BUART:rx_state_0\ * !\FT232_UART:BUART:rx_state_3\ * 
              !\FT232_UART:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              \FT232_UART:BUART:rx_state_0\ * !\FT232_UART:BUART:rx_state_3\ * 
              !\FT232_UART:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \FT232_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FT232_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              !\FT232_UART:BUART:rx_state_0\ * 
              \FT232_UART:BUART:rx_bitclk_enable\ * 
              \FT232_UART:BUART:rx_state_3\ * !\FT232_UART:BUART:rx_state_2\
            + !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              \FT232_UART:BUART:rx_state_0\ * !\FT232_UART:BUART:rx_state_3\ * 
              !\FT232_UART:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              \FT232_UART:BUART:rx_state_0\ * !\FT232_UART:BUART:rx_state_3\ * 
              !\FT232_UART:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \FT232_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FT232_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              !\FT232_UART:BUART:rx_state_0\ * 
              \FT232_UART:BUART:rx_bitclk_enable\ * 
              \FT232_UART:BUART:rx_state_3\
            + !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              !\FT232_UART:BUART:rx_state_0\ * 
              \FT232_UART:BUART:rx_bitclk_enable\ * 
              \FT232_UART:BUART:rx_state_2\
            + !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              !\FT232_UART:BUART:rx_state_0\ * !\FT232_UART:BUART:rx_state_3\ * 
              !\FT232_UART:BUART:rx_state_2\ * !Net_20 * 
              \FT232_UART:BUART:rx_last\
            + !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              \FT232_UART:BUART:rx_state_0\ * !\FT232_UART:BUART:rx_state_3\ * 
              !\FT232_UART:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              \FT232_UART:BUART:rx_state_0\ * !\FT232_UART:BUART:rx_state_3\ * 
              !\FT232_UART:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \FT232_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\FT232_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              !\FT232_UART:BUART:rx_state_0\ * 
              \FT232_UART:BUART:rx_bitclk_enable\ * 
              \FT232_UART:BUART:rx_state_3\ * \FT232_UART:BUART:rx_state_2\ * 
              !Net_20 * !MODIN5_1
            + !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              !\FT232_UART:BUART:rx_state_0\ * 
              \FT232_UART:BUART:rx_bitclk_enable\ * 
              \FT232_UART:BUART:rx_state_3\ * \FT232_UART:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
        );
        Output = \FT232_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FT232_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\FT232_UART:BUART:tx_ctrl_mark_last\ * 
              !\FT232_UART:BUART:rx_state_0\ * \FT232_UART:BUART:rx_state_3\ * 
              \FT232_UART:BUART:rx_state_2\
        );
        Output = \FT232_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\FT232_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \FT232_UART:Net_9\ ,
        load => \FT232_UART:BUART:rx_counter_load\ ,
        count_6 => MODIN8_6 ,
        count_5 => MODIN8_5 ,
        count_4 => MODIN8_4 ,
        count_3 => MODIN8_3 ,
        count_2 => \FT232_UART:BUART:rx_count_2\ ,
        count_1 => \FT232_UART:BUART:rx_count_1\ ,
        count_0 => \FT232_UART:BUART:rx_count_0\ ,
        tc => \FT232_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\GPS_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1230
        );
        Output = \GPS_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN5_1, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FT232_UART:BUART:rx_count_2\ * !\FT232_UART:BUART:rx_count_1\ * 
              !Net_20 * MODIN5_1
            + !\FT232_UART:BUART:rx_count_2\ * !\FT232_UART:BUART:rx_count_1\ * 
              Net_20 * !MODIN5_1 * MODIN5_0
            + !\FT232_UART:BUART:rx_count_2\ * !\FT232_UART:BUART:rx_count_1\ * 
              MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FT232_UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_20 * MODIN5_0
            + MODIN5_1
        );
        Output = \FT232_UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN5_0, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FT232_UART:BUART:rx_count_2\ * !\FT232_UART:BUART:rx_count_1\ * 
              !Net_20 * MODIN5_0
            + !\FT232_UART:BUART:rx_count_2\ * !\FT232_UART:BUART:rx_count_1\ * 
              Net_20 * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FT232_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FT232_UART:BUART:rx_count_2\ * !\FT232_UART:BUART:rx_count_1\ * 
              !\FT232_UART:BUART:rx_count_0\
        );
        Output = \FT232_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\FT232_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \FT232_UART:Net_9\ ,
        cs_addr_2 => \FT232_UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \FT232_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \FT232_UART:BUART:rx_bitclk_enable\ ,
        route_si => \FT232_UART:BUART:rx_postpoll\ ,
        f0_load => \FT232_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \FT232_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \FT232_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\FT232_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \FT232_UART:Net_9\ ,
        status_5 => \FT232_UART:BUART:rx_status_5\ ,
        status_4 => \FT232_UART:BUART:rx_status_4\ ,
        status_3 => \FT232_UART:BUART:rx_status_3\ ,
        interrupt => Net_28 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\GPS_UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\GPS_UART:BUART:tx_state_1\ * !\GPS_UART:BUART:tx_state_0\ * 
              \GPS_UART:BUART:tx_bitclk_enable_pre\ * 
              !\GPS_UART:BUART:tx_fifo_empty\
            + !\GPS_UART:BUART:tx_state_1\ * !\GPS_UART:BUART:tx_state_0\ * 
              !\GPS_UART:BUART:tx_fifo_empty\ * !\GPS_UART:BUART:tx_state_2\
            + \GPS_UART:BUART:tx_state_1\ * \GPS_UART:BUART:tx_state_0\ * 
              \GPS_UART:BUART:tx_bitclk_enable_pre\ * 
              \GPS_UART:BUART:tx_fifo_empty\ * \GPS_UART:BUART:tx_state_2\
            + \GPS_UART:BUART:tx_state_0\ * !\GPS_UART:BUART:tx_state_2\ * 
              \GPS_UART:BUART:tx_bitclk\
        );
        Output = \GPS_UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GPS_UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GPS_UART:BUART:tx_state_1\ * !\GPS_UART:BUART:tx_state_0\ * 
              \GPS_UART:BUART:tx_bitclk_enable_pre\ * 
              \GPS_UART:BUART:tx_fifo_empty\ * \GPS_UART:BUART:tx_state_2\
        );
        Output = \GPS_UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GPS_UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\GPS_UART:BUART:tx_state_1\ * !\GPS_UART:BUART:tx_state_0\ * 
              \GPS_UART:BUART:tx_state_2\
            + !\GPS_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \GPS_UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GPS_UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GPS_UART:BUART:tx_fifo_notfull\
        );
        Output = \GPS_UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\GPS_UART:BUART:txn\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \GPS_UART:BUART:txn\ * \GPS_UART:BUART:tx_state_1\ * 
              !\GPS_UART:BUART:tx_bitclk\
            + \GPS_UART:BUART:txn\ * \GPS_UART:BUART:tx_state_2\
            + !\GPS_UART:BUART:tx_state_1\ * \GPS_UART:BUART:tx_state_0\ * 
              !\GPS_UART:BUART:tx_shift_out\ * !\GPS_UART:BUART:tx_state_2\
            + !\GPS_UART:BUART:tx_state_1\ * \GPS_UART:BUART:tx_state_0\ * 
              !\GPS_UART:BUART:tx_state_2\ * !\GPS_UART:BUART:tx_bitclk\
            + \GPS_UART:BUART:tx_state_1\ * !\GPS_UART:BUART:tx_state_0\ * 
              !\GPS_UART:BUART:tx_shift_out\ * !\GPS_UART:BUART:tx_state_2\ * 
              !\GPS_UART:BUART:tx_counter_dp\ * \GPS_UART:BUART:tx_bitclk\
        );
        Output = \GPS_UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1218, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GPS_UART:BUART:txn\
        );
        Output = Net_1218 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\GPS_UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \GPS_UART:Net_9\ ,
        cs_addr_2 => \GPS_UART:BUART:tx_state_1\ ,
        cs_addr_1 => \GPS_UART:BUART:tx_state_0\ ,
        cs_addr_0 => \GPS_UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \GPS_UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \GPS_UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \GPS_UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\GPS_UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \GPS_UART:Net_9\ ,
        status_3 => \GPS_UART:BUART:tx_fifo_notfull\ ,
        status_2 => \GPS_UART:BUART:tx_status_2\ ,
        status_1 => \GPS_UART:BUART:tx_fifo_empty\ ,
        status_0 => \GPS_UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ESP07_UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESP07_UART:BUART:tx_fifo_notfull\
        );
        Output = \ESP07_UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FT232_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FT232_UART:BUART:rx_load_fifo\ * 
              \FT232_UART:BUART:rx_fifofull\
        );
        Output = \FT232_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ESP07_UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\ESP07_UART:BUART:tx_state_1\ * !\ESP07_UART:BUART:tx_state_0\ * 
              \ESP07_UART:BUART:tx_bitclk_enable_pre\ * 
              !\ESP07_UART:BUART:tx_fifo_empty\
            + !\ESP07_UART:BUART:tx_state_1\ * !\ESP07_UART:BUART:tx_state_0\ * 
              !\ESP07_UART:BUART:tx_fifo_empty\ * 
              !\ESP07_UART:BUART:tx_state_2\
            + \ESP07_UART:BUART:tx_state_1\ * \ESP07_UART:BUART:tx_state_0\ * 
              \ESP07_UART:BUART:tx_bitclk_enable_pre\ * 
              \ESP07_UART:BUART:tx_fifo_empty\ * 
              \ESP07_UART:BUART:tx_state_2\
            + \ESP07_UART:BUART:tx_state_0\ * !\ESP07_UART:BUART:tx_state_2\ * 
              \ESP07_UART:BUART:tx_bitclk\
        );
        Output = \ESP07_UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ESP07_UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESP07_UART:BUART:tx_state_1\ * !\ESP07_UART:BUART:tx_state_0\ * 
              \ESP07_UART:BUART:tx_bitclk_enable_pre\ * 
              \ESP07_UART:BUART:tx_fifo_empty\ * 
              \ESP07_UART:BUART:tx_state_2\
        );
        Output = \ESP07_UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ESP07_UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\ESP07_UART:BUART:tx_state_1\ * !\ESP07_UART:BUART:tx_state_0\ * 
              \ESP07_UART:BUART:tx_state_2\
            + !\ESP07_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \ESP07_UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_Channel_Left:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Channel_Left:TimerUDB:control_7\ * 
              \Timer_Channel_Left:TimerUDB:per_zero\
        );
        Output = \Timer_Channel_Left:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_1108 ,
        cs_addr_1 => \Timer_Channel_Left:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Channel_Left:TimerUDB:per_zero\ ,
        f0_load => \Timer_Channel_Left:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_Channel_Left:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_Channel_Left:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\ESP07_UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \ESP07_UART:Net_9\ ,
        status_3 => \ESP07_UART:BUART:tx_fifo_notfull\ ,
        status_2 => \ESP07_UART:BUART:tx_status_2\ ,
        status_1 => \ESP07_UART:BUART:tx_fifo_empty\ ,
        status_0 => \ESP07_UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Direction_Right_Front:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Direction_Right_Front:control_7\ ,
        control_6 => \Direction_Right_Front:control_6\ ,
        control_5 => \Direction_Right_Front:control_5\ ,
        control_4 => \Direction_Right_Front:control_4\ ,
        control_3 => \Direction_Right_Front:control_3\ ,
        control_2 => \Direction_Right_Front:control_2\ ,
        control_1 => Net_995 ,
        control_0 => Net_994 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=MODIN9_1, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1108) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_Channel_Left:TimerUDB:capt_fifo_load\ * MODIN9_1 * 
              MODIN9_0
            + \Timer_Channel_Left:TimerUDB:capt_fifo_load\ * MODIN9_1 * 
              MODIN10_1 * !MODIN10_0
            + \Timer_Channel_Left:TimerUDB:capt_fifo_load\ * MODIN9_0 * 
              MODIN10_1
            + \Timer_Channel_Left:TimerUDB:capt_fifo_load\ * MODIN9_0 * 
              !MODIN10_0
        );
        Output = MODIN9_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=5, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_Channel_Left:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1108) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_Channel_Left:TimerUDB:capt_fifo_load\ * !MODIN9_1 * 
              !MODIN9_0 * !MODIN10_1 * !MODIN10_0
            + \Timer_Channel_Left:TimerUDB:capt_fifo_load\ * !MODIN9_1 * 
              MODIN9_0 * !MODIN10_1 * MODIN10_0
            + \Timer_Channel_Left:TimerUDB:capt_fifo_load\ * MODIN9_1 * 
              !MODIN9_0 * MODIN10_1 * !MODIN10_0
            + \Timer_Channel_Left:TimerUDB:capt_fifo_load\ * MODIN9_1 * 
              MODIN9_0 * MODIN10_1 * MODIN10_0
        );
        Output = \Timer_Channel_Left:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=MODIN9_0, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1108) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer_Channel_Left:TimerUDB:capt_fifo_load\
            + !MODIN9_1 * !MODIN9_0 * !MODIN10_1 * !MODIN10_0
            + MODIN9_1 * !MODIN9_0 * MODIN10_1 * !MODIN10_0
        );
        Output = MODIN9_0 (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_Channel_Left:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_1108 ,
        cs_addr_1 => \Timer_Channel_Left:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Channel_Left:TimerUDB:per_zero\ ,
        f0_load => \Timer_Channel_Left:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_Channel_Left:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_Channel_Left:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_Channel_Left:TimerUDB:status_2\ ,
        chain_in => \Timer_Channel_Left:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_Channel_Left:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_1108 ,
        status_3 => \Timer_Channel_Left:TimerUDB:status_3\ ,
        status_2 => \Timer_Channel_Left:TimerUDB:status_2\ ,
        status_1 => \Timer_Channel_Left:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_Channel_Left:TimerUDB:status_tc\ ,
        interrupt => Net_287 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_1108 ,
        control_7 => \Timer_Channel_Left:TimerUDB:control_7\ ,
        control_6 => \Timer_Channel_Left:TimerUDB:control_6\ ,
        control_5 => \Timer_Channel_Left:TimerUDB:control_5\ ,
        control_4 => \Timer_Channel_Left:TimerUDB:control_4\ ,
        control_3 => \Timer_Channel_Left:TimerUDB:control_3\ ,
        control_2 => \Timer_Channel_Left:TimerUDB:control_2\ ,
        control_1 => MODIN10_1 ,
        control_0 => MODIN10_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\GPS_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              !\GPS_UART:BUART:rx_state_0\ * 
              \GPS_UART:BUART:rx_bitclk_enable\ * 
              !\GPS_UART:BUART:rx_state_3\ * \GPS_UART:BUART:rx_state_2\ * 
              !\GPS_UART:BUART:pollcount_1\ * !Net_1230
            + !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              !\GPS_UART:BUART:rx_state_0\ * 
              \GPS_UART:BUART:rx_bitclk_enable\ * 
              !\GPS_UART:BUART:rx_state_3\ * \GPS_UART:BUART:rx_state_2\ * 
              !\GPS_UART:BUART:pollcount_1\ * !\GPS_UART:BUART:pollcount_0\
            + !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              \GPS_UART:BUART:rx_state_0\ * !\GPS_UART:BUART:rx_state_3\ * 
              !\GPS_UART:BUART:rx_state_2\ * !\GPS_UART:BUART:rx_count_6\ * 
              !\GPS_UART:BUART:rx_count_5\
            + !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              \GPS_UART:BUART:rx_state_0\ * !\GPS_UART:BUART:rx_state_3\ * 
              !\GPS_UART:BUART:rx_state_2\ * !\GPS_UART:BUART:rx_count_6\ * 
              !\GPS_UART:BUART:rx_count_4\
        );
        Output = \GPS_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\GPS_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              !\GPS_UART:BUART:rx_state_0\ * 
              \GPS_UART:BUART:rx_bitclk_enable\ * \GPS_UART:BUART:rx_state_3\ * 
              \GPS_UART:BUART:rx_state_2\
            + !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              \GPS_UART:BUART:rx_state_0\ * !\GPS_UART:BUART:rx_state_3\ * 
              !\GPS_UART:BUART:rx_state_2\ * !\GPS_UART:BUART:rx_count_6\ * 
              !\GPS_UART:BUART:rx_count_5\
            + !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              \GPS_UART:BUART:rx_state_0\ * !\GPS_UART:BUART:rx_state_3\ * 
              !\GPS_UART:BUART:rx_state_2\ * !\GPS_UART:BUART:rx_count_6\ * 
              !\GPS_UART:BUART:rx_count_4\
        );
        Output = \GPS_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GPS_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              !\GPS_UART:BUART:rx_state_0\ * 
              \GPS_UART:BUART:rx_bitclk_enable\ * \GPS_UART:BUART:rx_state_3\ * 
              !\GPS_UART:BUART:rx_state_2\
            + !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              \GPS_UART:BUART:rx_state_0\ * !\GPS_UART:BUART:rx_state_3\ * 
              !\GPS_UART:BUART:rx_state_2\ * !\GPS_UART:BUART:rx_count_6\ * 
              !\GPS_UART:BUART:rx_count_5\
            + !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              \GPS_UART:BUART:rx_state_0\ * !\GPS_UART:BUART:rx_state_3\ * 
              !\GPS_UART:BUART:rx_state_2\ * !\GPS_UART:BUART:rx_count_6\ * 
              !\GPS_UART:BUART:rx_count_4\
        );
        Output = \GPS_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\GPS_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              !\GPS_UART:BUART:rx_state_0\ * 
              \GPS_UART:BUART:rx_bitclk_enable\ * \GPS_UART:BUART:rx_state_3\
            + !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              !\GPS_UART:BUART:rx_state_0\ * 
              \GPS_UART:BUART:rx_bitclk_enable\ * \GPS_UART:BUART:rx_state_2\
            + !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              !\GPS_UART:BUART:rx_state_0\ * !\GPS_UART:BUART:rx_state_3\ * 
              !\GPS_UART:BUART:rx_state_2\ * !Net_1230 * 
              \GPS_UART:BUART:rx_last\
            + !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              \GPS_UART:BUART:rx_state_0\ * !\GPS_UART:BUART:rx_state_3\ * 
              !\GPS_UART:BUART:rx_state_2\ * !\GPS_UART:BUART:rx_count_6\ * 
              !\GPS_UART:BUART:rx_count_5\
            + !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              \GPS_UART:BUART:rx_state_0\ * !\GPS_UART:BUART:rx_state_3\ * 
              !\GPS_UART:BUART:rx_state_2\ * !\GPS_UART:BUART:rx_count_6\ * 
              !\GPS_UART:BUART:rx_count_4\
        );
        Output = \GPS_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\GPS_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              !\GPS_UART:BUART:rx_state_0\ * 
              \GPS_UART:BUART:rx_bitclk_enable\ * \GPS_UART:BUART:rx_state_3\ * 
              \GPS_UART:BUART:rx_state_2\ * !\GPS_UART:BUART:pollcount_1\ * 
              !Net_1230
            + !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              !\GPS_UART:BUART:rx_state_0\ * 
              \GPS_UART:BUART:rx_bitclk_enable\ * \GPS_UART:BUART:rx_state_3\ * 
              \GPS_UART:BUART:rx_state_2\ * !\GPS_UART:BUART:pollcount_1\ * 
              !\GPS_UART:BUART:pollcount_0\
        );
        Output = \GPS_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GPS_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              !\GPS_UART:BUART:rx_state_0\ * \GPS_UART:BUART:rx_state_3\ * 
              \GPS_UART:BUART:rx_state_2\
        );
        Output = \GPS_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\GPS_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \GPS_UART:Net_9\ ,
        cs_addr_2 => \GPS_UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \GPS_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \GPS_UART:BUART:rx_bitclk_enable\ ,
        route_si => \GPS_UART:BUART:rx_postpoll\ ,
        f0_load => \GPS_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \GPS_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \GPS_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\GPS_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \GPS_UART:Net_9\ ,
        load => \GPS_UART:BUART:rx_counter_load\ ,
        count_6 => \GPS_UART:BUART:rx_count_6\ ,
        count_5 => \GPS_UART:BUART:rx_count_5\ ,
        count_4 => \GPS_UART:BUART:rx_count_4\ ,
        count_3 => \GPS_UART:BUART:rx_count_3\ ,
        count_2 => \GPS_UART:BUART:rx_count_2\ ,
        count_1 => \GPS_UART:BUART:rx_count_1\ ,
        count_0 => \GPS_UART:BUART:rx_count_0\ ,
        tc => \GPS_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\GPS_UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\GPS_UART:BUART:rx_count_2\ * !\GPS_UART:BUART:rx_count_1\ * 
              !Net_1230 * \GPS_UART:BUART:pollcount_0\
            + !\GPS_UART:BUART:rx_count_2\ * !\GPS_UART:BUART:rx_count_1\ * 
              Net_1230 * !\GPS_UART:BUART:pollcount_0\
        );
        Output = \GPS_UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GPS_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GPS_UART:BUART:rx_count_2\ * !\GPS_UART:BUART:rx_count_1\ * 
              !\GPS_UART:BUART:rx_count_0\
        );
        Output = \GPS_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GPS_UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \GPS_UART:BUART:pollcount_1\
            + Net_1230 * \GPS_UART:BUART:pollcount_0\
        );
        Output = \GPS_UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GPS_UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GPS_UART:BUART:rx_count_2\ * !\GPS_UART:BUART:rx_count_1\ * 
              !\GPS_UART:BUART:pollcount_1\ * Net_1230 * 
              \GPS_UART:BUART:pollcount_0\
            + !\GPS_UART:BUART:rx_count_2\ * !\GPS_UART:BUART:rx_count_1\ * 
              \GPS_UART:BUART:pollcount_1\ * !Net_1230
            + !\GPS_UART:BUART:rx_count_2\ * !\GPS_UART:BUART:rx_count_1\ * 
              \GPS_UART:BUART:pollcount_1\ * !\GPS_UART:BUART:pollcount_0\
        );
        Output = \GPS_UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\GPS_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GPS_UART:BUART:rx_load_fifo\ * \GPS_UART:BUART:rx_fifofull\
        );
        Output = \GPS_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\GPS_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \GPS_UART:Net_9\ ,
        status_5 => \GPS_UART:BUART:rx_status_5\ ,
        status_4 => \GPS_UART:BUART:rx_status_4\ ,
        status_3 => \GPS_UART:BUART:rx_status_3\ ,
        interrupt => Net_1225 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FT232_UART:BUART:txn\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \FT232_UART:BUART:txn\ * \FT232_UART:BUART:tx_state_1\ * 
              !\FT232_UART:BUART:tx_bitclk\
            + \FT232_UART:BUART:txn\ * \FT232_UART:BUART:tx_state_2\
            + !\FT232_UART:BUART:tx_state_1\ * \FT232_UART:BUART:tx_state_0\ * 
              !\FT232_UART:BUART:tx_shift_out\ * 
              !\FT232_UART:BUART:tx_state_2\
            + !\FT232_UART:BUART:tx_state_1\ * \FT232_UART:BUART:tx_state_0\ * 
              !\FT232_UART:BUART:tx_state_2\ * !\FT232_UART:BUART:tx_bitclk\
            + \FT232_UART:BUART:tx_state_1\ * !\FT232_UART:BUART:tx_state_0\ * 
              !\FT232_UART:BUART:tx_shift_out\ * 
              !\FT232_UART:BUART:tx_state_2\ * 
              !\FT232_UART:BUART:tx_counter_dp\ * 
              \FT232_UART:BUART:tx_bitclk\
        );
        Output = \FT232_UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FT232_UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\FT232_UART:BUART:tx_state_1\ * !\FT232_UART:BUART:tx_state_0\ * 
              \FT232_UART:BUART:tx_state_2\
            + !\FT232_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \FT232_UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_426, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FT232_UART:BUART:txn\ * Net_428
        );
        Output = Net_426 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\FT232_UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\FT232_UART:BUART:tx_state_1\ * !\FT232_UART:BUART:tx_state_0\ * 
              \FT232_UART:BUART:tx_bitclk_enable_pre\ * 
              !\FT232_UART:BUART:tx_fifo_empty\
            + !\FT232_UART:BUART:tx_state_1\ * !\FT232_UART:BUART:tx_state_0\ * 
              !\FT232_UART:BUART:tx_fifo_empty\ * 
              !\FT232_UART:BUART:tx_state_2\
            + \FT232_UART:BUART:tx_state_1\ * \FT232_UART:BUART:tx_state_0\ * 
              \FT232_UART:BUART:tx_bitclk_enable_pre\ * 
              \FT232_UART:BUART:tx_fifo_empty\ * 
              \FT232_UART:BUART:tx_state_2\
            + \FT232_UART:BUART:tx_state_0\ * !\FT232_UART:BUART:tx_state_2\ * 
              \FT232_UART:BUART:tx_bitclk\
        );
        Output = \FT232_UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FT232_UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FT232_UART:BUART:tx_state_1\ * !\FT232_UART:BUART:tx_state_0\ * 
              \FT232_UART:BUART:tx_bitclk_enable_pre\ * 
              \FT232_UART:BUART:tx_fifo_empty\ * 
              \FT232_UART:BUART:tx_state_2\
        );
        Output = \FT232_UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GPS_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GPS_UART:BUART:tx_ctrl_mark_last\ * 
              !\GPS_UART:BUART:rx_state_0\ * !\GPS_UART:BUART:rx_state_3\ * 
              !\GPS_UART:BUART:rx_state_2\
        );
        Output = \GPS_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\FT232_UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \FT232_UART:Net_9\ ,
        cs_addr_2 => \FT232_UART:BUART:tx_state_1\ ,
        cs_addr_1 => \FT232_UART:BUART:tx_state_0\ ,
        cs_addr_0 => \FT232_UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \FT232_UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \FT232_UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \FT232_UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\GPS_UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\GPS_UART:BUART:tx_state_1\ * !\GPS_UART:BUART:tx_state_0\ * 
              \GPS_UART:BUART:tx_bitclk_enable_pre\ * 
              \GPS_UART:BUART:tx_state_2\
            + \GPS_UART:BUART:tx_state_1\ * \GPS_UART:BUART:tx_state_0\ * 
              \GPS_UART:BUART:tx_bitclk_enable_pre\ * 
              \GPS_UART:BUART:tx_state_2\
            + \GPS_UART:BUART:tx_state_1\ * \GPS_UART:BUART:tx_state_0\ * 
              !\GPS_UART:BUART:tx_state_2\ * \GPS_UART:BUART:tx_bitclk\
            + \GPS_UART:BUART:tx_state_1\ * !\GPS_UART:BUART:tx_state_2\ * 
              \GPS_UART:BUART:tx_counter_dp\ * \GPS_UART:BUART:tx_bitclk\
        );
        Output = \GPS_UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GPS_UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\GPS_UART:BUART:tx_state_1\ * !\GPS_UART:BUART:tx_state_0\ * 
              \GPS_UART:BUART:tx_bitclk_enable_pre\
            + !\GPS_UART:BUART:tx_state_1\ * !\GPS_UART:BUART:tx_state_0\ * 
              !\GPS_UART:BUART:tx_state_2\
        );
        Output = \GPS_UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GPS_UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \GPS_UART:BUART:tx_state_1\ * \GPS_UART:BUART:tx_state_0\ * 
              \GPS_UART:BUART:tx_bitclk_enable_pre\ * 
              \GPS_UART:BUART:tx_state_2\
            + \GPS_UART:BUART:tx_state_1\ * !\GPS_UART:BUART:tx_state_2\ * 
              \GPS_UART:BUART:tx_counter_dp\ * \GPS_UART:BUART:tx_bitclk\
            + \GPS_UART:BUART:tx_state_0\ * !\GPS_UART:BUART:tx_state_2\ * 
              \GPS_UART:BUART:tx_bitclk\
        );
        Output = \GPS_UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_1114, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1240) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1093 * Net_1017
        );
        Output = Net_1114 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1126, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1240) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1017 * Net_1097
        );
        Output = Net_1126 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FT232_UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FT232_UART:BUART:tx_fifo_notfull\
        );
        Output = \FT232_UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \GPS_UART:Net_9\ ,
        cs_addr_0 => \GPS_UART:BUART:counter_load_not\ ,
        ce0_reg => \GPS_UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \GPS_UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\FT232_UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \FT232_UART:Net_9\ ,
        status_3 => \FT232_UART:BUART:tx_fifo_notfull\ ,
        status_2 => \FT232_UART:BUART:tx_status_2\ ,
        status_1 => \FT232_UART:BUART:tx_fifo_empty\ ,
        status_0 => \FT232_UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Decoder_Right:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Decoder_Right:Net_1251\ * !\Decoder_Right:Net_1260\ * 
              \Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\
            + \Decoder_Right:Net_1251\ * !\Decoder_Right:Net_1260\ * 
              \Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
            + \Decoder_Right:Net_1251\ * 
              !\Decoder_Right:bQuadDec:quad_A_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
            + \Decoder_Right:Net_1251\ * \Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
            + !\Decoder_Right:Net_1260\ * 
              !\Decoder_Right:bQuadDec:quad_A_filt\ * 
              !\Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              \Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
            + !\Decoder_Right:Net_1260\ * 
              \Decoder_Right:bQuadDec:quad_A_filt\ * 
              !\Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              \Decoder_Right:bQuadDec:state_1\ * 
              \Decoder_Right:bQuadDec:state_0\
            + !\Decoder_Right:Net_1260\ * 
              \Decoder_Right:bQuadDec:quad_A_filt\ * 
              \Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              \Decoder_Right:bQuadDec:state_0\
            + !\Decoder_Right:bQuadDec:quad_A_filt\ * 
              \Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
        );
        Output = \Decoder_Right:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GPS_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\GPS_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GPS_UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\FT232_UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\FT232_UART:BUART:tx_state_1\ * !\FT232_UART:BUART:tx_state_0\ * 
              \FT232_UART:BUART:tx_bitclk_enable_pre\ * 
              \FT232_UART:BUART:tx_state_2\
            + \FT232_UART:BUART:tx_state_1\ * \FT232_UART:BUART:tx_state_0\ * 
              \FT232_UART:BUART:tx_bitclk_enable_pre\ * 
              \FT232_UART:BUART:tx_state_2\
            + \FT232_UART:BUART:tx_state_1\ * \FT232_UART:BUART:tx_state_0\ * 
              !\FT232_UART:BUART:tx_state_2\ * \FT232_UART:BUART:tx_bitclk\
            + \FT232_UART:BUART:tx_state_1\ * !\FT232_UART:BUART:tx_state_2\ * 
              \FT232_UART:BUART:tx_counter_dp\ * \FT232_UART:BUART:tx_bitclk\
        );
        Output = \FT232_UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FT232_UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\FT232_UART:BUART:tx_state_1\ * !\FT232_UART:BUART:tx_state_0\ * 
              \FT232_UART:BUART:tx_bitclk_enable_pre\
            + !\FT232_UART:BUART:tx_state_1\ * !\FT232_UART:BUART:tx_state_0\ * 
              !\FT232_UART:BUART:tx_state_2\
        );
        Output = \FT232_UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FT232_UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \FT232_UART:BUART:tx_state_1\ * \FT232_UART:BUART:tx_state_0\ * 
              \FT232_UART:BUART:tx_bitclk_enable_pre\ * 
              \FT232_UART:BUART:tx_state_2\
            + \FT232_UART:BUART:tx_state_1\ * !\FT232_UART:BUART:tx_state_2\ * 
              \FT232_UART:BUART:tx_counter_dp\ * \FT232_UART:BUART:tx_bitclk\
            + \FT232_UART:BUART:tx_state_0\ * !\FT232_UART:BUART:tx_state_2\ * 
              \FT232_UART:BUART:tx_bitclk\
        );
        Output = \FT232_UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\ESP07_UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \ESP07_UART:Net_9\ ,
        cs_addr_2 => \ESP07_UART:BUART:tx_state_1\ ,
        cs_addr_1 => \ESP07_UART:BUART:tx_state_0\ ,
        cs_addr_0 => \ESP07_UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \ESP07_UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \ESP07_UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \ESP07_UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Direction_Left_Front:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Direction_Left_Front:control_7\ ,
        control_6 => \Direction_Left_Front:control_6\ ,
        control_5 => \Direction_Left_Front:control_5\ ,
        control_4 => \Direction_Left_Front:control_4\ ,
        control_3 => \Direction_Left_Front:control_3\ ,
        control_2 => \Direction_Left_Front:control_2\ ,
        control_1 => Net_991 ,
        control_0 => Net_990 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Decoder_Right:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Right:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Decoder_Right:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Decoder_Right:Net_530\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Right:Net_1275\ * \Decoder_Right:Net_1251\ * 
              !\Decoder_Right:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Decoder_Right:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Decoder_Right:Net_611\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Right:Net_1275\ * !\Decoder_Right:Net_1251\ * 
              !\Decoder_Right:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Decoder_Right:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Decoder_Right:Net_1251\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Decoder_Right:Net_1251\ * !\Decoder_Right:Net_1260\ * 
              !\Decoder_Right:bQuadDec:quad_A_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_0\
            + \Decoder_Right:Net_1251\ * !\Decoder_Right:Net_1260\ * 
              \Decoder_Right:bQuadDec:quad_A_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              \Decoder_Right:bQuadDec:state_0\
            + \Decoder_Right:Net_1251\ * !\Decoder_Right:Net_1260\ * 
              !\Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              \Decoder_Right:bQuadDec:state_1\
            + \Decoder_Right:Net_1251_split\
        );
        Output = \Decoder_Right:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Decoder_Right:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Right:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Decoder_Right:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Decoder_Right:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \FT232_UART:Net_9\ ,
        cs_addr_0 => \FT232_UART:BUART:counter_load_not\ ,
        ce0_reg => \FT232_UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \FT232_UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Decoder_Right:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_1156 ,
        status_3 => \Decoder_Right:bQuadDec:error\ ,
        status_2 => \Decoder_Right:Net_1260\ ,
        status_1 => \Decoder_Right:Net_611\ ,
        status_0 => \Decoder_Right:Net_530\ ,
        interrupt => Net_1162 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Decoder_Left:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Decoder_Left:Net_1260\ * 
              !\Decoder_Left:Cnt16:CounterUDB:status_1\ * 
              !\Decoder_Left:Cnt16:CounterUDB:overflow\
        );
        Output = \Decoder_Left:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Decoder_Left:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Left:Cnt16:CounterUDB:control_7\ * 
              !\Decoder_Left:Cnt16:CounterUDB:count_stored_i\ * 
              \Decoder_Left:Net_1203\
        );
        Output = \Decoder_Left:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Decoder_Left:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Decoder_Left:Net_1260\ * \Decoder_Left:bQuadDec:quad_A_filt\ * 
              \Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              \Decoder_Left:bQuadDec:state_1\
            + !\Decoder_Left:Net_1260\ * \Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              \Decoder_Left:bQuadDec:state_0\
            + !\Decoder_Left:Net_1260\ * \Decoder_Left:bQuadDec:quad_B_filt\ * 
              \Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
            + !\Decoder_Left:bQuadDec:quad_A_filt\ * 
              \Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
        );
        Output = \Decoder_Left:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Decoder_Left:Net_1203\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Decoder_Left:Net_1260\ * \Decoder_Left:Net_1203\ * 
              \Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
            + !\Decoder_Left:Net_1260\ * !\Decoder_Left:bQuadDec:quad_A_filt\ * 
              !\Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              \Decoder_Left:bQuadDec:state_0\
            + !\Decoder_Left:bQuadDec:quad_A_filt\ * 
              \Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
        );
        Output = \Decoder_Left:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Decoder_Left:Net_1260\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Decoder_Left:Net_1260\ * !\Decoder_Left:bQuadDec:error\
            + !\Decoder_Left:Net_1260\ * !\Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
            + !\Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
        );
        Output = \Decoder_Left:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Decoder_Left:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Left:Net_1203\
        );
        Output = \Decoder_Left:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Decoder_Left:bQuadDec:error\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Decoder_Left:Net_1260\ * !\Decoder_Left:bQuadDec:quad_A_filt\ * 
              !\Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              \Decoder_Left:bQuadDec:state_1\ * 
              \Decoder_Left:bQuadDec:state_0\
            + !\Decoder_Left:Net_1260\ * !\Decoder_Left:bQuadDec:quad_A_filt\ * 
              \Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              \Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
            + !\Decoder_Left:Net_1260\ * \Decoder_Left:bQuadDec:quad_A_filt\ * 
              !\Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              \Decoder_Left:bQuadDec:state_0\
            + \Decoder_Left:bQuadDec:quad_A_filt\ * 
              \Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
        );
        Output = \Decoder_Left:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\Decoder_Left:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_1156 ,
        status_3 => \Decoder_Left:bQuadDec:error\ ,
        status_2 => \Decoder_Left:Net_1260\ ,
        status_1 => \Decoder_Left:Net_611\ ,
        status_0 => \Decoder_Left:Net_530\ ,
        interrupt => Net_1157 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Decoder_Left:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1156 ,
        control_7 => \Decoder_Left:Cnt16:CounterUDB:control_7\ ,
        control_6 => \Decoder_Left:Cnt16:CounterUDB:control_6\ ,
        control_5 => \Decoder_Left:Cnt16:CounterUDB:control_5\ ,
        control_4 => \Decoder_Left:Cnt16:CounterUDB:control_4\ ,
        control_3 => \Decoder_Left:Cnt16:CounterUDB:control_3\ ,
        control_2 => \Decoder_Left:Cnt16:CounterUDB:control_2\ ,
        control_1 => \Decoder_Left:Cnt16:CounterUDB:control_1\ ,
        control_0 => \Decoder_Left:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Decoder_Left:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Left:Cnt16:CounterUDB:overflow\ * 
              !\Decoder_Left:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Decoder_Left:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Decoder_Left:Net_1275\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Decoder_Left:Cnt16:CounterUDB:status_1\ * 
              !\Decoder_Left:Cnt16:CounterUDB:overflow\
        );
        Output = \Decoder_Left:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Decoder_Left:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Left:Cnt16:CounterUDB:overflow\
        );
        Output = \Decoder_Left:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Decoder_Left:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Left:Cnt16:CounterUDB:status_1\ * 
              !\Decoder_Left:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Decoder_Left:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Decoder_Left:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Left:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Decoder_Left:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Decoder_Left:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Decoder_Left:Net_530\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Left:Net_1275\ * \Decoder_Left:Net_1251\ * 
              !\Decoder_Left:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Decoder_Left:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Decoder_Left:Net_611\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Left:Net_1275\ * !\Decoder_Left:Net_1251\ * 
              !\Decoder_Left:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Decoder_Left:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Decoder_Left:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Left:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Decoder_Left:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1156 ,
        cs_addr_2 => \Decoder_Left:Net_1251\ ,
        cs_addr_1 => \Decoder_Left:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Decoder_Left:Cnt16:CounterUDB:reload\ ,
        z0_comb => \Decoder_Left:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \Decoder_Left:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \Decoder_Left:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Decoder_Left:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Decoder_Left:Cnt16:CounterUDB:status_5\ ,
        chain_in => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\Decoder_Left:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \Decoder_Left:Net_1260\ ,
        clock => Net_1156 ,
        status_6 => \Decoder_Left:Cnt16:CounterUDB:status_6\ ,
        status_5 => \Decoder_Left:Cnt16:CounterUDB:status_5\ ,
        status_3 => \Decoder_Left:Cnt16:CounterUDB:status_3\ ,
        status_2 => \Decoder_Left:Cnt16:CounterUDB:status_2\ ,
        status_1 => \Decoder_Left:Cnt16:CounterUDB:status_1\ ,
        status_0 => \Decoder_Left:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Decoder_Right:bQuadDec:error\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Decoder_Right:Net_1260\ * 
              !\Decoder_Right:bQuadDec:quad_A_filt\ * 
              !\Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              \Decoder_Right:bQuadDec:state_1\ * 
              \Decoder_Right:bQuadDec:state_0\
            + !\Decoder_Right:Net_1260\ * 
              !\Decoder_Right:bQuadDec:quad_A_filt\ * 
              \Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              \Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
            + !\Decoder_Right:Net_1260\ * 
              \Decoder_Right:bQuadDec:quad_A_filt\ * 
              !\Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              \Decoder_Right:bQuadDec:state_0\
            + \Decoder_Right:bQuadDec:quad_A_filt\ * 
              \Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
        );
        Output = \Decoder_Right:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Decoder_Right:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Decoder_Right:Net_1260\ * 
              \Decoder_Right:bQuadDec:quad_A_filt\ * 
              \Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              \Decoder_Right:bQuadDec:state_0\
            + !\Decoder_Right:Net_1260\ * 
              \Decoder_Right:bQuadDec:quad_A_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              \Decoder_Right:bQuadDec:state_1\
            + !\Decoder_Right:Net_1260\ * 
              \Decoder_Right:bQuadDec:quad_A_filt\ * 
              \Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
            + \Decoder_Right:bQuadDec:quad_A_filt\ * 
              !\Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
        );
        Output = \Decoder_Right:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Decoder_Right:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Decoder_Right:Net_1260\ * 
              \Decoder_Right:bQuadDec:quad_A_filt\ * 
              \Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              \Decoder_Right:bQuadDec:state_1\
            + !\Decoder_Right:Net_1260\ * 
              \Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              \Decoder_Right:bQuadDec:state_0\
            + !\Decoder_Right:Net_1260\ * 
              \Decoder_Right:bQuadDec:quad_B_filt\ * 
              \Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
            + !\Decoder_Right:bQuadDec:quad_A_filt\ * 
              \Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
        );
        Output = \Decoder_Right:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Decoder_Right:Net_1260\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Decoder_Right:Net_1260\ * !\Decoder_Right:bQuadDec:error\
            + !\Decoder_Right:Net_1260\ * !\Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
            + !\Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
        );
        Output = \Decoder_Right:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_1108 ,
        cs_addr_1 => \Timer_Channel_Right:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Channel_Right:TimerUDB:per_zero\ ,
        f0_load => \Timer_Channel_Right:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_Channel_Right:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_Channel_Right:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_Channel_Right:TimerUDB:status_2\ ,
        chain_in => \Timer_Channel_Right:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_Channel_Right:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_1108 ,
        status_3 => \Timer_Channel_Right:TimerUDB:status_3\ ,
        status_2 => \Timer_Channel_Right:TimerUDB:status_2\ ,
        status_1 => \Timer_Channel_Right:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_Channel_Right:TimerUDB:status_tc\ ,
        interrupt => Net_1030 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Channel_Left:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1108) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1114
        );
        Output = \Timer_Channel_Left:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_Channel_Right:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1108) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1126
        );
        Output = \Timer_Channel_Right:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_Channel_Right:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1108) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer_Channel_Right:TimerUDB:control_1\ * 
              !\Timer_Channel_Right:TimerUDB:control_0\ * 
              \Timer_Channel_Right:TimerUDB:capt_fifo_load\ * 
              !\Timer_Channel_Right:TimerUDB:int_capt_count_1\ * 
              !\Timer_Channel_Right:TimerUDB:int_capt_count_0\
            + !\Timer_Channel_Right:TimerUDB:control_1\ * 
              \Timer_Channel_Right:TimerUDB:control_0\ * 
              \Timer_Channel_Right:TimerUDB:capt_fifo_load\ * 
              !\Timer_Channel_Right:TimerUDB:int_capt_count_1\ * 
              \Timer_Channel_Right:TimerUDB:int_capt_count_0\
            + \Timer_Channel_Right:TimerUDB:control_1\ * 
              !\Timer_Channel_Right:TimerUDB:control_0\ * 
              \Timer_Channel_Right:TimerUDB:capt_fifo_load\ * 
              \Timer_Channel_Right:TimerUDB:int_capt_count_1\ * 
              !\Timer_Channel_Right:TimerUDB:int_capt_count_0\
            + \Timer_Channel_Right:TimerUDB:control_1\ * 
              \Timer_Channel_Right:TimerUDB:control_0\ * 
              \Timer_Channel_Right:TimerUDB:capt_fifo_load\ * 
              \Timer_Channel_Right:TimerUDB:int_capt_count_1\ * 
              \Timer_Channel_Right:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_Channel_Right:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_Channel_Left:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer_Channel_Left:TimerUDB:control_7\ * !Net_1114 * 
              \Timer_Channel_Left:TimerUDB:capture_last\
            + \Timer_Channel_Left:TimerUDB:control_7\ * Net_1114 * 
              !\Timer_Channel_Left:TimerUDB:capture_last\
        );
        Output = \Timer_Channel_Left:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Channel_Right:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer_Channel_Right:TimerUDB:control_7\ * !Net_1126 * 
              \Timer_Channel_Right:TimerUDB:capture_last\
            + \Timer_Channel_Right:TimerUDB:control_7\ * Net_1126 * 
              !\Timer_Channel_Right:TimerUDB:capture_last\
        );
        Output = \Timer_Channel_Right:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\Decoder_Right:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1159
        );
        Output = \Decoder_Right:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_Channel_Right:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Channel_Right:TimerUDB:control_7\ * 
              \Timer_Channel_Right:TimerUDB:per_zero\
        );
        Output = \Timer_Channel_Right:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \ESP07_UART:Net_9\ ,
        cs_addr_0 => \ESP07_UART:BUART:counter_load_not\ ,
        ce0_reg => \ESP07_UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \ESP07_UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\ESP07_UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\ESP07_UART:BUART:tx_state_1\ * !\ESP07_UART:BUART:tx_state_0\ * 
              \ESP07_UART:BUART:tx_bitclk_enable_pre\ * 
              \ESP07_UART:BUART:tx_state_2\
            + \ESP07_UART:BUART:tx_state_1\ * \ESP07_UART:BUART:tx_state_0\ * 
              \ESP07_UART:BUART:tx_bitclk_enable_pre\ * 
              \ESP07_UART:BUART:tx_state_2\
            + \ESP07_UART:BUART:tx_state_1\ * \ESP07_UART:BUART:tx_state_0\ * 
              !\ESP07_UART:BUART:tx_state_2\ * \ESP07_UART:BUART:tx_bitclk\
            + \ESP07_UART:BUART:tx_state_1\ * !\ESP07_UART:BUART:tx_state_2\ * 
              \ESP07_UART:BUART:tx_counter_dp\ * \ESP07_UART:BUART:tx_bitclk\
        );
        Output = \ESP07_UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ESP07_UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \ESP07_UART:BUART:tx_state_1\ * \ESP07_UART:BUART:tx_state_0\ * 
              \ESP07_UART:BUART:tx_bitclk_enable_pre\ * 
              \ESP07_UART:BUART:tx_state_2\
            + \ESP07_UART:BUART:tx_state_1\ * !\ESP07_UART:BUART:tx_state_2\ * 
              \ESP07_UART:BUART:tx_counter_dp\ * \ESP07_UART:BUART:tx_bitclk\
            + \ESP07_UART:BUART:tx_state_0\ * !\ESP07_UART:BUART:tx_state_2\ * 
              \ESP07_UART:BUART:tx_bitclk\
        );
        Output = \ESP07_UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESP07_UART:BUART:txn\
        );
        Output = Net_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ESP07_UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \ESP07_UART:BUART:txn\ * \ESP07_UART:BUART:tx_state_1\ * 
              !\ESP07_UART:BUART:tx_bitclk\
            + \ESP07_UART:BUART:txn\ * \ESP07_UART:BUART:tx_state_2\
            + !\ESP07_UART:BUART:tx_state_1\ * \ESP07_UART:BUART:tx_state_0\ * 
              !\ESP07_UART:BUART:tx_shift_out\ * 
              !\ESP07_UART:BUART:tx_state_2\
            + !\ESP07_UART:BUART:tx_state_1\ * \ESP07_UART:BUART:tx_state_0\ * 
              !\ESP07_UART:BUART:tx_state_2\ * !\ESP07_UART:BUART:tx_bitclk\
            + \ESP07_UART:BUART:tx_state_1\ * !\ESP07_UART:BUART:tx_state_0\ * 
              !\ESP07_UART:BUART:tx_shift_out\ * 
              !\ESP07_UART:BUART:tx_state_2\ * 
              !\ESP07_UART:BUART:tx_counter_dp\ * 
              \ESP07_UART:BUART:tx_bitclk\
        );
        Output = \ESP07_UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ESP07_UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\ESP07_UART:BUART:tx_state_1\ * !\ESP07_UART:BUART:tx_state_0\ * 
              \ESP07_UART:BUART:tx_bitclk_enable_pre\
            + !\ESP07_UART:BUART:tx_state_1\ * !\ESP07_UART:BUART:tx_state_0\ * 
              !\ESP07_UART:BUART:tx_state_2\
        );
        Output = \ESP07_UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ESP07_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESP07_UART:BUART:rx_count_2\ * !\ESP07_UART:BUART:rx_count_1\ * 
              !\ESP07_UART:BUART:rx_count_0\
        );
        Output = \ESP07_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_1108 ,
        control_7 => \Timer_Channel_Right:TimerUDB:control_7\ ,
        control_6 => \Timer_Channel_Right:TimerUDB:control_6\ ,
        control_5 => \Timer_Channel_Right:TimerUDB:control_5\ ,
        control_4 => \Timer_Channel_Right:TimerUDB:control_4\ ,
        control_3 => \Timer_Channel_Right:TimerUDB:control_3\ ,
        control_2 => \Timer_Channel_Right:TimerUDB:control_2\ ,
        control_1 => \Timer_Channel_Right:TimerUDB:control_1\ ,
        control_0 => \Timer_Channel_Right:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Decoder_Right:Net_1203\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Decoder_Right:Net_1260\ * \Decoder_Right:Net_1203\ * 
              \Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
            + !\Decoder_Right:Net_1260\ * 
              !\Decoder_Right:bQuadDec:quad_A_filt\ * 
              !\Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              \Decoder_Right:bQuadDec:state_0\
            + !\Decoder_Right:bQuadDec:quad_A_filt\ * 
              \Decoder_Right:bQuadDec:quad_B_filt\ * 
              !\Decoder_Right:bQuadDec:error\ * 
              !\Decoder_Right:bQuadDec:state_1\ * 
              !\Decoder_Right:bQuadDec:state_0\
        );
        Output = \Decoder_Right:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Decoder_Right:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Decoder_Right:bQuadDec:quad_B_delayed_0\ * 
              !\Decoder_Right:bQuadDec:quad_B_delayed_1\ * 
              !\Decoder_Right:bQuadDec:quad_B_delayed_2\ * 
              \Decoder_Right:bQuadDec:quad_B_filt\
            + \Decoder_Right:bQuadDec:quad_B_delayed_0\ * 
              \Decoder_Right:bQuadDec:quad_B_delayed_1\ * 
              \Decoder_Right:bQuadDec:quad_B_delayed_2\ * 
              !\Decoder_Right:bQuadDec:quad_B_filt\
        );
        Output = \Decoder_Right:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Decoder_Right:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Right:bQuadDec:quad_B_delayed_1\
        );
        Output = \Decoder_Right:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Decoder_Right:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Right:bQuadDec:quad_B_delayed_0\
        );
        Output = \Decoder_Right:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1156 ,
        cs_addr_2 => \Decoder_Right:Net_1251\ ,
        cs_addr_1 => \Decoder_Right:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Decoder_Right:Cnt16:CounterUDB:reload\ ,
        chain_out => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Decoder_Left:Net_1251\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Decoder_Left:Net_1251\ * !\Decoder_Left:Net_1260\ * 
              !\Decoder_Left:bQuadDec:quad_A_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_0\
            + \Decoder_Left:Net_1251\ * !\Decoder_Left:Net_1260\ * 
              \Decoder_Left:bQuadDec:quad_A_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              \Decoder_Left:bQuadDec:state_0\
            + \Decoder_Left:Net_1251\ * !\Decoder_Left:Net_1260\ * 
              !\Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              \Decoder_Left:bQuadDec:state_1\
            + \Decoder_Left:Net_1251_split\
        );
        Output = \Decoder_Left:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Decoder_Left:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Decoder_Left:Net_1260\ * \Decoder_Left:bQuadDec:quad_A_filt\ * 
              \Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              \Decoder_Left:bQuadDec:state_0\
            + !\Decoder_Left:Net_1260\ * \Decoder_Left:bQuadDec:quad_A_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              \Decoder_Left:bQuadDec:state_1\
            + !\Decoder_Left:Net_1260\ * \Decoder_Left:bQuadDec:quad_A_filt\ * 
              \Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
            + \Decoder_Left:bQuadDec:quad_A_filt\ * 
              !\Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
        );
        Output = \Decoder_Left:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Decoder_Left:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Decoder_Left:Net_1251\ * !\Decoder_Left:Net_1260\ * 
              \Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\
            + \Decoder_Left:Net_1251\ * !\Decoder_Left:Net_1260\ * 
              \Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
            + \Decoder_Left:Net_1251\ * !\Decoder_Left:bQuadDec:quad_A_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
            + \Decoder_Left:Net_1251\ * \Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
            + !\Decoder_Left:Net_1260\ * !\Decoder_Left:bQuadDec:quad_A_filt\ * 
              !\Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              \Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
            + !\Decoder_Left:Net_1260\ * \Decoder_Left:bQuadDec:quad_A_filt\ * 
              !\Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              \Decoder_Left:bQuadDec:state_1\ * 
              \Decoder_Left:bQuadDec:state_0\
            + !\Decoder_Left:Net_1260\ * \Decoder_Left:bQuadDec:quad_A_filt\ * 
              \Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              \Decoder_Left:bQuadDec:state_0\
            + !\Decoder_Left:bQuadDec:quad_A_filt\ * 
              \Decoder_Left:bQuadDec:quad_B_filt\ * 
              !\Decoder_Left:bQuadDec:error\ * 
              !\Decoder_Left:bQuadDec:state_1\ * 
              !\Decoder_Left:bQuadDec:state_0\
        );
        Output = \Decoder_Left:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\FT232_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\FT232_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \FT232_UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Decoder_Left:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Decoder_Left:bQuadDec:quad_B_delayed_0\ * 
              !\Decoder_Left:bQuadDec:quad_B_delayed_1\ * 
              !\Decoder_Left:bQuadDec:quad_B_delayed_2\ * 
              \Decoder_Left:bQuadDec:quad_B_filt\
            + \Decoder_Left:bQuadDec:quad_B_delayed_0\ * 
              \Decoder_Left:bQuadDec:quad_B_delayed_1\ * 
              \Decoder_Left:bQuadDec:quad_B_delayed_2\ * 
              !\Decoder_Left:bQuadDec:quad_B_filt\
        );
        Output = \Decoder_Left:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Decoder_Left:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Left:bQuadDec:quad_B_delayed_1\
        );
        Output = \Decoder_Left:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Decoder_Left:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Left:bQuadDec:quad_B_delayed_0\
        );
        Output = \Decoder_Left:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Decoder_Left:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1153
        );
        Output = \Decoder_Left:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Decoder_Left:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Decoder_Left:bQuadDec:quad_A_delayed_0\ * 
              !\Decoder_Left:bQuadDec:quad_A_delayed_1\ * 
              !\Decoder_Left:bQuadDec:quad_A_delayed_2\ * 
              \Decoder_Left:bQuadDec:quad_A_filt\
            + \Decoder_Left:bQuadDec:quad_A_delayed_0\ * 
              \Decoder_Left:bQuadDec:quad_A_delayed_1\ * 
              \Decoder_Left:bQuadDec:quad_A_delayed_2\ * 
              !\Decoder_Left:bQuadDec:quad_A_filt\
        );
        Output = \Decoder_Left:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Decoder_Left:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Left:bQuadDec:quad_A_delayed_1\
        );
        Output = \Decoder_Left:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Decoder_Left:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Left:Cnt16:CounterUDB:status_1\
        );
        Output = \Decoder_Left:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Decoder_Left:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Left:bQuadDec:quad_A_delayed_0\
        );
        Output = \Decoder_Left:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1156 ,
        cs_addr_2 => \Decoder_Left:Net_1251\ ,
        cs_addr_1 => \Decoder_Left:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Decoder_Left:Cnt16:CounterUDB:reload\ ,
        chain_out => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Decoder_Right:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Right:bQuadDec:quad_A_delayed_1\
        );
        Output = \Decoder_Right:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Decoder_Right:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Right:bQuadDec:quad_A_delayed_0\
        );
        Output = \Decoder_Right:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Decoder_Right:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Decoder_Right:bQuadDec:quad_A_delayed_0\ * 
              !\Decoder_Right:bQuadDec:quad_A_delayed_1\ * 
              !\Decoder_Right:bQuadDec:quad_A_delayed_2\ * 
              \Decoder_Right:bQuadDec:quad_A_filt\
            + \Decoder_Right:bQuadDec:quad_A_delayed_0\ * 
              \Decoder_Right:bQuadDec:quad_A_delayed_1\ * 
              \Decoder_Right:bQuadDec:quad_A_delayed_2\ * 
              !\Decoder_Right:bQuadDec:quad_A_filt\
        );
        Output = \Decoder_Right:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Decoder_Right:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1158
        );
        Output = \Decoder_Right:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Decoder_Right:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Right:Cnt16:CounterUDB:status_1\
        );
        Output = \Decoder_Right:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Decoder_Left:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1154
        );
        Output = \Decoder_Left:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_1108 ,
        cs_addr_1 => \Timer_Channel_Right:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Channel_Right:TimerUDB:per_zero\ ,
        f0_load => \Timer_Channel_Right:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_Channel_Right:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\

count7cell: Name =\ESP07_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \ESP07_UART:Net_9\ ,
        load => \ESP07_UART:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \ESP07_UART:BUART:rx_count_2\ ,
        count_1 => \ESP07_UART:BUART:rx_count_1\ ,
        count_0 => \ESP07_UART:BUART:rx_count_0\ ,
        tc => \ESP07_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Channel_Right:TimerUDB:int_capt_count_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1108) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer_Channel_Right:TimerUDB:control_1\ * 
              !\Timer_Channel_Right:TimerUDB:control_0\ * 
              !\Timer_Channel_Right:TimerUDB:int_capt_count_1\ * 
              !\Timer_Channel_Right:TimerUDB:int_capt_count_0\
            + \Timer_Channel_Right:TimerUDB:control_1\ * 
              !\Timer_Channel_Right:TimerUDB:control_0\ * 
              \Timer_Channel_Right:TimerUDB:int_capt_count_1\ * 
              !\Timer_Channel_Right:TimerUDB:int_capt_count_0\
            + !\Timer_Channel_Right:TimerUDB:capt_fifo_load\
        );
        Output = \Timer_Channel_Right:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_Channel_Right:TimerUDB:int_capt_count_1\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1108) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_Channel_Right:TimerUDB:control_1\ * 
              !\Timer_Channel_Right:TimerUDB:control_0\ * 
              \Timer_Channel_Right:TimerUDB:capt_fifo_load\ * 
              \Timer_Channel_Right:TimerUDB:int_capt_count_1\
            + \Timer_Channel_Right:TimerUDB:control_1\ * 
              \Timer_Channel_Right:TimerUDB:capt_fifo_load\ * 
              \Timer_Channel_Right:TimerUDB:int_capt_count_0\
            + !\Timer_Channel_Right:TimerUDB:control_0\ * 
              \Timer_Channel_Right:TimerUDB:capt_fifo_load\ * 
              \Timer_Channel_Right:TimerUDB:int_capt_count_0\
            + \Timer_Channel_Right:TimerUDB:capt_fifo_load\ * 
              \Timer_Channel_Right:TimerUDB:int_capt_count_1\ * 
              \Timer_Channel_Right:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_Channel_Right:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Decoder_Right:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Right:Cnt16:CounterUDB:status_1\ * 
              !\Decoder_Right:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Decoder_Right:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\ESP07_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP07_UART:BUART:rx_state_0\ * 
              \ESP07_UART:BUART:rx_bitclk_enable\ * 
              !\ESP07_UART:BUART:rx_state_3\ * \ESP07_UART:BUART:rx_state_2\ * 
              !Net_7 * !MODIN1_1
            + !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP07_UART:BUART:rx_state_0\ * 
              \ESP07_UART:BUART:rx_bitclk_enable\ * 
              !\ESP07_UART:BUART:rx_state_3\ * \ESP07_UART:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP07_UART:BUART:rx_state_0\ * !\ESP07_UART:BUART:rx_state_3\ * 
              !\ESP07_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP07_UART:BUART:rx_state_0\ * !\ESP07_UART:BUART:rx_state_3\ * 
              !\ESP07_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \ESP07_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ESP07_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP07_UART:BUART:rx_state_0\ * !\ESP07_UART:BUART:rx_state_3\ * 
              !\ESP07_UART:BUART:rx_state_2\
        );
        Output = \ESP07_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ESP07_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP07_UART:BUART:rx_state_0\ * 
              \ESP07_UART:BUART:rx_bitclk_enable\ * 
              \ESP07_UART:BUART:rx_state_3\ * \ESP07_UART:BUART:rx_state_2\ * 
              !Net_7 * !MODIN1_1
            + !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP07_UART:BUART:rx_state_0\ * 
              \ESP07_UART:BUART:rx_bitclk_enable\ * 
              \ESP07_UART:BUART:rx_state_3\ * \ESP07_UART:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
        );
        Output = \ESP07_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ESP07_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ESP07_UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

statusicell: Name =\ESP07_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \ESP07_UART:Net_9\ ,
        status_5 => \ESP07_UART:BUART:rx_status_5\ ,
        status_4 => \ESP07_UART:BUART:rx_status_4\ ,
        status_3 => \ESP07_UART:BUART:rx_status_3\ ,
        interrupt => Net_27 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Decoder_Right:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Right:Cnt16:CounterUDB:control_7\ * 
              !\Decoder_Right:Cnt16:CounterUDB:count_stored_i\ * 
              \Decoder_Right:Net_1203\
        );
        Output = \Decoder_Right:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Decoder_Right:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Right:Net_1203\
        );
        Output = \Decoder_Right:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ESP07_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ESP07_UART:BUART:rx_load_fifo\ * 
              \ESP07_UART:BUART:rx_fifofull\
        );
        Output = \ESP07_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ESP07_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ESP07_UART:BUART:rx_fifonotempty\ * 
              \ESP07_UART:BUART:rx_state_stop1_reg\
        );
        Output = \ESP07_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ESP07_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \ESP07_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ESP07_UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7 * MODIN1_0
            + MODIN1_1
        );
        Output = \ESP07_UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ESP07_UART:BUART:rx_count_2\ * !\ESP07_UART:BUART:rx_count_1\ * 
              !Net_7 * MODIN1_0
            + !\ESP07_UART:BUART:rx_count_2\ * !\ESP07_UART:BUART:rx_count_1\ * 
              Net_7 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ESP07_UART:BUART:rx_count_2\ * !\ESP07_UART:BUART:rx_count_1\ * 
              !Net_7 * MODIN1_1
            + !\ESP07_UART:BUART:rx_count_2\ * !\ESP07_UART:BUART:rx_count_1\ * 
              Net_7 * !MODIN1_1 * MODIN1_0
            + !\ESP07_UART:BUART:rx_count_2\ * !\ESP07_UART:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\ESP07_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \ESP07_UART:Net_9\ ,
        cs_addr_2 => \ESP07_UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \ESP07_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \ESP07_UART:BUART:rx_bitclk_enable\ ,
        route_si => \ESP07_UART:BUART:rx_postpoll\ ,
        f0_load => \ESP07_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \ESP07_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \ESP07_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Direction_Left_Rear:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Direction_Left_Rear:control_7\ ,
        control_6 => \Direction_Left_Rear:control_6\ ,
        control_5 => \Direction_Left_Rear:control_5\ ,
        control_4 => \Direction_Left_Rear:control_4\ ,
        control_3 => \Direction_Left_Rear:control_3\ ,
        control_2 => \Direction_Left_Rear:control_2\ ,
        control_1 => Net_993 ,
        control_0 => Net_992 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Decoder_Right:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Decoder_Right:Net_1260\ * 
              !\Decoder_Right:Cnt16:CounterUDB:status_1\ * 
              !\Decoder_Right:Cnt16:CounterUDB:overflow\
        );
        Output = \Decoder_Right:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Decoder_Right:Net_1275\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Decoder_Right:Cnt16:CounterUDB:status_1\ * 
              !\Decoder_Right:Cnt16:CounterUDB:overflow\
        );
        Output = \Decoder_Right:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Decoder_Right:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1156) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Right:Cnt16:CounterUDB:overflow\
        );
        Output = \Decoder_Right:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Decoder_Right:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Decoder_Right:Cnt16:CounterUDB:overflow\ * 
              !\Decoder_Right:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Decoder_Right:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ESP07_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP07_UART:BUART:rx_state_0\ * 
              \ESP07_UART:BUART:rx_bitclk_enable\ * 
              \ESP07_UART:BUART:rx_state_3\
            + !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP07_UART:BUART:rx_state_0\ * 
              \ESP07_UART:BUART:rx_bitclk_enable\ * 
              \ESP07_UART:BUART:rx_state_2\
            + !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP07_UART:BUART:rx_state_0\ * !\ESP07_UART:BUART:rx_state_3\ * 
              !\ESP07_UART:BUART:rx_state_2\ * !Net_7 * 
              \ESP07_UART:BUART:rx_last\
            + !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP07_UART:BUART:rx_state_0\ * !\ESP07_UART:BUART:rx_state_3\ * 
              !\ESP07_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP07_UART:BUART:rx_state_0\ * !\ESP07_UART:BUART:rx_state_3\ * 
              !\ESP07_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \ESP07_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ESP07_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP07_UART:BUART:rx_state_0\ * 
              \ESP07_UART:BUART:rx_bitclk_enable\ * 
              \ESP07_UART:BUART:rx_state_3\ * !\ESP07_UART:BUART:rx_state_2\
            + !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP07_UART:BUART:rx_state_0\ * !\ESP07_UART:BUART:rx_state_3\ * 
              !\ESP07_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP07_UART:BUART:rx_state_0\ * !\ESP07_UART:BUART:rx_state_3\ * 
              !\ESP07_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \ESP07_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ESP07_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP07_UART:BUART:rx_state_0\ * 
              \ESP07_UART:BUART:rx_bitclk_enable\ * 
              \ESP07_UART:BUART:rx_state_3\ * \ESP07_UART:BUART:rx_state_2\
            + !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP07_UART:BUART:rx_state_0\ * !\ESP07_UART:BUART:rx_state_3\ * 
              !\ESP07_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              \ESP07_UART:BUART:rx_state_0\ * !\ESP07_UART:BUART:rx_state_3\ * 
              !\ESP07_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \ESP07_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ESP07_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ESP07_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\ESP07_UART:BUART:tx_ctrl_mark_last\ * 
              !\ESP07_UART:BUART:rx_state_0\ * \ESP07_UART:BUART:rx_state_3\ * 
              \ESP07_UART:BUART:rx_state_2\
        );
        Output = \ESP07_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1156 ,
        cs_addr_2 => \Decoder_Right:Net_1251\ ,
        cs_addr_1 => \Decoder_Right:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Decoder_Right:Cnt16:CounterUDB:reload\ ,
        z0_comb => \Decoder_Right:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \Decoder_Right:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \Decoder_Right:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Decoder_Right:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Decoder_Right:Cnt16:CounterUDB:status_5\ ,
        chain_in => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\Decoder_Right:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \Decoder_Right:Net_1260\ ,
        clock => Net_1156 ,
        status_6 => \Decoder_Right:Cnt16:CounterUDB:status_6\ ,
        status_5 => \Decoder_Right:Cnt16:CounterUDB:status_5\ ,
        status_3 => \Decoder_Right:Cnt16:CounterUDB:status_3\ ,
        status_2 => \Decoder_Right:Cnt16:CounterUDB:status_2\ ,
        status_1 => \Decoder_Right:Cnt16:CounterUDB:status_1\ ,
        status_0 => \Decoder_Right:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Decoder_Right:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1156 ,
        control_7 => \Decoder_Right:Cnt16:CounterUDB:control_7\ ,
        control_6 => \Decoder_Right:Cnt16:CounterUDB:control_6\ ,
        control_5 => \Decoder_Right:Cnt16:CounterUDB:control_5\ ,
        control_4 => \Decoder_Right:Cnt16:CounterUDB:control_4\ ,
        control_3 => \Decoder_Right:Cnt16:CounterUDB:control_3\ ,
        control_2 => \Decoder_Right:Cnt16:CounterUDB:control_2\ ,
        control_1 => \Decoder_Right:Cnt16:CounterUDB:control_1\ ,
        control_0 => \Decoder_Right:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ESP07_Interrupt
        PORT MAP (
            interrupt => Net_27 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =GPS_Interrupt
        PORT MAP (
            interrupt => Net_1225 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =Interrupt_Channel_Left
        PORT MAP (
            interrupt => Net_287 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =Interrupt_Channel_Right
        PORT MAP (
            interrupt => Net_1030 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\Decoder_Left:isr\
        PORT MAP (
            interrupt => Net_1157 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\Decoder_Right:isr\
        PORT MAP (
            interrupt => Net_1162 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\FT232_UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_28 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = ESP07_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ESP07_Rx(0)__PA ,
        fb => Net_7 ,
        pad => ESP07_Rx(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = ESP07_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ESP07_Tx(0)__PA ,
        input => Net_2 ,
        pad => ESP07_Tx(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = I2C_SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => I2C_SCL(0)__PA ,
        fb => \I2C:Net_1109_0\ ,
        input => \I2C:Net_643_0\ ,
        pad => I2C_SCL(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = I2C_SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => I2C_SDA(0)__PA ,
        fb => \I2C:Net_1109_1\ ,
        input => \I2C:sda_x_wire\ ,
        pad => I2C_SDA(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Motor_Left_Rear_Input2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_Left_Rear_Input2(0)__PA ,
        input => Net_993 ,
        pad => Motor_Left_Rear_Input2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Motor_Left_Rear_Input1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_Left_Rear_Input1(0)__PA ,
        input => Net_992 ,
        pad => Motor_Left_Rear_Input1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Motor_Left_Rear_PWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_Left_Rear_PWM(0)__PA ,
        input => Net_556 ,
        pad => Motor_Left_Rear_PWM(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = Motor_Right_Rear_PWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_Right_Rear_PWM(0)__PA ,
        input => Net_619 ,
        pad => Motor_Right_Rear_PWM(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Motor_Right_Rear_Input1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_Right_Rear_Input1(0)__PA ,
        input => Net_996 ,
        pad => Motor_Right_Rear_Input1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Motor_Right_Rear_Input2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_Right_Rear_Input2(0)__PA ,
        input => Net_997 ,
        pad => Motor_Right_Rear_Input2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = GPS_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => GPS_Tx(0)__PA ,
        input => Net_1218 ,
        pad => GPS_Tx(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = GPS_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPS_Rx(0)__PA ,
        fb => Net_1230 ,
        pad => GPS_Rx(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = FT232_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => FT232_Tx(0)__PA ,
        input => Net_426 ,
        pad => FT232_Tx(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = FT232_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FT232_Rx(0)__PA ,
        fb => Net_20 ,
        pad => FT232_Rx(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = FT232_Detect(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FT232_Detect(0)__PA ,
        fb => Net_428 ,
        pad => FT232_Detect(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Motor_Right_Front_Input2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_Right_Front_Input2(0)__PA ,
        input => Net_995 ,
        pad => Motor_Right_Front_Input2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Motor_Right_Front_Input1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_Right_Front_Input1(0)__PA ,
        input => Net_994 ,
        pad => Motor_Right_Front_Input1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Motor_Right_Front_PWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_Right_Front_PWM(0)__PA ,
        input => Net_582 ,
        pad => Motor_Right_Front_PWM(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Motor_Left_Front_Input2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_Left_Front_Input2(0)__PA ,
        input => Net_991 ,
        pad => Motor_Left_Front_Input2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Motor_Left_Front_Input1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_Left_Front_Input1(0)__PA ,
        input => Net_990 ,
        pad => Motor_Left_Front_Input1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Motor_Left_Front_PWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_Left_Front_PWM(0)__PA ,
        input => Net_1131 ,
        pad => Motor_Left_Front_PWM(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RX_PWM_Left(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RX_PWM_Left(0)__PA ,
        fb => Net_1093 ,
        pad => RX_PWM_Left(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RX_PWM_Right(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RX_PWM_Right(0)__PA ,
        fb => Net_1097 ,
        pad => RX_PWM_Right(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = RF_Enable(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RF_Enable(0)__PA ,
        fb => Net_1017 ,
        pad => RF_Enable(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = Decoder_Right_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Decoder_Right_B(0)__PA ,
        fb => Net_1159 ,
        pad => Decoder_Right_B(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Decoder_Right_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Decoder_Right_A(0)__PA ,
        fb => Net_1158 ,
        pad => Decoder_Right_A(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Decoder_Left_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Decoder_Left_A(0)__PA ,
        fb => Net_1153 ,
        pad => Decoder_Left_A(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Decoder_Left_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Decoder_Left_B(0)__PA ,
        fb => Net_1154 ,
        pad => Decoder_Left_B(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Onboard_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Onboard_LED(0)__PA ,
        pad => Onboard_LED(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1156 ,
            dclk_0 => Net_1156_local ,
            dclk_glb_1 => Net_1108 ,
            dclk_1 => Net_1108_local ,
            dclk_glb_2 => \FT232_UART:Net_9\ ,
            dclk_2 => \FT232_UART:Net_9_local\ ,
            dclk_glb_3 => \ESP07_UART:Net_9\ ,
            dclk_3 => \ESP07_UART:Net_9_local\ ,
            dclk_glb_4 => Net_506 ,
            dclk_4 => Net_506_local ,
            dclk_glb_5 => \GPS_UART:Net_9\ ,
            dclk_5 => \GPS_UART:Net_9_local\ ,
            dclk_glb_6 => Net_1240 ,
            dclk_6 => Net_1240_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C:Net_1109_0\ ,
            sda_in => \I2C:Net_1109_1\ ,
            scl_out => \I2C:Net_643_0\ ,
            sda_out => \I2C:sda_x_wire\ ,
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PWM_Left_Front:PWMHW\
        PORT MAP (
            clock => Net_506 ,
            enable => __ONE__ ,
            tc => \PWM_Left_Front:Net_63\ ,
            cmp => Net_1131 ,
            irq => \PWM_Left_Front:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\PWM_Left_Rear:PWMHW\
        PORT MAP (
            clock => Net_506 ,
            enable => __ONE__ ,
            tc => \PWM_Left_Rear:Net_63\ ,
            cmp => Net_556 ,
            irq => \PWM_Left_Rear:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\PWM_Right_Front:PWMHW\
        PORT MAP (
            clock => Net_506 ,
            enable => __ONE__ ,
            tc => \PWM_Right_Front:Net_63\ ,
            cmp => Net_582 ,
            irq => \PWM_Right_Front:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,3): 
    timercell: Name =\PWM_Right_Rear:PWMHW\
        PORT MAP (
            clock => Net_506 ,
            enable => __ONE__ ,
            tc => \PWM_Right_Rear:Net_63\ ,
            cmp => Net_619 ,
            irq => \PWM_Right_Rear:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                             | 
Port | Pin | Fixed |      Type |       Drive Mode |                        Name | Connections
-----+-----+-------+-----------+------------------+-----------------------------+-------------------------------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |                 ESP07_Rx(0) | FB(Net_7)
     |   1 |     * |      NONE |         CMOS_OUT |                 ESP07_Tx(0) | In(Net_2)
     |   2 |     * |      NONE |    OPEN_DRAIN_LO |                  I2C_SCL(0) | FB(\I2C:Net_1109_0\), In(\I2C:Net_643_0\)
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |                  I2C_SDA(0) | FB(\I2C:Net_1109_1\), In(\I2C:sda_x_wire\)
     |   4 |     * |      NONE |         CMOS_OUT |   Motor_Left_Rear_Input2(0) | In(Net_993)
     |   5 |     * |      NONE |         CMOS_OUT |   Motor_Left_Rear_Input1(0) | In(Net_992)
     |   6 |     * |      NONE |         CMOS_OUT |      Motor_Left_Rear_PWM(0) | In(Net_556)
-----+-----+-------+-----------+------------------+-----------------------------+-------------------------------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |     Motor_Right_Rear_PWM(0) | In(Net_619)
     |   1 |     * |      NONE |         CMOS_OUT |  Motor_Right_Rear_Input1(0) | In(Net_996)
     |   2 |     * |      NONE |         CMOS_OUT |  Motor_Right_Rear_Input2(0) | In(Net_997)
     |   3 |     * |      NONE |         CMOS_OUT |                   GPS_Tx(0) | In(Net_1218)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |                   GPS_Rx(0) | FB(Net_1230)
     |   5 |     * |      NONE |         CMOS_OUT |                 FT232_Tx(0) | In(Net_426)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |                 FT232_Rx(0) | FB(Net_20)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |             FT232_Detect(0) | FB(Net_428)
-----+-----+-------+-----------+------------------+-----------------------------+-------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT | Motor_Right_Front_Input2(0) | In(Net_995)
     |   1 |     * |      NONE |         CMOS_OUT | Motor_Right_Front_Input1(0) | In(Net_994)
     |   2 |     * |      NONE |         CMOS_OUT |    Motor_Right_Front_PWM(0) | In(Net_582)
     |   3 |     * |      NONE |         CMOS_OUT |  Motor_Left_Front_Input2(0) | In(Net_991)
     |   4 |     * |      NONE |         CMOS_OUT |  Motor_Left_Front_Input1(0) | In(Net_990)
     |   5 |     * |      NONE |         CMOS_OUT |     Motor_Left_Front_PWM(0) | In(Net_1131)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |              RX_PWM_Left(0) | FB(Net_1093)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |             RX_PWM_Right(0) | FB(Net_1097)
-----+-----+-------+-----------+------------------+-----------------------------+-------------------------------------------
  12 |   2 |     * |      NONE |      RES_PULL_UP |                RF_Enable(0) | FB(Net_1017)
-----+-----+-------+-----------+------------------+-----------------------------+-------------------------------------------
  15 |   0 |     * |      NONE |     HI_Z_DIGITAL |          Decoder_Right_B(0) | FB(Net_1159)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |          Decoder_Right_A(0) | FB(Net_1158)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |           Decoder_Left_A(0) | FB(Net_1153)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |           Decoder_Left_B(0) | FB(Net_1154)
     |   4 |     * |      NONE |         CMOS_OUT |              Onboard_LED(0) | 
----------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.009ms
Digital Placement phase: Elapsed time ==> 4s.285ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 5s.008ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.731ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.100ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Platform Control Firmware_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.064ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.342ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 12s.311ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 12s.311ms
API generation phase: Elapsed time ==> 3s.639ms
Dependency generation phase: Elapsed time ==> 0s.034ms
Cleanup phase: Elapsed time ==> 0s.000ms
