library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity fpu_test is
end entity;

architecture test of fpu_test is

signal clock: std_logic := '1';
signal reset,clken,modop,ready : std_logic := '0';
signal data1,data2,data3,d_out : std_logic_vector (31 downto 0) := (others => '0');
signal flags : std_logic_vector (4 downto 0) := (others => '0');

component fpu is
	port
	(
		reset    : in  std_logic;
		clock    : in  std_logic;
		clken		: in  std_logic;
		modop		: in  std_logic_vector  (1 downto 0);	
		data1		: in  std_logic_vector (31 downto 0);		
		data2		: in  std_logic_vector (31 downto 0);	
		data3		: in  std_logic_vector (31 downto 0);	
		d_out		: out std_logic_vector (31 downto 0);	
		flags  	: out std_logic_vector(4 downto 0);
		ready  	: out std_logic
	);
end component;

begin

	u0: FPU
	port map (
		clock			=> clock		,
		clken			=> fpu_ce	,
		reset			=> fpu_rs	,
		modop			=> fpu_op	,
		data1			=> data.d0	,
		data2			=> data.d1	,
		data3			=> data.d2	,
		d_out			=> data.d3
	);
		