0.6
2019.1
May 24 2019
15:06:07
E:/VivadoProjects/Lab2/twoBitSubtractor/twoBitSub.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
E:/VivadoProjects/Lab2/twoBitSubtractor/twoBitSub.srcs/sim_1/new/testBenchSub.sv,1571692378,systemVerilog,,,,testBenchSub,,,,,,,,
E:/VivadoProjects/Lab2/twoBitSubtractor/twoBitSub.srcs/sources_1/new/twoBitSub.sv,1571692642,systemVerilog,,E:/VivadoProjects/Lab2/twoBitSubtractor/twoBitSub.srcs/sim_1/new/testBenchSub.sv,,fullSubtractor;twoBitSub,,,,,,,,
