#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000183d6d80c10 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000183d6de5da0_0 .net "PC", 31 0, v00000183d6da4100_0;  1 drivers
v00000183d6de4f40_0 .var "clk", 0 0;
v00000183d6de4040_0 .net "clkout", 0 0, L_00000183d6dea110;  1 drivers
v00000183d6de4fe0_0 .net "cycles_consumed", 31 0, v00000183d6de4a40_0;  1 drivers
v00000183d6de40e0_0 .var "rst", 0 0;
S_00000183d6d6dad0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000183d6d80c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000183d6d81bc0 .param/l "RType" 0 4 2, C4<000000>;
P_00000183d6d81bf8 .param/l "add" 0 4 5, C4<100000>;
P_00000183d6d81c30 .param/l "addi" 0 4 8, C4<001000>;
P_00000183d6d81c68 .param/l "addu" 0 4 5, C4<100001>;
P_00000183d6d81ca0 .param/l "and_" 0 4 5, C4<100100>;
P_00000183d6d81cd8 .param/l "andi" 0 4 8, C4<001100>;
P_00000183d6d81d10 .param/l "beq" 0 4 10, C4<000100>;
P_00000183d6d81d48 .param/l "bne" 0 4 10, C4<000101>;
P_00000183d6d81d80 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000183d6d81db8 .param/l "j" 0 4 12, C4<000010>;
P_00000183d6d81df0 .param/l "jal" 0 4 12, C4<000011>;
P_00000183d6d81e28 .param/l "jr" 0 4 6, C4<001000>;
P_00000183d6d81e60 .param/l "lw" 0 4 8, C4<100011>;
P_00000183d6d81e98 .param/l "nor_" 0 4 5, C4<100111>;
P_00000183d6d81ed0 .param/l "or_" 0 4 5, C4<100101>;
P_00000183d6d81f08 .param/l "ori" 0 4 8, C4<001101>;
P_00000183d6d81f40 .param/l "sgt" 0 4 6, C4<101011>;
P_00000183d6d81f78 .param/l "sll" 0 4 6, C4<000000>;
P_00000183d6d81fb0 .param/l "slt" 0 4 5, C4<101010>;
P_00000183d6d81fe8 .param/l "slti" 0 4 8, C4<101010>;
P_00000183d6d82020 .param/l "srl" 0 4 6, C4<000010>;
P_00000183d6d82058 .param/l "sub" 0 4 5, C4<100010>;
P_00000183d6d82090 .param/l "subu" 0 4 5, C4<100011>;
P_00000183d6d820c8 .param/l "sw" 0 4 8, C4<101011>;
P_00000183d6d82100 .param/l "xor_" 0 4 5, C4<100110>;
P_00000183d6d82138 .param/l "xori" 0 4 8, C4<001110>;
L_00000183d6dea880 .functor NOT 1, v00000183d6de40e0_0, C4<0>, C4<0>, C4<0>;
L_00000183d6deab20 .functor NOT 1, v00000183d6de40e0_0, C4<0>, C4<0>, C4<0>;
L_00000183d6dea960 .functor NOT 1, v00000183d6de40e0_0, C4<0>, C4<0>, C4<0>;
L_00000183d6deab90 .functor NOT 1, v00000183d6de40e0_0, C4<0>, C4<0>, C4<0>;
L_00000183d6dea5e0 .functor NOT 1, v00000183d6de40e0_0, C4<0>, C4<0>, C4<0>;
L_00000183d6dea9d0 .functor NOT 1, v00000183d6de40e0_0, C4<0>, C4<0>, C4<0>;
L_00000183d6dea8f0 .functor NOT 1, v00000183d6de40e0_0, C4<0>, C4<0>, C4<0>;
L_00000183d6dea3b0 .functor NOT 1, v00000183d6de40e0_0, C4<0>, C4<0>, C4<0>;
L_00000183d6dea110 .functor OR 1, v00000183d6de4f40_0, v00000183d6d77b10_0, C4<0>, C4<0>;
L_00000183d6dea730 .functor OR 1, L_00000183d6e334e0, L_00000183d6e347a0, C4<0>, C4<0>;
L_00000183d6dea7a0 .functor AND 1, L_00000183d6e34340, L_00000183d6e33760, C4<1>, C4<1>;
L_00000183d6dea180 .functor NOT 1, v00000183d6de40e0_0, C4<0>, C4<0>, C4<0>;
L_00000183d6dea810 .functor OR 1, L_00000183d6e34de0, L_00000183d6e34c00, C4<0>, C4<0>;
L_00000183d6deac70 .functor OR 1, L_00000183d6dea810, L_00000183d6e34ca0, C4<0>, C4<0>;
L_00000183d6deae30 .functor OR 1, L_00000183d6e33440, L_00000183d6e45320, C4<0>, C4<0>;
L_00000183d6deadc0 .functor AND 1, L_00000183d6e33260, L_00000183d6deae30, C4<1>, C4<1>;
L_00000183d6dead50 .functor OR 1, L_00000183d6e45500, L_00000183d6e46ae0, C4<0>, C4<0>;
L_00000183d6deaea0 .functor AND 1, L_00000183d6e45be0, L_00000183d6dead50, C4<1>, C4<1>;
L_00000183d6de9fc0 .functor NOT 1, L_00000183d6dea110, C4<0>, C4<0>, C4<0>;
v00000183d6da23a0_0 .net "ALUOp", 3 0, v00000183d6d78970_0;  1 drivers
v00000183d6da2580_0 .net "ALUResult", 31 0, v00000183d6da2940_0;  1 drivers
v00000183d6da26c0_0 .net "ALUSrc", 0 0, v00000183d6d78150_0;  1 drivers
v00000183d6dacc80_0 .net "ALUin2", 31 0, L_00000183d6e450a0;  1 drivers
v00000183d6dad4a0_0 .net "MemReadEn", 0 0, v00000183d6d77070_0;  1 drivers
v00000183d6dacd20_0 .net "MemWriteEn", 0 0, v00000183d6d77bb0_0;  1 drivers
v00000183d6dadcc0_0 .net "MemtoReg", 0 0, v00000183d6d77c50_0;  1 drivers
v00000183d6dade00_0 .net "PC", 31 0, v00000183d6da4100_0;  alias, 1 drivers
v00000183d6dad540_0 .net "PCPlus1", 31 0, L_00000183d6e33bc0;  1 drivers
v00000183d6dacdc0_0 .net "PCsrc", 0 0, v00000183d6da3840_0;  1 drivers
v00000183d6dad720_0 .net "RegDst", 0 0, v00000183d6d779d0_0;  1 drivers
v00000183d6dad5e0_0 .net "RegWriteEn", 0 0, v00000183d6d76d50_0;  1 drivers
v00000183d6dace60_0 .net "WriteRegister", 4 0, L_00000183d6e34660;  1 drivers
v00000183d6dadae0_0 .net *"_ivl_0", 0 0, L_00000183d6dea880;  1 drivers
L_00000183d6deafd0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000183d6dada40_0 .net/2u *"_ivl_10", 4 0, L_00000183d6deafd0;  1 drivers
L_00000183d6deb3c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000183d6dadea0_0 .net *"_ivl_101", 15 0, L_00000183d6deb3c0;  1 drivers
v00000183d6dae080_0 .net *"_ivl_102", 31 0, L_00000183d6e33e40;  1 drivers
L_00000183d6deb408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000183d6dac460_0 .net *"_ivl_105", 25 0, L_00000183d6deb408;  1 drivers
L_00000183d6deb450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000183d6dad0e0_0 .net/2u *"_ivl_106", 31 0, L_00000183d6deb450;  1 drivers
v00000183d6dac280_0 .net *"_ivl_108", 0 0, L_00000183d6e34340;  1 drivers
L_00000183d6deb498 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000183d6dacfa0_0 .net/2u *"_ivl_110", 5 0, L_00000183d6deb498;  1 drivers
v00000183d6dac820_0 .net *"_ivl_112", 0 0, L_00000183d6e33760;  1 drivers
v00000183d6dad9a0_0 .net *"_ivl_115", 0 0, L_00000183d6dea7a0;  1 drivers
v00000183d6dac500_0 .net *"_ivl_116", 47 0, L_00000183d6e33580;  1 drivers
L_00000183d6deb4e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000183d6dac5a0_0 .net *"_ivl_119", 15 0, L_00000183d6deb4e0;  1 drivers
L_00000183d6deb018 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000183d6dacf00_0 .net/2u *"_ivl_12", 5 0, L_00000183d6deb018;  1 drivers
v00000183d6dadb80_0 .net *"_ivl_120", 47 0, L_00000183d6e33620;  1 drivers
L_00000183d6deb528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000183d6dad040_0 .net *"_ivl_123", 15 0, L_00000183d6deb528;  1 drivers
v00000183d6dad180_0 .net *"_ivl_125", 0 0, L_00000183d6e345c0;  1 drivers
v00000183d6dad680_0 .net *"_ivl_126", 31 0, L_00000183d6e340c0;  1 drivers
v00000183d6dad220_0 .net *"_ivl_128", 47 0, L_00000183d6e34020;  1 drivers
v00000183d6dad2c0_0 .net *"_ivl_130", 47 0, L_00000183d6e33ee0;  1 drivers
v00000183d6dad360_0 .net *"_ivl_132", 47 0, L_00000183d6e33800;  1 drivers
v00000183d6dac8c0_0 .net *"_ivl_134", 47 0, L_00000183d6e33f80;  1 drivers
v00000183d6dacaa0_0 .net *"_ivl_14", 0 0, L_00000183d6de4400;  1 drivers
v00000183d6dad400_0 .net *"_ivl_140", 0 0, L_00000183d6dea180;  1 drivers
L_00000183d6deb5b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000183d6dad7c0_0 .net/2u *"_ivl_142", 31 0, L_00000183d6deb5b8;  1 drivers
L_00000183d6deb690 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000183d6dad860_0 .net/2u *"_ivl_146", 5 0, L_00000183d6deb690;  1 drivers
v00000183d6dad900_0 .net *"_ivl_148", 0 0, L_00000183d6e34de0;  1 drivers
L_00000183d6deb6d8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000183d6dadc20_0 .net/2u *"_ivl_150", 5 0, L_00000183d6deb6d8;  1 drivers
v00000183d6dac640_0 .net *"_ivl_152", 0 0, L_00000183d6e34c00;  1 drivers
v00000183d6dac320_0 .net *"_ivl_155", 0 0, L_00000183d6dea810;  1 drivers
L_00000183d6deb720 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000183d6dadd60_0 .net/2u *"_ivl_156", 5 0, L_00000183d6deb720;  1 drivers
v00000183d6dac3c0_0 .net *"_ivl_158", 0 0, L_00000183d6e34ca0;  1 drivers
L_00000183d6deb060 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000183d6dadf40_0 .net/2u *"_ivl_16", 4 0, L_00000183d6deb060;  1 drivers
v00000183d6dacb40_0 .net *"_ivl_161", 0 0, L_00000183d6deac70;  1 drivers
L_00000183d6deb768 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000183d6daca00_0 .net/2u *"_ivl_162", 15 0, L_00000183d6deb768;  1 drivers
v00000183d6dac6e0_0 .net *"_ivl_164", 31 0, L_00000183d6e34d40;  1 drivers
v00000183d6dadfe0_0 .net *"_ivl_167", 0 0, L_00000183d6e34e80;  1 drivers
v00000183d6dac780_0 .net *"_ivl_168", 15 0, L_00000183d6e32fe0;  1 drivers
v00000183d6dae120_0 .net *"_ivl_170", 31 0, L_00000183d6e33080;  1 drivers
v00000183d6dac960_0 .net *"_ivl_174", 31 0, L_00000183d6e331c0;  1 drivers
L_00000183d6deb7b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000183d6dacbe0_0 .net *"_ivl_177", 25 0, L_00000183d6deb7b0;  1 drivers
L_00000183d6deb7f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000183d6de2710_0 .net/2u *"_ivl_178", 31 0, L_00000183d6deb7f8;  1 drivers
v00000183d6de27b0_0 .net *"_ivl_180", 0 0, L_00000183d6e33260;  1 drivers
L_00000183d6deb840 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000183d6de37f0_0 .net/2u *"_ivl_182", 5 0, L_00000183d6deb840;  1 drivers
v00000183d6de2850_0 .net *"_ivl_184", 0 0, L_00000183d6e33440;  1 drivers
L_00000183d6deb888 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000183d6de2990_0 .net/2u *"_ivl_186", 5 0, L_00000183d6deb888;  1 drivers
v00000183d6de23f0_0 .net *"_ivl_188", 0 0, L_00000183d6e45320;  1 drivers
v00000183d6de22b0_0 .net *"_ivl_19", 4 0, L_00000183d6de5620;  1 drivers
v00000183d6de28f0_0 .net *"_ivl_191", 0 0, L_00000183d6deae30;  1 drivers
v00000183d6de34d0_0 .net *"_ivl_193", 0 0, L_00000183d6deadc0;  1 drivers
L_00000183d6deb8d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000183d6de2a30_0 .net/2u *"_ivl_194", 5 0, L_00000183d6deb8d0;  1 drivers
v00000183d6de3b10_0 .net *"_ivl_196", 0 0, L_00000183d6e46860;  1 drivers
L_00000183d6deb918 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000183d6de2ad0_0 .net/2u *"_ivl_198", 31 0, L_00000183d6deb918;  1 drivers
L_00000183d6deaf88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000183d6de2b70_0 .net/2u *"_ivl_2", 5 0, L_00000183d6deaf88;  1 drivers
v00000183d6de3bb0_0 .net *"_ivl_20", 4 0, L_00000183d6de5e40;  1 drivers
v00000183d6de2cb0_0 .net *"_ivl_200", 31 0, L_00000183d6e45aa0;  1 drivers
v00000183d6de2490_0 .net *"_ivl_204", 31 0, L_00000183d6e45b40;  1 drivers
L_00000183d6deb960 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000183d6de3890_0 .net *"_ivl_207", 25 0, L_00000183d6deb960;  1 drivers
L_00000183d6deb9a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000183d6de3570_0 .net/2u *"_ivl_208", 31 0, L_00000183d6deb9a8;  1 drivers
v00000183d6de3250_0 .net *"_ivl_210", 0 0, L_00000183d6e45be0;  1 drivers
L_00000183d6deb9f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000183d6de3e30_0 .net/2u *"_ivl_212", 5 0, L_00000183d6deb9f0;  1 drivers
v00000183d6de25d0_0 .net *"_ivl_214", 0 0, L_00000183d6e45500;  1 drivers
L_00000183d6deba38 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000183d6de3110_0 .net/2u *"_ivl_216", 5 0, L_00000183d6deba38;  1 drivers
v00000183d6de2530_0 .net *"_ivl_218", 0 0, L_00000183d6e46ae0;  1 drivers
v00000183d6de3c50_0 .net *"_ivl_221", 0 0, L_00000183d6dead50;  1 drivers
v00000183d6de3cf0_0 .net *"_ivl_223", 0 0, L_00000183d6deaea0;  1 drivers
L_00000183d6deba80 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000183d6de2e90_0 .net/2u *"_ivl_224", 5 0, L_00000183d6deba80;  1 drivers
v00000183d6de2df0_0 .net *"_ivl_226", 0 0, L_00000183d6e45000;  1 drivers
v00000183d6de2670_0 .net *"_ivl_228", 31 0, L_00000183d6e45c80;  1 drivers
v00000183d6de2c10_0 .net *"_ivl_24", 0 0, L_00000183d6dea960;  1 drivers
L_00000183d6deb0a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000183d6de2350_0 .net/2u *"_ivl_26", 4 0, L_00000183d6deb0a8;  1 drivers
v00000183d6de2d50_0 .net *"_ivl_29", 4 0, L_00000183d6de44a0;  1 drivers
v00000183d6de3930_0 .net *"_ivl_32", 0 0, L_00000183d6deab90;  1 drivers
L_00000183d6deb0f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000183d6de3610_0 .net/2u *"_ivl_34", 4 0, L_00000183d6deb0f0;  1 drivers
v00000183d6de36b0_0 .net *"_ivl_37", 4 0, L_00000183d6de4680;  1 drivers
v00000183d6de3d90_0 .net *"_ivl_40", 0 0, L_00000183d6dea5e0;  1 drivers
L_00000183d6deb138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000183d6de2f30_0 .net/2u *"_ivl_42", 15 0, L_00000183d6deb138;  1 drivers
v00000183d6de2fd0_0 .net *"_ivl_45", 15 0, L_00000183d6e33a80;  1 drivers
v00000183d6de31b0_0 .net *"_ivl_48", 0 0, L_00000183d6dea9d0;  1 drivers
v00000183d6de3070_0 .net *"_ivl_5", 5 0, L_00000183d6de5120;  1 drivers
L_00000183d6deb180 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000183d6de32f0_0 .net/2u *"_ivl_50", 36 0, L_00000183d6deb180;  1 drivers
L_00000183d6deb1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000183d6de3750_0 .net/2u *"_ivl_52", 31 0, L_00000183d6deb1c8;  1 drivers
v00000183d6de3390_0 .net *"_ivl_55", 4 0, L_00000183d6e33940;  1 drivers
v00000183d6de1f90_0 .net *"_ivl_56", 36 0, L_00000183d6e33300;  1 drivers
v00000183d6de3430_0 .net *"_ivl_58", 36 0, L_00000183d6e33b20;  1 drivers
v00000183d6de39d0_0 .net *"_ivl_62", 0 0, L_00000183d6dea8f0;  1 drivers
L_00000183d6deb210 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000183d6de3a70_0 .net/2u *"_ivl_64", 5 0, L_00000183d6deb210;  1 drivers
v00000183d6de2030_0 .net *"_ivl_67", 5 0, L_00000183d6e338a0;  1 drivers
v00000183d6de20d0_0 .net *"_ivl_70", 0 0, L_00000183d6dea3b0;  1 drivers
L_00000183d6deb258 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000183d6de2170_0 .net/2u *"_ivl_72", 57 0, L_00000183d6deb258;  1 drivers
L_00000183d6deb2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000183d6de2210_0 .net/2u *"_ivl_74", 31 0, L_00000183d6deb2a0;  1 drivers
v00000183d6de5080_0 .net *"_ivl_77", 25 0, L_00000183d6e33d00;  1 drivers
v00000183d6de5300_0 .net *"_ivl_78", 57 0, L_00000183d6e339e0;  1 drivers
v00000183d6de56c0_0 .net *"_ivl_8", 0 0, L_00000183d6deab20;  1 drivers
v00000183d6de5800_0 .net *"_ivl_80", 57 0, L_00000183d6e34840;  1 drivers
L_00000183d6deb2e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000183d6de42c0_0 .net/2u *"_ivl_84", 31 0, L_00000183d6deb2e8;  1 drivers
L_00000183d6deb330 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000183d6de59e0_0 .net/2u *"_ivl_88", 5 0, L_00000183d6deb330;  1 drivers
v00000183d6de4900_0 .net *"_ivl_90", 0 0, L_00000183d6e334e0;  1 drivers
L_00000183d6deb378 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000183d6de51c0_0 .net/2u *"_ivl_92", 5 0, L_00000183d6deb378;  1 drivers
v00000183d6de5760_0 .net *"_ivl_94", 0 0, L_00000183d6e347a0;  1 drivers
v00000183d6de4c20_0 .net *"_ivl_97", 0 0, L_00000183d6dea730;  1 drivers
v00000183d6de4360_0 .net *"_ivl_98", 47 0, L_00000183d6e34ac0;  1 drivers
v00000183d6de49a0_0 .net "adderResult", 31 0, L_00000183d6e34160;  1 drivers
v00000183d6de58a0_0 .net "address", 31 0, L_00000183d6e33da0;  1 drivers
v00000183d6de5940_0 .net "clk", 0 0, L_00000183d6dea110;  alias, 1 drivers
v00000183d6de4a40_0 .var "cycles_consumed", 31 0;
v00000183d6de5b20_0 .net "extImm", 31 0, L_00000183d6e33120;  1 drivers
v00000183d6de4ae0_0 .net "funct", 5 0, L_00000183d6e343e0;  1 drivers
v00000183d6de5260_0 .net "hlt", 0 0, v00000183d6d77b10_0;  1 drivers
v00000183d6de4e00_0 .net "imm", 15 0, L_00000183d6e33c60;  1 drivers
v00000183d6de3fa0_0 .net "immediate", 31 0, L_00000183d6e469a0;  1 drivers
v00000183d6de5a80_0 .net "input_clk", 0 0, v00000183d6de4f40_0;  1 drivers
v00000183d6de4540_0 .net "instruction", 31 0, L_00000183d6e34480;  1 drivers
v00000183d6de47c0_0 .net "memoryReadData", 31 0, v00000183d6da28a0_0;  1 drivers
v00000183d6de4220_0 .net "nextPC", 31 0, L_00000183d6e34200;  1 drivers
v00000183d6de4b80_0 .net "opcode", 5 0, L_00000183d6de5580;  1 drivers
v00000183d6de5bc0_0 .net "rd", 4 0, L_00000183d6de4860;  1 drivers
v00000183d6de4cc0_0 .net "readData1", 31 0, L_00000183d6dea570;  1 drivers
v00000183d6de4d60_0 .net "readData1_w", 31 0, L_00000183d6e467c0;  1 drivers
v00000183d6de53a0_0 .net "readData2", 31 0, L_00000183d6deaab0;  1 drivers
v00000183d6de5c60_0 .net "rs", 4 0, L_00000183d6de45e0;  1 drivers
v00000183d6de5440_0 .net "rst", 0 0, v00000183d6de40e0_0;  1 drivers
v00000183d6de4ea0_0 .net "rt", 4 0, L_00000183d6e34980;  1 drivers
v00000183d6de4720_0 .net "shamt", 31 0, L_00000183d6e34520;  1 drivers
v00000183d6de54e0_0 .net "wire_instruction", 31 0, L_00000183d6deaa40;  1 drivers
v00000183d6de5d00_0 .net "writeData", 31 0, L_00000183d6e45f00;  1 drivers
v00000183d6de4180_0 .net "zero", 0 0, L_00000183d6e45d20;  1 drivers
L_00000183d6de5120 .part L_00000183d6e34480, 26, 6;
L_00000183d6de5580 .functor MUXZ 6, L_00000183d6de5120, L_00000183d6deaf88, L_00000183d6dea880, C4<>;
L_00000183d6de4400 .cmp/eq 6, L_00000183d6de5580, L_00000183d6deb018;
L_00000183d6de5620 .part L_00000183d6e34480, 11, 5;
L_00000183d6de5e40 .functor MUXZ 5, L_00000183d6de5620, L_00000183d6deb060, L_00000183d6de4400, C4<>;
L_00000183d6de4860 .functor MUXZ 5, L_00000183d6de5e40, L_00000183d6deafd0, L_00000183d6deab20, C4<>;
L_00000183d6de44a0 .part L_00000183d6e34480, 21, 5;
L_00000183d6de45e0 .functor MUXZ 5, L_00000183d6de44a0, L_00000183d6deb0a8, L_00000183d6dea960, C4<>;
L_00000183d6de4680 .part L_00000183d6e34480, 16, 5;
L_00000183d6e34980 .functor MUXZ 5, L_00000183d6de4680, L_00000183d6deb0f0, L_00000183d6deab90, C4<>;
L_00000183d6e33a80 .part L_00000183d6e34480, 0, 16;
L_00000183d6e33c60 .functor MUXZ 16, L_00000183d6e33a80, L_00000183d6deb138, L_00000183d6dea5e0, C4<>;
L_00000183d6e33940 .part L_00000183d6e34480, 6, 5;
L_00000183d6e33300 .concat [ 5 32 0 0], L_00000183d6e33940, L_00000183d6deb1c8;
L_00000183d6e33b20 .functor MUXZ 37, L_00000183d6e33300, L_00000183d6deb180, L_00000183d6dea9d0, C4<>;
L_00000183d6e34520 .part L_00000183d6e33b20, 0, 32;
L_00000183d6e338a0 .part L_00000183d6e34480, 0, 6;
L_00000183d6e343e0 .functor MUXZ 6, L_00000183d6e338a0, L_00000183d6deb210, L_00000183d6dea8f0, C4<>;
L_00000183d6e33d00 .part L_00000183d6e34480, 0, 26;
L_00000183d6e339e0 .concat [ 26 32 0 0], L_00000183d6e33d00, L_00000183d6deb2a0;
L_00000183d6e34840 .functor MUXZ 58, L_00000183d6e339e0, L_00000183d6deb258, L_00000183d6dea3b0, C4<>;
L_00000183d6e33da0 .part L_00000183d6e34840, 0, 32;
L_00000183d6e33bc0 .arith/sum 32, v00000183d6da4100_0, L_00000183d6deb2e8;
L_00000183d6e334e0 .cmp/eq 6, L_00000183d6de5580, L_00000183d6deb330;
L_00000183d6e347a0 .cmp/eq 6, L_00000183d6de5580, L_00000183d6deb378;
L_00000183d6e34ac0 .concat [ 32 16 0 0], L_00000183d6e33da0, L_00000183d6deb3c0;
L_00000183d6e33e40 .concat [ 6 26 0 0], L_00000183d6de5580, L_00000183d6deb408;
L_00000183d6e34340 .cmp/eq 32, L_00000183d6e33e40, L_00000183d6deb450;
L_00000183d6e33760 .cmp/eq 6, L_00000183d6e343e0, L_00000183d6deb498;
L_00000183d6e33580 .concat [ 32 16 0 0], L_00000183d6dea570, L_00000183d6deb4e0;
L_00000183d6e33620 .concat [ 32 16 0 0], v00000183d6da4100_0, L_00000183d6deb528;
L_00000183d6e345c0 .part L_00000183d6e33c60, 15, 1;
LS_00000183d6e340c0_0_0 .concat [ 1 1 1 1], L_00000183d6e345c0, L_00000183d6e345c0, L_00000183d6e345c0, L_00000183d6e345c0;
LS_00000183d6e340c0_0_4 .concat [ 1 1 1 1], L_00000183d6e345c0, L_00000183d6e345c0, L_00000183d6e345c0, L_00000183d6e345c0;
LS_00000183d6e340c0_0_8 .concat [ 1 1 1 1], L_00000183d6e345c0, L_00000183d6e345c0, L_00000183d6e345c0, L_00000183d6e345c0;
LS_00000183d6e340c0_0_12 .concat [ 1 1 1 1], L_00000183d6e345c0, L_00000183d6e345c0, L_00000183d6e345c0, L_00000183d6e345c0;
LS_00000183d6e340c0_0_16 .concat [ 1 1 1 1], L_00000183d6e345c0, L_00000183d6e345c0, L_00000183d6e345c0, L_00000183d6e345c0;
LS_00000183d6e340c0_0_20 .concat [ 1 1 1 1], L_00000183d6e345c0, L_00000183d6e345c0, L_00000183d6e345c0, L_00000183d6e345c0;
LS_00000183d6e340c0_0_24 .concat [ 1 1 1 1], L_00000183d6e345c0, L_00000183d6e345c0, L_00000183d6e345c0, L_00000183d6e345c0;
LS_00000183d6e340c0_0_28 .concat [ 1 1 1 1], L_00000183d6e345c0, L_00000183d6e345c0, L_00000183d6e345c0, L_00000183d6e345c0;
LS_00000183d6e340c0_1_0 .concat [ 4 4 4 4], LS_00000183d6e340c0_0_0, LS_00000183d6e340c0_0_4, LS_00000183d6e340c0_0_8, LS_00000183d6e340c0_0_12;
LS_00000183d6e340c0_1_4 .concat [ 4 4 4 4], LS_00000183d6e340c0_0_16, LS_00000183d6e340c0_0_20, LS_00000183d6e340c0_0_24, LS_00000183d6e340c0_0_28;
L_00000183d6e340c0 .concat [ 16 16 0 0], LS_00000183d6e340c0_1_0, LS_00000183d6e340c0_1_4;
L_00000183d6e34020 .concat [ 16 32 0 0], L_00000183d6e33c60, L_00000183d6e340c0;
L_00000183d6e33ee0 .arith/sum 48, L_00000183d6e33620, L_00000183d6e34020;
L_00000183d6e33800 .functor MUXZ 48, L_00000183d6e33ee0, L_00000183d6e33580, L_00000183d6dea7a0, C4<>;
L_00000183d6e33f80 .functor MUXZ 48, L_00000183d6e33800, L_00000183d6e34ac0, L_00000183d6dea730, C4<>;
L_00000183d6e34160 .part L_00000183d6e33f80, 0, 32;
L_00000183d6e34200 .functor MUXZ 32, L_00000183d6e33bc0, L_00000183d6e34160, v00000183d6da3840_0, C4<>;
L_00000183d6e34480 .functor MUXZ 32, L_00000183d6deaa40, L_00000183d6deb5b8, L_00000183d6dea180, C4<>;
L_00000183d6e34de0 .cmp/eq 6, L_00000183d6de5580, L_00000183d6deb690;
L_00000183d6e34c00 .cmp/eq 6, L_00000183d6de5580, L_00000183d6deb6d8;
L_00000183d6e34ca0 .cmp/eq 6, L_00000183d6de5580, L_00000183d6deb720;
L_00000183d6e34d40 .concat [ 16 16 0 0], L_00000183d6e33c60, L_00000183d6deb768;
L_00000183d6e34e80 .part L_00000183d6e33c60, 15, 1;
LS_00000183d6e32fe0_0_0 .concat [ 1 1 1 1], L_00000183d6e34e80, L_00000183d6e34e80, L_00000183d6e34e80, L_00000183d6e34e80;
LS_00000183d6e32fe0_0_4 .concat [ 1 1 1 1], L_00000183d6e34e80, L_00000183d6e34e80, L_00000183d6e34e80, L_00000183d6e34e80;
LS_00000183d6e32fe0_0_8 .concat [ 1 1 1 1], L_00000183d6e34e80, L_00000183d6e34e80, L_00000183d6e34e80, L_00000183d6e34e80;
LS_00000183d6e32fe0_0_12 .concat [ 1 1 1 1], L_00000183d6e34e80, L_00000183d6e34e80, L_00000183d6e34e80, L_00000183d6e34e80;
L_00000183d6e32fe0 .concat [ 4 4 4 4], LS_00000183d6e32fe0_0_0, LS_00000183d6e32fe0_0_4, LS_00000183d6e32fe0_0_8, LS_00000183d6e32fe0_0_12;
L_00000183d6e33080 .concat [ 16 16 0 0], L_00000183d6e33c60, L_00000183d6e32fe0;
L_00000183d6e33120 .functor MUXZ 32, L_00000183d6e33080, L_00000183d6e34d40, L_00000183d6deac70, C4<>;
L_00000183d6e331c0 .concat [ 6 26 0 0], L_00000183d6de5580, L_00000183d6deb7b0;
L_00000183d6e33260 .cmp/eq 32, L_00000183d6e331c0, L_00000183d6deb7f8;
L_00000183d6e33440 .cmp/eq 6, L_00000183d6e343e0, L_00000183d6deb840;
L_00000183d6e45320 .cmp/eq 6, L_00000183d6e343e0, L_00000183d6deb888;
L_00000183d6e46860 .cmp/eq 6, L_00000183d6de5580, L_00000183d6deb8d0;
L_00000183d6e45aa0 .functor MUXZ 32, L_00000183d6e33120, L_00000183d6deb918, L_00000183d6e46860, C4<>;
L_00000183d6e469a0 .functor MUXZ 32, L_00000183d6e45aa0, L_00000183d6e34520, L_00000183d6deadc0, C4<>;
L_00000183d6e45b40 .concat [ 6 26 0 0], L_00000183d6de5580, L_00000183d6deb960;
L_00000183d6e45be0 .cmp/eq 32, L_00000183d6e45b40, L_00000183d6deb9a8;
L_00000183d6e45500 .cmp/eq 6, L_00000183d6e343e0, L_00000183d6deb9f0;
L_00000183d6e46ae0 .cmp/eq 6, L_00000183d6e343e0, L_00000183d6deba38;
L_00000183d6e45000 .cmp/eq 6, L_00000183d6de5580, L_00000183d6deba80;
L_00000183d6e45c80 .functor MUXZ 32, L_00000183d6dea570, v00000183d6da4100_0, L_00000183d6e45000, C4<>;
L_00000183d6e467c0 .functor MUXZ 32, L_00000183d6e45c80, L_00000183d6deaab0, L_00000183d6deaea0, C4<>;
S_00000183d6d80f30 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000183d6d6dad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000183d6d65fe0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000183d6deace0 .functor NOT 1, v00000183d6d78150_0, C4<0>, C4<0>, C4<0>;
v00000183d6d76fd0_0 .net *"_ivl_0", 0 0, L_00000183d6deace0;  1 drivers
v00000183d6d76c10_0 .net "in1", 31 0, L_00000183d6deaab0;  alias, 1 drivers
v00000183d6d788d0_0 .net "in2", 31 0, L_00000183d6e469a0;  alias, 1 drivers
v00000183d6d78650_0 .net "out", 31 0, L_00000183d6e450a0;  alias, 1 drivers
v00000183d6d78290_0 .net "s", 0 0, v00000183d6d78150_0;  alias, 1 drivers
L_00000183d6e450a0 .functor MUXZ 32, L_00000183d6e469a0, L_00000183d6deaab0, L_00000183d6deace0, C4<>;
S_00000183d6d810c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000183d6d6dad0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000183d6de0090 .param/l "RType" 0 4 2, C4<000000>;
P_00000183d6de00c8 .param/l "add" 0 4 5, C4<100000>;
P_00000183d6de0100 .param/l "addi" 0 4 8, C4<001000>;
P_00000183d6de0138 .param/l "addu" 0 4 5, C4<100001>;
P_00000183d6de0170 .param/l "and_" 0 4 5, C4<100100>;
P_00000183d6de01a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000183d6de01e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000183d6de0218 .param/l "bne" 0 4 10, C4<000101>;
P_00000183d6de0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000183d6de0288 .param/l "j" 0 4 12, C4<000010>;
P_00000183d6de02c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000183d6de02f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000183d6de0330 .param/l "lw" 0 4 8, C4<100011>;
P_00000183d6de0368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000183d6de03a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000183d6de03d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000183d6de0410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000183d6de0448 .param/l "sll" 0 4 6, C4<000000>;
P_00000183d6de0480 .param/l "slt" 0 4 5, C4<101010>;
P_00000183d6de04b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000183d6de04f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000183d6de0528 .param/l "sub" 0 4 5, C4<100010>;
P_00000183d6de0560 .param/l "subu" 0 4 5, C4<100011>;
P_00000183d6de0598 .param/l "sw" 0 4 8, C4<101011>;
P_00000183d6de05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000183d6de0608 .param/l "xori" 0 4 8, C4<001110>;
v00000183d6d78970_0 .var "ALUOp", 3 0;
v00000183d6d78150_0 .var "ALUSrc", 0 0;
v00000183d6d77070_0 .var "MemReadEn", 0 0;
v00000183d6d77bb0_0 .var "MemWriteEn", 0 0;
v00000183d6d77c50_0 .var "MemtoReg", 0 0;
v00000183d6d779d0_0 .var "RegDst", 0 0;
v00000183d6d76d50_0 .var "RegWriteEn", 0 0;
v00000183d6d77a70_0 .net "funct", 5 0, L_00000183d6e343e0;  alias, 1 drivers
v00000183d6d77b10_0 .var "hlt", 0 0;
v00000183d6d77cf0_0 .net "opcode", 5 0, L_00000183d6de5580;  alias, 1 drivers
v00000183d6d77d90_0 .net "rst", 0 0, v00000183d6de40e0_0;  alias, 1 drivers
E_00000183d6d65360 .event anyedge, v00000183d6d77d90_0, v00000183d6d77cf0_0, v00000183d6d77a70_0;
S_00000183d6d161c0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000183d6d6dad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000183d6d65820 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000183d6deaa40 .functor BUFZ 32, L_00000183d6e342a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000183d6d77e30_0 .net "Data_Out", 31 0, L_00000183d6deaa40;  alias, 1 drivers
v00000183d6d77110 .array "InstMem", 0 1023, 31 0;
v00000183d6d77ed0_0 .net *"_ivl_0", 31 0, L_00000183d6e342a0;  1 drivers
v00000183d6d77f70_0 .net *"_ivl_3", 9 0, L_00000183d6e333a0;  1 drivers
v00000183d6d78010_0 .net *"_ivl_4", 11 0, L_00000183d6e34a20;  1 drivers
L_00000183d6deb570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000183d6d781f0_0 .net *"_ivl_7", 1 0, L_00000183d6deb570;  1 drivers
v00000183d6d78330_0 .net "addr", 31 0, v00000183d6da4100_0;  alias, 1 drivers
v00000183d6d783d0_0 .var/i "i", 31 0;
L_00000183d6e342a0 .array/port v00000183d6d77110, L_00000183d6e34a20;
L_00000183d6e333a0 .part v00000183d6da4100_0, 0, 10;
L_00000183d6e34a20 .concat [ 10 2 0 0], L_00000183d6e333a0, L_00000183d6deb570;
S_00000183d6d16350 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000183d6d6dad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000183d6dea570 .functor BUFZ 32, L_00000183d6e34700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000183d6deaab0 .functor BUFZ 32, L_00000183d6e336c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000183d6d786f0_0 .net *"_ivl_0", 31 0, L_00000183d6e34700;  1 drivers
v00000183d6d78790_0 .net *"_ivl_10", 6 0, L_00000183d6e34b60;  1 drivers
L_00000183d6deb648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000183d6d56650_0 .net *"_ivl_13", 1 0, L_00000183d6deb648;  1 drivers
v00000183d6d55250_0 .net *"_ivl_2", 6 0, L_00000183d6e348e0;  1 drivers
L_00000183d6deb600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000183d6da2260_0 .net *"_ivl_5", 1 0, L_00000183d6deb600;  1 drivers
v00000183d6da3660_0 .net *"_ivl_8", 31 0, L_00000183d6e336c0;  1 drivers
v00000183d6da2bc0_0 .net "clk", 0 0, L_00000183d6dea110;  alias, 1 drivers
v00000183d6da2d00_0 .var/i "i", 31 0;
v00000183d6da2760_0 .net "readData1", 31 0, L_00000183d6dea570;  alias, 1 drivers
v00000183d6da3e80_0 .net "readData2", 31 0, L_00000183d6deaab0;  alias, 1 drivers
v00000183d6da3a20_0 .net "readRegister1", 4 0, L_00000183d6de45e0;  alias, 1 drivers
v00000183d6da3700_0 .net "readRegister2", 4 0, L_00000183d6e34980;  alias, 1 drivers
v00000183d6da3480 .array "registers", 31 0, 31 0;
v00000183d6da2800_0 .net "rst", 0 0, v00000183d6de40e0_0;  alias, 1 drivers
v00000183d6da2e40_0 .net "we", 0 0, v00000183d6d76d50_0;  alias, 1 drivers
v00000183d6da3ac0_0 .net "writeData", 31 0, L_00000183d6e45f00;  alias, 1 drivers
v00000183d6da3200_0 .net "writeRegister", 4 0, L_00000183d6e34660;  alias, 1 drivers
E_00000183d6d65960/0 .event negedge, v00000183d6d77d90_0;
E_00000183d6d65960/1 .event posedge, v00000183d6da2bc0_0;
E_00000183d6d65960 .event/or E_00000183d6d65960/0, E_00000183d6d65960/1;
L_00000183d6e34700 .array/port v00000183d6da3480, L_00000183d6e348e0;
L_00000183d6e348e0 .concat [ 5 2 0 0], L_00000183d6de45e0, L_00000183d6deb600;
L_00000183d6e336c0 .array/port v00000183d6da3480, L_00000183d6e34b60;
L_00000183d6e34b60 .concat [ 5 2 0 0], L_00000183d6e34980, L_00000183d6deb648;
S_00000183d6cc29c0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000183d6d16350;
 .timescale 0 0;
v00000183d6d771b0_0 .var/i "i", 31 0;
S_00000183d6cc2b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000183d6d6dad0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000183d6d66520 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000183d6deac00 .functor NOT 1, v00000183d6d779d0_0, C4<0>, C4<0>, C4<0>;
v00000183d6da2f80_0 .net *"_ivl_0", 0 0, L_00000183d6deac00;  1 drivers
v00000183d6da24e0_0 .net "in1", 4 0, L_00000183d6e34980;  alias, 1 drivers
v00000183d6da2ee0_0 .net "in2", 4 0, L_00000183d6de4860;  alias, 1 drivers
v00000183d6da37a0_0 .net "out", 4 0, L_00000183d6e34660;  alias, 1 drivers
v00000183d6da2da0_0 .net "s", 0 0, v00000183d6d779d0_0;  alias, 1 drivers
L_00000183d6e34660 .functor MUXZ 5, L_00000183d6de4860, L_00000183d6e34980, L_00000183d6deac00, C4<>;
S_00000183d6d14870 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000183d6d6dad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000183d6d66aa0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000183d6dea420 .functor NOT 1, v00000183d6d77c50_0, C4<0>, C4<0>, C4<0>;
v00000183d6da3520_0 .net *"_ivl_0", 0 0, L_00000183d6dea420;  1 drivers
v00000183d6da3020_0 .net "in1", 31 0, v00000183d6da2940_0;  alias, 1 drivers
v00000183d6da3fc0_0 .net "in2", 31 0, v00000183d6da28a0_0;  alias, 1 drivers
v00000183d6da3160_0 .net "out", 31 0, L_00000183d6e45f00;  alias, 1 drivers
v00000183d6da3de0_0 .net "s", 0 0, v00000183d6d77c50_0;  alias, 1 drivers
L_00000183d6e45f00 .functor MUXZ 32, v00000183d6da28a0_0, v00000183d6da2940_0, L_00000183d6dea420, C4<>;
S_00000183d6d14a00 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000183d6d6dad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000183d6cfea00 .param/l "ADD" 0 9 12, C4<0000>;
P_00000183d6cfea38 .param/l "AND" 0 9 12, C4<0010>;
P_00000183d6cfea70 .param/l "NOR" 0 9 12, C4<0101>;
P_00000183d6cfeaa8 .param/l "OR" 0 9 12, C4<0011>;
P_00000183d6cfeae0 .param/l "SGT" 0 9 12, C4<0111>;
P_00000183d6cfeb18 .param/l "SLL" 0 9 12, C4<1000>;
P_00000183d6cfeb50 .param/l "SLT" 0 9 12, C4<0110>;
P_00000183d6cfeb88 .param/l "SRL" 0 9 12, C4<1001>;
P_00000183d6cfebc0 .param/l "SUB" 0 9 12, C4<0001>;
P_00000183d6cfebf8 .param/l "XOR" 0 9 12, C4<0100>;
P_00000183d6cfec30 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000183d6cfec68 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000183d6debac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000183d6da30c0_0 .net/2u *"_ivl_0", 31 0, L_00000183d6debac8;  1 drivers
v00000183d6da32a0_0 .net "opSel", 3 0, v00000183d6d78970_0;  alias, 1 drivers
v00000183d6da3340_0 .net "operand1", 31 0, L_00000183d6e467c0;  alias, 1 drivers
v00000183d6da33e0_0 .net "operand2", 31 0, L_00000183d6e450a0;  alias, 1 drivers
v00000183d6da2940_0 .var "result", 31 0;
v00000183d6da35c0_0 .net "zero", 0 0, L_00000183d6e45d20;  alias, 1 drivers
E_00000183d6d66860 .event anyedge, v00000183d6d78970_0, v00000183d6da3340_0, v00000183d6d78650_0;
L_00000183d6e45d20 .cmp/eq 32, v00000183d6da2940_0, L_00000183d6debac8;
S_00000183d6cfecb0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000183d6d6dad0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000183d6de1660 .param/l "RType" 0 4 2, C4<000000>;
P_00000183d6de1698 .param/l "add" 0 4 5, C4<100000>;
P_00000183d6de16d0 .param/l "addi" 0 4 8, C4<001000>;
P_00000183d6de1708 .param/l "addu" 0 4 5, C4<100001>;
P_00000183d6de1740 .param/l "and_" 0 4 5, C4<100100>;
P_00000183d6de1778 .param/l "andi" 0 4 8, C4<001100>;
P_00000183d6de17b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000183d6de17e8 .param/l "bne" 0 4 10, C4<000101>;
P_00000183d6de1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000183d6de1858 .param/l "j" 0 4 12, C4<000010>;
P_00000183d6de1890 .param/l "jal" 0 4 12, C4<000011>;
P_00000183d6de18c8 .param/l "jr" 0 4 6, C4<001000>;
P_00000183d6de1900 .param/l "lw" 0 4 8, C4<100011>;
P_00000183d6de1938 .param/l "nor_" 0 4 5, C4<100111>;
P_00000183d6de1970 .param/l "or_" 0 4 5, C4<100101>;
P_00000183d6de19a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000183d6de19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000183d6de1a18 .param/l "sll" 0 4 6, C4<000000>;
P_00000183d6de1a50 .param/l "slt" 0 4 5, C4<101010>;
P_00000183d6de1a88 .param/l "slti" 0 4 8, C4<101010>;
P_00000183d6de1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_00000183d6de1af8 .param/l "sub" 0 4 5, C4<100010>;
P_00000183d6de1b30 .param/l "subu" 0 4 5, C4<100011>;
P_00000183d6de1b68 .param/l "sw" 0 4 8, C4<101011>;
P_00000183d6de1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000183d6de1bd8 .param/l "xori" 0 4 8, C4<001110>;
v00000183d6da3840_0 .var "PCsrc", 0 0;
v00000183d6da3f20_0 .net "funct", 5 0, L_00000183d6e343e0;  alias, 1 drivers
v00000183d6da38e0_0 .net "opcode", 5 0, L_00000183d6de5580;  alias, 1 drivers
v00000183d6da2620_0 .net "operand1", 31 0, L_00000183d6dea570;  alias, 1 drivers
v00000183d6da3980_0 .net "operand2", 31 0, L_00000183d6e450a0;  alias, 1 drivers
v00000183d6da2440_0 .net "rst", 0 0, v00000183d6de40e0_0;  alias, 1 drivers
E_00000183d6d663a0/0 .event anyedge, v00000183d6d77d90_0, v00000183d6d77cf0_0, v00000183d6da2760_0, v00000183d6d78650_0;
E_00000183d6d663a0/1 .event anyedge, v00000183d6d77a70_0;
E_00000183d6d663a0 .event/or E_00000183d6d663a0/0, E_00000183d6d663a0/1;
S_00000183d6de1c20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000183d6d6dad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000183d6da3b60 .array "DataMem", 0 1023, 31 0;
v00000183d6da3c00_0 .net "address", 31 0, v00000183d6da2940_0;  alias, 1 drivers
v00000183d6da2a80_0 .net "clock", 0 0, L_00000183d6de9fc0;  1 drivers
v00000183d6da3ca0_0 .net "data", 31 0, L_00000183d6deaab0;  alias, 1 drivers
v00000183d6da2c60_0 .var/i "i", 31 0;
v00000183d6da28a0_0 .var "q", 31 0;
v00000183d6da3d40_0 .net "rden", 0 0, v00000183d6d77070_0;  alias, 1 drivers
v00000183d6da29e0_0 .net "wren", 0 0, v00000183d6d77bb0_0;  alias, 1 drivers
E_00000183d6d66420 .event posedge, v00000183d6da2a80_0;
S_00000183d6de1db0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000183d6d6dad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000183d6d662e0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000183d6da4060_0 .net "PCin", 31 0, L_00000183d6e34200;  alias, 1 drivers
v00000183d6da4100_0 .var "PCout", 31 0;
v00000183d6da2b20_0 .net "clk", 0 0, L_00000183d6dea110;  alias, 1 drivers
v00000183d6da2300_0 .net "rst", 0 0, v00000183d6de40e0_0;  alias, 1 drivers
    .scope S_00000183d6cfecb0;
T_0 ;
    %wait E_00000183d6d663a0;
    %load/vec4 v00000183d6da2440_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000183d6da3840_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000183d6da38e0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000183d6da2620_0;
    %load/vec4 v00000183d6da3980_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000183d6da38e0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000183d6da2620_0;
    %load/vec4 v00000183d6da3980_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000183d6da38e0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000183d6da38e0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000183d6da38e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000183d6da3f20_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000183d6da3840_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000183d6de1db0;
T_1 ;
    %wait E_00000183d6d65960;
    %load/vec4 v00000183d6da2300_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000183d6da4100_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000183d6da4060_0;
    %assign/vec4 v00000183d6da4100_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000183d6d161c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000183d6d783d0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000183d6d783d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000183d6d783d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6d77110, 0, 4;
    %load/vec4 v00000183d6d783d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000183d6d783d0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6d77110, 0, 4;
    %pushi/vec4 537067530, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6d77110, 0, 4;
    %pushi/vec4 807337984, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6d77110, 0, 4;
    %pushi/vec4 260128, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6d77110, 0, 4;
    %pushi/vec4 137248, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6d77110, 0, 4;
    %pushi/vec4 2035744, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6d77110, 0, 4;
    %pushi/vec4 2885812225, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6d77110, 0, 4;
    %pushi/vec4 2885877762, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6d77110, 0, 4;
    %pushi/vec4 537133071, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6d77110, 0, 4;
    %pushi/vec4 537198612, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6d77110, 0, 4;
    %pushi/vec4 8726560, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6d77110, 0, 4;
    %pushi/vec4 10756130, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6d77110, 0, 4;
    %pushi/vec4 10758178, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6d77110, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6d77110, 0, 4;
    %pushi/vec4 2886008836, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6d77110, 0, 4;
    %pushi/vec4 537264153, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6d77110, 0, 4;
    %pushi/vec4 537329694, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6d77110, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6d77110, 0, 4;
    %pushi/vec4 13056038, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6d77110, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6d77110, 0, 4;
    %pushi/vec4 2886074373, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6d77110, 0, 4;
    %pushi/vec4 2886139910, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6d77110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6d77110, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6d77110, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6d77110, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6d77110, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6d77110, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000183d6d810c0;
T_3 ;
    %wait E_00000183d6d65360;
    %load/vec4 v00000183d6d77d90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000183d6d77b10_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000183d6d78970_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000183d6d78150_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000183d6d76d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000183d6d77bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000183d6d77c50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000183d6d77070_0, 0;
    %assign/vec4 v00000183d6d779d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000183d6d77b10_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000183d6d78970_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000183d6d78150_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000183d6d76d50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000183d6d77bb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000183d6d77c50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000183d6d77070_0, 0, 1;
    %store/vec4 v00000183d6d779d0_0, 0, 1;
    %load/vec4 v00000183d6d77cf0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000183d6d77b10_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000183d6d779d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000183d6d76d50_0, 0;
    %load/vec4 v00000183d6d77a70_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000183d6d78970_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000183d6d78970_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000183d6d78970_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000183d6d78970_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000183d6d78970_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000183d6d78970_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000183d6d78970_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000183d6d78970_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000183d6d78970_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000183d6d78970_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000183d6d78150_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000183d6d78970_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000183d6d78150_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000183d6d78970_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000183d6d78970_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000183d6d76d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000183d6d779d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000183d6d78150_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000183d6d76d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000183d6d779d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000183d6d78150_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000183d6d78970_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000183d6d76d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000183d6d78150_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000183d6d78970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000183d6d76d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000183d6d78150_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000183d6d78970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000183d6d76d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000183d6d78150_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000183d6d78970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000183d6d76d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000183d6d78150_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000183d6d77070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000183d6d76d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000183d6d78150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000183d6d77c50_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000183d6d77bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000183d6d78150_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000183d6d78970_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000183d6d78970_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000183d6d16350;
T_4 ;
    %wait E_00000183d6d65960;
    %fork t_1, S_00000183d6cc29c0;
    %jmp t_0;
    .scope S_00000183d6cc29c0;
t_1 ;
    %load/vec4 v00000183d6da2800_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000183d6d771b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000183d6d771b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000183d6d771b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6da3480, 0, 4;
    %load/vec4 v00000183d6d771b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000183d6d771b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000183d6da2e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000183d6da3ac0_0;
    %load/vec4 v00000183d6da3200_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6da3480, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6da3480, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000183d6d16350;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000183d6d16350;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000183d6da2d00_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000183d6da2d00_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000183d6da2d00_0;
    %ix/getv/s 4, v00000183d6da2d00_0;
    %load/vec4a v00000183d6da3480, 4;
    %ix/getv/s 4, v00000183d6da2d00_0;
    %load/vec4a v00000183d6da3480, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000183d6da2d00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000183d6da2d00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000183d6d14a00;
T_6 ;
    %wait E_00000183d6d66860;
    %load/vec4 v00000183d6da32a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000183d6da2940_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000183d6da3340_0;
    %load/vec4 v00000183d6da33e0_0;
    %add;
    %assign/vec4 v00000183d6da2940_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000183d6da3340_0;
    %load/vec4 v00000183d6da33e0_0;
    %sub;
    %assign/vec4 v00000183d6da2940_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000183d6da3340_0;
    %load/vec4 v00000183d6da33e0_0;
    %and;
    %assign/vec4 v00000183d6da2940_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000183d6da3340_0;
    %load/vec4 v00000183d6da33e0_0;
    %or;
    %assign/vec4 v00000183d6da2940_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000183d6da3340_0;
    %load/vec4 v00000183d6da33e0_0;
    %xor;
    %assign/vec4 v00000183d6da2940_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000183d6da3340_0;
    %load/vec4 v00000183d6da33e0_0;
    %or;
    %inv;
    %assign/vec4 v00000183d6da2940_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000183d6da3340_0;
    %load/vec4 v00000183d6da33e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000183d6da2940_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000183d6da33e0_0;
    %load/vec4 v00000183d6da3340_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000183d6da2940_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000183d6da3340_0;
    %ix/getv 4, v00000183d6da33e0_0;
    %shiftl 4;
    %assign/vec4 v00000183d6da2940_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000183d6da3340_0;
    %ix/getv 4, v00000183d6da33e0_0;
    %shiftr 4;
    %assign/vec4 v00000183d6da2940_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000183d6de1c20;
T_7 ;
    %wait E_00000183d6d66420;
    %load/vec4 v00000183d6da3d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000183d6da3c00_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000183d6da3b60, 4;
    %assign/vec4 v00000183d6da28a0_0, 0;
T_7.0 ;
    %load/vec4 v00000183d6da29e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000183d6da3ca0_0;
    %ix/getv 3, v00000183d6da3c00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6da3b60, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000183d6de1c20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000183d6da2c60_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000183d6da2c60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000183d6da2c60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000183d6da3b60, 0, 4;
    %load/vec4 v00000183d6da2c60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000183d6da2c60_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000183d6de1c20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000183d6da2c60_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000183d6da2c60_0;
    %cmpi/s 1023, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000183d6da2c60_0;
    %load/vec4a v00000183d6da3b60, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000183d6da2c60_0, 0, 10>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000183d6da2c60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000183d6da2c60_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000183d6d6dad0;
T_10 ;
    %wait E_00000183d6d65960;
    %load/vec4 v00000183d6de5440_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000183d6de4a40_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000183d6de4a40_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000183d6de4a40_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000183d6d80c10;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000183d6de4f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000183d6de40e0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000183d6d80c10;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000183d6de4f40_0;
    %inv;
    %assign/vec4 v00000183d6de4f40_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000183d6d80c10;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Swapping/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000183d6de40e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000183d6de40e0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000183d6de4fe0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
