library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use ieee.numeric_std.all;
--library work;
entity fiboloop is
port( x:in std_logic_vector(9 downto 0);
y: out std_logic);
end entity;

architecture Behavioral of fiboloop is
signal temp,t1,t2 : std_logic_vector(9 downto 0);

begin
process(temp)
variable n  : integer;
begin

t1<="0000000000";
t2<="0000000001";
temp<=t1+t2;
for n in  0 to 16 loop
t1<=temp;
t2<=t1;
temp<=t1+t2;
if(temp<=t1+t2)
  then y<='1';
    else
	y<='0';
end if;
end loop;
end process;
end architecture;