// Seed: 1980527643
module module_0 (
    output tri0 id_0,
    input  wor  id_1
);
  logic [1 : -1] id_3 = id_1, id_4;
  assign module_1.id_12 = 0;
  assign id_3 = 1 < id_1;
  wire id_5;
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd70
) (
    input tri1 id_0,
    input wand id_1,
    output tri0 id_2,
    output wire id_3,
    input wire id_4
    , id_16,
    input wire _id_5,
    output supply0 id_6,
    input uwire id_7,
    output tri0 id_8,
    input wor id_9,
    input supply1 id_10,
    input wire id_11,
    output wor id_12,
    output supply0 id_13,
    output supply0 id_14
);
  wire [1 : id_5] id_17;
  module_0 modCall_1 (
      id_6,
      id_10
  );
endmodule
