<stg><name>keccak_absorb.3</name>


<trans_list>

<trans id="87" from="1" to="2">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="2" to="2">
<condition id="33">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="2" to="3">
<condition id="35">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="3" to="3">
<condition id="37">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="3" to="4">
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="4" to="5">
<condition id="41">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="4" to="6">
<condition id="40">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="5" to="4">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="6" to="7">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="7" to="8">
<condition id="49">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="8" to="9">
<condition id="51">
<or_exp><and_exp><literal name="tmp_i3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="8" to="10">
<condition id="50">
<or_exp><and_exp><literal name="tmp_i3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="9" to="8">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="10" to="7">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="64">
<![CDATA[
:0  %t = alloca [200 x i8], align 16

]]></Node>
<StgValue><ssdm name="t"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i = phi i5 [ 0, %0 ], [ %i_40, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %tmp = icmp eq i5 %i, -7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_40 = add i5 %i, 1

]]></Node>
<StgValue><ssdm name="i_40"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp, label %.preheader3.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp_s = zext i5 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %s_addr = getelementptr [25 x i64]* %s, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="s_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:2  store i64 0, i64* %s_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader3:0  %i_2 = phi i8 [ %i_41, %3 ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader3:1  %exitcond = icmp eq i8 %i_2, -88

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 168, i64 168, i64 168)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader3:3  %i_41 = add i8 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_41"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %exitcond, label %.preheader.preheader, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="8">
<![CDATA[
:0  %tmp_99 = zext i8 %i_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %t_addr = getelementptr inbounds [200 x i8]* %t, i64 0, i64 %tmp_99

]]></Node>
<StgValue><ssdm name="t_addr"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  store i8 0, i8* %t_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:0  %i_3 = phi i6 [ %tmp_102, %4 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="6">
<![CDATA[
.preheader:1  %tmp_100 = zext i6 %i_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 33, i64 33, i64 33)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3  %exitcond1 = icmp eq i6 %i_3, -31

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:4  %tmp_102 = add i6 %i_3, 1

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond1, label %5, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %m_addr = getelementptr [33 x i8]* %m, i64 0, i64 %tmp_100

]]></Node>
<StgValue><ssdm name="m_addr"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="6">
<![CDATA[
:1  %m_load = load i8* %m_addr, align 1

]]></Node>
<StgValue><ssdm name="m_load"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %t_addr_3 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 167

]]></Node>
<StgValue><ssdm name="t_addr_3"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8">
<![CDATA[
:3  %t_load = load i8* %t_addr_3, align 1

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="6">
<![CDATA[
:1  %m_load = load i8* %m_addr, align 1

]]></Node>
<StgValue><ssdm name="m_load"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %t_addr_1 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 %tmp_100

]]></Node>
<StgValue><ssdm name="t_addr_1"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  store i8 %m_load, i8* %t_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %t_addr_2 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="t_addr_2"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store i8 31, i8* %t_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8">
<![CDATA[
:3  %t_load = load i8* %t_addr_3, align 1

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_101 = or i8 %t_load, -128

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  store i8 %tmp_101, i8* %t_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i_4 = phi i5 [ 0, %5 ], [ %i_42, %load64.exit ]

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 21, i64 21, i64 21)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond2 = icmp eq i5 %i_4, -11

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_42 = add i5 %i_4, 1

]]></Node>
<StgValue><ssdm name="i_42"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond2, label %10, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:0  %tmp_103 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_4, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i_i1 = phi i4 [ 0, %7 ], [ %i_5, %9 ]

]]></Node>
<StgValue><ssdm name="i_i1"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:1  %r_i2 = phi i64 [ 0, %7 ], [ %r, %9 ]

]]></Node>
<StgValue><ssdm name="r_i2"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %tmp_i3 = icmp eq i4 %i_i1, -8

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %i_5 = add i4 %i_i1, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_i3, label %load64.exit, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="4">
<![CDATA[
:0  %tmp_i4_cast = zext i4 %i_i1 to i8

]]></Node>
<StgValue><ssdm name="tmp_i4_cast"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %sum_i5 = add i8 %tmp_103, %tmp_i4_cast

]]></Node>
<StgValue><ssdm name="sum_i5"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="8">
<![CDATA[
:2  %sum_i5_cast = zext i8 %sum_i5 to i64

]]></Node>
<StgValue><ssdm name="sum_i5_cast"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %t_addr_4 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_i5_cast

]]></Node>
<StgValue><ssdm name="t_addr_4"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8">
<![CDATA[
:4  %t_load_1 = load i8* %t_addr_4, align 1

]]></Node>
<StgValue><ssdm name="t_load_1"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="5">
<![CDATA[
load64.exit:0  %tmp_104 = zext i5 %i_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load64.exit:1  %s_addr_1 = getelementptr [25 x i64]* %s, i64 0, i64 %tmp_104

]]></Node>
<StgValue><ssdm name="s_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="5">
<![CDATA[
load64.exit:2  %s_load = load i64* %s_addr_1, align 8

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="75" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8">
<![CDATA[
:4  %t_load_1 = load i8* %t_addr_4, align 1

]]></Node>
<StgValue><ssdm name="t_load_1"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="8">
<![CDATA[
:5  %tmp_223_i8 = zext i8 %t_load_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_223_i8"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="4">
<![CDATA[
:6  %tmp_640 = trunc i4 %i_i1 to i3

]]></Node>
<StgValue><ssdm name="tmp_640"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:7  %tmp_224_i9 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_640, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_224_i9"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="6">
<![CDATA[
:8  %tmp_225_i = zext i6 %tmp_224_i9 to i64

]]></Node>
<StgValue><ssdm name="tmp_225_i"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_226_i = shl i64 %tmp_223_i8, %tmp_225_i

]]></Node>
<StgValue><ssdm name="tmp_226_i"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %r = or i64 %tmp_226_i, %r_i2

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="83" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="5">
<![CDATA[
load64.exit:2  %s_load = load i64* %s_addr_1, align 8

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
load64.exit:3  %tmp_105 = xor i64 %s_load, %r_i2

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
load64.exit:4  store i64 %tmp_105, i64* %s_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
load64.exit:5  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="105" name="s" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="106" name="m" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="m"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="108" from="StgValue_107" to="t" fromId="107" toId="11">
</dataflow>
<dataflow id="110" from="StgValue_109" to="i" fromId="109" toId="13">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="111" from="StgValue_12" to="i" fromId="12" toId="13">
</dataflow>
<dataflow id="112" from="i_40" to="i" fromId="16" toId="13">
<BackEdge/>
<condition id="69">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="113" from="StgValue_21" to="i" fromId="21" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="114" from="i" to="tmp" fromId="13" toId="14">
</dataflow>
<dataflow id="116" from="StgValue_115" to="tmp" fromId="115" toId="14">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="117" toId="15">
</dataflow>
<dataflow id="120" from="StgValue_119" to="empty" fromId="119" toId="15">
</dataflow>
<dataflow id="121" from="StgValue_119" to="empty" fromId="119" toId="15">
</dataflow>
<dataflow id="122" from="StgValue_119" to="empty" fromId="119" toId="15">
</dataflow>
<dataflow id="123" from="i" to="i_40" fromId="13" toId="16">
</dataflow>
<dataflow id="125" from="StgValue_124" to="i_40" fromId="124" toId="16">
</dataflow>
<dataflow id="126" from="tmp" to="StgValue_17" fromId="14" toId="17">
</dataflow>
<dataflow id="127" from="i" to="tmp_s" fromId="13" toId="18">
</dataflow>
<dataflow id="128" from="s" to="s_addr" fromId="105" toId="19">
</dataflow>
<dataflow id="130" from="StgValue_129" to="s_addr" fromId="129" toId="19">
</dataflow>
<dataflow id="131" from="tmp_s" to="s_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="132" from="StgValue_129" to="StgValue_20" fromId="129" toId="20">
</dataflow>
<dataflow id="133" from="s_addr" to="StgValue_20" fromId="19" toId="20">
</dataflow>
<dataflow id="134" from="i_41" to="i_2" fromId="26" toId="23">
<BackEdge/>
<condition id="70">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="135" from="StgValue_31" to="i_2" fromId="31" toId="23">
<BackEdge/>
</dataflow>
<dataflow id="137" from="StgValue_136" to="i_2" fromId="136" toId="23">
<condition id="71">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="138" from="StgValue_22" to="i_2" fromId="22" toId="23">
</dataflow>
<dataflow id="139" from="i_2" to="exitcond" fromId="23" toId="24">
</dataflow>
<dataflow id="141" from="StgValue_140" to="exitcond" fromId="140" toId="24">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecLoopTripCount" to="empty_61" fromId="117" toId="25">
</dataflow>
<dataflow id="144" from="StgValue_143" to="empty_61" fromId="143" toId="25">
</dataflow>
<dataflow id="145" from="StgValue_143" to="empty_61" fromId="143" toId="25">
</dataflow>
<dataflow id="146" from="StgValue_143" to="empty_61" fromId="143" toId="25">
</dataflow>
<dataflow id="147" from="i_2" to="i_41" fromId="23" toId="26">
</dataflow>
<dataflow id="149" from="StgValue_148" to="i_41" fromId="148" toId="26">
</dataflow>
<dataflow id="150" from="exitcond" to="StgValue_27" fromId="24" toId="27">
</dataflow>
<dataflow id="151" from="i_2" to="tmp_99" fromId="23" toId="28">
</dataflow>
<dataflow id="152" from="t" to="t_addr" fromId="11" toId="29">
</dataflow>
<dataflow id="153" from="StgValue_129" to="t_addr" fromId="129" toId="29">
</dataflow>
<dataflow id="154" from="tmp_99" to="t_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="155" from="StgValue_136" to="StgValue_30" fromId="136" toId="30">
</dataflow>
<dataflow id="156" from="t_addr" to="StgValue_30" fromId="29" toId="30">
</dataflow>
<dataflow id="157" from="tmp_102" to="i_3" fromId="37" toId="33">
<BackEdge/>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="158" from="StgValue_46" to="i_3" fromId="46" toId="33">
<BackEdge/>
</dataflow>
<dataflow id="160" from="StgValue_159" to="i_3" fromId="159" toId="33">
<condition id="73">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="161" from="StgValue_32" to="i_3" fromId="32" toId="33">
</dataflow>
<dataflow id="162" from="i_3" to="tmp_100" fromId="33" toId="34">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecLoopTripCount" to="empty_62" fromId="117" toId="35">
</dataflow>
<dataflow id="165" from="StgValue_164" to="empty_62" fromId="164" toId="35">
</dataflow>
<dataflow id="166" from="StgValue_164" to="empty_62" fromId="164" toId="35">
</dataflow>
<dataflow id="167" from="StgValue_164" to="empty_62" fromId="164" toId="35">
</dataflow>
<dataflow id="168" from="i_3" to="exitcond1" fromId="33" toId="36">
</dataflow>
<dataflow id="170" from="StgValue_169" to="exitcond1" fromId="169" toId="36">
</dataflow>
<dataflow id="171" from="i_3" to="tmp_102" fromId="33" toId="37">
</dataflow>
<dataflow id="173" from="StgValue_172" to="tmp_102" fromId="172" toId="37">
</dataflow>
<dataflow id="174" from="exitcond1" to="StgValue_38" fromId="36" toId="38">
</dataflow>
<dataflow id="175" from="m" to="m_addr" fromId="106" toId="39">
</dataflow>
<dataflow id="176" from="StgValue_129" to="m_addr" fromId="129" toId="39">
</dataflow>
<dataflow id="177" from="tmp_100" to="m_addr" fromId="34" toId="39">
</dataflow>
<dataflow id="178" from="m_addr" to="m_load" fromId="39" toId="40">
</dataflow>
<dataflow id="179" from="t" to="t_addr_3" fromId="11" toId="41">
</dataflow>
<dataflow id="180" from="StgValue_129" to="t_addr_3" fromId="129" toId="41">
</dataflow>
<dataflow id="182" from="StgValue_181" to="t_addr_3" fromId="181" toId="41">
</dataflow>
<dataflow id="183" from="t_addr_3" to="t_load" fromId="41" toId="42">
</dataflow>
<dataflow id="184" from="m_addr" to="m_load" fromId="39" toId="43">
</dataflow>
<dataflow id="185" from="t" to="t_addr_1" fromId="11" toId="44">
</dataflow>
<dataflow id="186" from="StgValue_129" to="t_addr_1" fromId="129" toId="44">
</dataflow>
<dataflow id="187" from="tmp_100" to="t_addr_1" fromId="34" toId="44">
</dataflow>
<dataflow id="188" from="m_load" to="StgValue_45" fromId="43" toId="45">
</dataflow>
<dataflow id="189" from="t_addr_1" to="StgValue_45" fromId="44" toId="45">
</dataflow>
<dataflow id="190" from="t" to="t_addr_2" fromId="11" toId="47">
</dataflow>
<dataflow id="191" from="StgValue_129" to="t_addr_2" fromId="129" toId="47">
</dataflow>
<dataflow id="192" from="StgValue_164" to="t_addr_2" fromId="164" toId="47">
</dataflow>
<dataflow id="194" from="StgValue_193" to="StgValue_48" fromId="193" toId="48">
</dataflow>
<dataflow id="195" from="t_addr_2" to="StgValue_48" fromId="47" toId="48">
</dataflow>
<dataflow id="196" from="t_addr_3" to="t_load" fromId="41" toId="49">
</dataflow>
<dataflow id="197" from="t_load" to="tmp_101" fromId="49" toId="50">
</dataflow>
<dataflow id="199" from="StgValue_198" to="tmp_101" fromId="198" toId="50">
</dataflow>
<dataflow id="200" from="tmp_101" to="StgValue_51" fromId="50" toId="51">
</dataflow>
<dataflow id="201" from="t_addr_3" to="StgValue_51" fromId="41" toId="51">
</dataflow>
<dataflow id="202" from="StgValue_109" to="i_4" fromId="109" toId="53">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="203" from="StgValue_52" to="i_4" fromId="52" toId="53">
</dataflow>
<dataflow id="204" from="i_42" to="i_4" fromId="56" toId="53">
<BackEdge/>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="205" from="StgValue_86" to="i_4" fromId="86" toId="53">
<BackEdge/>
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecLoopTripCount" to="empty_63" fromId="117" toId="54">
</dataflow>
<dataflow id="208" from="StgValue_207" to="empty_63" fromId="207" toId="54">
</dataflow>
<dataflow id="209" from="StgValue_207" to="empty_63" fromId="207" toId="54">
</dataflow>
<dataflow id="210" from="StgValue_207" to="empty_63" fromId="207" toId="54">
</dataflow>
<dataflow id="211" from="i_4" to="exitcond2" fromId="53" toId="55">
</dataflow>
<dataflow id="213" from="StgValue_212" to="exitcond2" fromId="212" toId="55">
</dataflow>
<dataflow id="214" from="i_4" to="i_42" fromId="53" toId="56">
</dataflow>
<dataflow id="215" from="StgValue_124" to="i_42" fromId="124" toId="56">
</dataflow>
<dataflow id="216" from="exitcond2" to="StgValue_57" fromId="55" toId="57">
</dataflow>
<dataflow id="218" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="tmp_103" fromId="217" toId="58">
</dataflow>
<dataflow id="219" from="i_4" to="tmp_103" fromId="53" toId="58">
</dataflow>
<dataflow id="221" from="StgValue_220" to="tmp_103" fromId="220" toId="58">
</dataflow>
<dataflow id="223" from="StgValue_222" to="i_i1" fromId="222" toId="61">
<condition id="76">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="224" from="StgValue_59" to="i_i1" fromId="59" toId="61">
</dataflow>
<dataflow id="225" from="i_5" to="i_i1" fromId="65" toId="61">
<BackEdge/>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="226" from="StgValue_82" to="i_i1" fromId="82" toId="61">
<BackEdge/>
</dataflow>
<dataflow id="227" from="StgValue_129" to="r_i2" fromId="129" toId="62">
<condition id="78">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="228" from="StgValue_59" to="r_i2" fromId="59" toId="62">
</dataflow>
<dataflow id="229" from="r" to="r_i2" fromId="81" toId="62">
<BackEdge/>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="230" from="StgValue_82" to="r_i2" fromId="82" toId="62">
<BackEdge/>
</dataflow>
<dataflow id="231" from="i_i1" to="tmp_i3" fromId="61" toId="63">
</dataflow>
<dataflow id="233" from="StgValue_232" to="tmp_i3" fromId="232" toId="63">
</dataflow>
<dataflow id="234" from="_ssdm_op_SpecLoopTripCount" to="empty_64" fromId="117" toId="64">
</dataflow>
<dataflow id="236" from="StgValue_235" to="empty_64" fromId="235" toId="64">
</dataflow>
<dataflow id="237" from="StgValue_235" to="empty_64" fromId="235" toId="64">
</dataflow>
<dataflow id="238" from="StgValue_235" to="empty_64" fromId="235" toId="64">
</dataflow>
<dataflow id="239" from="i_i1" to="i_5" fromId="61" toId="65">
</dataflow>
<dataflow id="241" from="StgValue_240" to="i_5" fromId="240" toId="65">
</dataflow>
<dataflow id="242" from="tmp_i3" to="StgValue_66" fromId="63" toId="66">
</dataflow>
<dataflow id="243" from="i_i1" to="tmp_i4_cast" fromId="61" toId="67">
</dataflow>
<dataflow id="244" from="tmp_103" to="sum_i5" fromId="58" toId="68">
</dataflow>
<dataflow id="245" from="tmp_i4_cast" to="sum_i5" fromId="67" toId="68">
</dataflow>
<dataflow id="246" from="sum_i5" to="sum_i5_cast" fromId="68" toId="69">
</dataflow>
<dataflow id="247" from="t" to="t_addr_4" fromId="11" toId="70">
</dataflow>
<dataflow id="248" from="StgValue_129" to="t_addr_4" fromId="129" toId="70">
</dataflow>
<dataflow id="249" from="sum_i5_cast" to="t_addr_4" fromId="69" toId="70">
</dataflow>
<dataflow id="250" from="t_addr_4" to="t_load_1" fromId="70" toId="71">
</dataflow>
<dataflow id="251" from="i_4" to="tmp_104" fromId="53" toId="72">
</dataflow>
<dataflow id="252" from="s" to="s_addr_1" fromId="105" toId="73">
</dataflow>
<dataflow id="253" from="StgValue_129" to="s_addr_1" fromId="129" toId="73">
</dataflow>
<dataflow id="254" from="tmp_104" to="s_addr_1" fromId="72" toId="73">
</dataflow>
<dataflow id="255" from="s_addr_1" to="s_load" fromId="73" toId="74">
</dataflow>
<dataflow id="256" from="t_addr_4" to="t_load_1" fromId="70" toId="75">
</dataflow>
<dataflow id="257" from="t_load_1" to="tmp_223_i8" fromId="75" toId="76">
</dataflow>
<dataflow id="258" from="i_i1" to="tmp_640" fromId="61" toId="77">
</dataflow>
<dataflow id="260" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp_224_i9" fromId="259" toId="78">
</dataflow>
<dataflow id="261" from="tmp_640" to="tmp_224_i9" fromId="77" toId="78">
</dataflow>
<dataflow id="262" from="StgValue_220" to="tmp_224_i9" fromId="220" toId="78">
</dataflow>
<dataflow id="263" from="tmp_224_i9" to="tmp_225_i" fromId="78" toId="79">
</dataflow>
<dataflow id="264" from="tmp_223_i8" to="tmp_226_i" fromId="76" toId="80">
</dataflow>
<dataflow id="265" from="tmp_225_i" to="tmp_226_i" fromId="79" toId="80">
</dataflow>
<dataflow id="266" from="tmp_226_i" to="r" fromId="80" toId="81">
</dataflow>
<dataflow id="267" from="r_i2" to="r" fromId="62" toId="81">
</dataflow>
<dataflow id="268" from="s_addr_1" to="s_load" fromId="73" toId="83">
</dataflow>
<dataflow id="269" from="s_load" to="tmp_105" fromId="83" toId="84">
</dataflow>
<dataflow id="270" from="r_i2" to="tmp_105" fromId="62" toId="84">
</dataflow>
<dataflow id="271" from="tmp_105" to="StgValue_85" fromId="84" toId="85">
</dataflow>
<dataflow id="272" from="s_addr_1" to="StgValue_85" fromId="73" toId="85">
</dataflow>
<dataflow id="273" from="tmp" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="274" from="exitcond" to="StgValue_3" fromId="24" toId="3">
</dataflow>
<dataflow id="275" from="exitcond1" to="StgValue_4" fromId="36" toId="4">
</dataflow>
<dataflow id="276" from="exitcond2" to="StgValue_7" fromId="55" toId="7">
</dataflow>
<dataflow id="277" from="tmp_i3" to="StgValue_8" fromId="63" toId="8">
</dataflow>
</dataflows>


</stg>
