{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508387212516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508387212517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 02:26:52 2017 " "Processing started: Thu Oct 19 02:26:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508387212517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508387212517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exercise24 -c exercise24 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exercise24 -c exercise24" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508387212517 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1508387212623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1508387212623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise24.sv 1 1 " "Found 1 design units, including 1 entities, in source file exercise24.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exercise24 " "Found entity 1: exercise24" {  } { { "exercise24.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise24/exercise24.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508387220283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508387220283 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SO exercise24.sv(24) " "Verilog HDL error at exercise24.sv(24): object \"SO\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "exercise24.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise24/exercise24.sv" 24 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1508387220283 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SO exercise24.sv(26) " "Verilog HDL error at exercise24.sv(26): object \"SO\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "exercise24.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise24/exercise24.sv" 26 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1508387220283 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SO exercise24.sv(28) " "Verilog HDL error at exercise24.sv(28): object \"SO\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "exercise24.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise24/exercise24.sv" 28 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1508387220283 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SO exercise24.sv(30) " "Verilog HDL error at exercise24.sv(30): object \"SO\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "exercise24.sv" "" { Text "/home/netiin/AOC2/Quartus/Exercise4/exercise24/exercise24.sv" 30 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1508387220283 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "880 " "Peak virtual memory: 880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508387220310 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 19 02:27:00 2017 " "Processing ended: Thu Oct 19 02:27:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508387220310 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508387220310 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508387220310 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508387220310 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508387220389 ""}
