Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/huatianzhou/vivado/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto c66aaa0157ef475480816f7c21a6a648 --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot shftreg3simu_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.shftreg3simu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "shftreg3simu_time_synth.sdf", for root module "shftreg3simu/r".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "shftreg3simu_time_synth.sdf", for root module "shftreg3simu/r".
Time Resolution for simulation is 1ps
WARNING: [XSIM 43-3447] Restricting number of parallel compilation jobs to 4 to avoid system resource limitations.
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.shftreg3
Compiling module xil_defaultlib.shftreg3simu
Compiling module xil_defaultlib.glbl
Built simulation snapshot shftreg3simu_time_synth
