// Seed: 2440206014
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  id_18(
      id_12
  );
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    output tri1 id_2,
    input wand id_3,
    output tri1 id_4,
    input tri id_5,
    output uwire id_6,
    input wand id_7,
    input wor id_8,
    input wor id_9,
    output wire id_10,
    output tri0 id_11,
    input tri id_12,
    input wand id_13,
    output wand id_14,
    input uwire id_15
);
  wire id_17, id_18;
  generate
    wire id_19, id_20;
    uwire id_21 = 1;
  endgenerate
  xor primCall (
      id_11,
      id_12,
      id_21,
      id_17,
      id_13,
      id_9,
      id_15,
      id_7,
      id_19,
      id_18,
      id_0,
      id_3,
      id_8,
      id_20,
      id_5
  );
  module_0 modCall_1 (
      id_21,
      id_19,
      id_19,
      id_17,
      id_20,
      id_19,
      id_17,
      id_19,
      id_19,
      id_17,
      id_17,
      id_21,
      id_19,
      id_20,
      id_20,
      id_20,
      id_21
  );
endmodule
