(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2016-05-05T09:04:26Z")
 (DESIGN "MLX90316 Testing")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 3.3 CP2")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "MLX90316 Testing")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb \\MLX90316_SPIM\:RxInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\MLX90316_SPIM\:BSPIM\:sR8\:Dp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\MLX90316_SPIM\:TxInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\MLX90316_SS_ControlReg\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT MLX90316_MOSI_DEBUG\(0\).pad_out MLX90316_MOSI_DEBUG\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MLX90316_SCLK\(0\).pad_out MLX90316_SCLK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MLX90316_SS\(0\).pad_out MLX90316_SS\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Net_25.q MLX90316_SCLK\(0\).pin_input (8.735:8.735:8.735))
    (INTERCONNECT Net_29.q Net_29.main_3 (2.291:2.291:2.291))
    (INTERCONNECT Net_29.q Net_32.main_0 (2.291:2.291:2.291))
    (INTERCONNECT \\MLX90316_SS_ControlReg\:Sync\:ctrl_reg\\.control_0 Net_32.main_1 (2.324:2.324:2.324))
    (INTERCONNECT Net_32.q MLX90316_SS\(0\).pin_input (8.032:8.032:8.032))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_25.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_29.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_98.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\MLX90316_SPIM\:BSPIM\:BitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\MLX90316_SPIM\:BSPIM\:RxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\MLX90316_SPIM\:BSPIM\:TxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\MLX90316_SPIM\:BSPIM\:cnt_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\MLX90316_SPIM\:BSPIM\:load_cond\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\MLX90316_SPIM\:BSPIM\:sR8\:Dp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\MLX90316_SPIM\:BSPIM\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\MLX90316_SPIM\:BSPIM\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\MLX90316_SPIM\:BSPIM\:state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:RxStsReg\\.interrupt \\MLX90316_SPIM\:RxInternalInterrupt\\.interrupt (9.862:9.862:9.862))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:TxStsReg\\.interrupt \\MLX90316_SPIM\:TxInternalInterrupt\\.interrupt (9.306:9.306:9.306))
    (INTERCONNECT \\MLX90316_MISO_Comp\:ctComp\\.out \\MLX90316_SPIM\:BSPIM\:sR8\:Dp\:u0\\.route_si (8.092:8.092:8.092))
    (INTERCONNECT Net_98.q MLX90316_MOSI_DEBUG\(0\).pin_input (6.054:6.054:6.054))
    (INTERCONNECT Net_98.q Net_98.main_0 (3.481:3.481:3.481))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:cnt_enable\\.q \\MLX90316_SPIM\:BSPIM\:BitCounter\\.enable (2.728:2.728:2.728))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:cnt_enable\\.q \\MLX90316_SPIM\:BSPIM\:cnt_enable\\.main_8 (2.701:2.701:2.701))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_0 \\MLX90316_SPIM\:BSPIM\:cnt_enable\\.main_7 (2.884:2.884:2.884))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_0 \\MLX90316_SPIM\:BSPIM\:load_cond\\.main_7 (3.007:3.007:3.007))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_0 \\MLX90316_SPIM\:BSPIM\:load_rx_data\\.main_4 (3.016:3.016:3.016))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_0 \\MLX90316_SPIM\:BSPIM\:rx_status_6\\.main_4 (3.016:3.016:3.016))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_0 \\MLX90316_SPIM\:BSPIM\:state_0\\.main_7 (3.007:3.007:3.007))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_0 \\MLX90316_SPIM\:BSPIM\:state_1\\.main_7 (3.016:3.016:3.016))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_0 \\MLX90316_SPIM\:BSPIM\:state_2\\.main_7 (2.884:2.884:2.884))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_1 \\MLX90316_SPIM\:BSPIM\:cnt_enable\\.main_6 (3.138:3.138:3.138))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_1 \\MLX90316_SPIM\:BSPIM\:load_cond\\.main_6 (3.143:3.143:3.143))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_1 \\MLX90316_SPIM\:BSPIM\:load_rx_data\\.main_3 (3.162:3.162:3.162))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_1 \\MLX90316_SPIM\:BSPIM\:rx_status_6\\.main_3 (3.162:3.162:3.162))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_1 \\MLX90316_SPIM\:BSPIM\:state_0\\.main_6 (3.143:3.143:3.143))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_1 \\MLX90316_SPIM\:BSPIM\:state_1\\.main_6 (3.162:3.162:3.162))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_1 \\MLX90316_SPIM\:BSPIM\:state_2\\.main_6 (3.138:3.138:3.138))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_2 \\MLX90316_SPIM\:BSPIM\:cnt_enable\\.main_5 (3.144:3.144:3.144))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_2 \\MLX90316_SPIM\:BSPIM\:load_cond\\.main_5 (3.141:3.141:3.141))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_2 \\MLX90316_SPIM\:BSPIM\:load_rx_data\\.main_2 (3.160:3.160:3.160))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_2 \\MLX90316_SPIM\:BSPIM\:rx_status_6\\.main_2 (3.160:3.160:3.160))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_2 \\MLX90316_SPIM\:BSPIM\:state_0\\.main_5 (3.141:3.141:3.141))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_2 \\MLX90316_SPIM\:BSPIM\:state_1\\.main_5 (3.160:3.160:3.160))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_2 \\MLX90316_SPIM\:BSPIM\:state_2\\.main_5 (3.144:3.144:3.144))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_3 \\MLX90316_SPIM\:BSPIM\:cnt_enable\\.main_4 (3.008:3.008:3.008))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_3 \\MLX90316_SPIM\:BSPIM\:load_cond\\.main_4 (2.993:2.993:2.993))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_3 \\MLX90316_SPIM\:BSPIM\:load_rx_data\\.main_1 (2.885:2.885:2.885))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_3 \\MLX90316_SPIM\:BSPIM\:rx_status_6\\.main_1 (2.885:2.885:2.885))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_3 \\MLX90316_SPIM\:BSPIM\:state_0\\.main_4 (2.993:2.993:2.993))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_3 \\MLX90316_SPIM\:BSPIM\:state_1\\.main_4 (2.885:2.885:2.885))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_3 \\MLX90316_SPIM\:BSPIM\:state_2\\.main_4 (3.008:3.008:3.008))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_4 \\MLX90316_SPIM\:BSPIM\:cnt_enable\\.main_3 (2.890:2.890:2.890))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_4 \\MLX90316_SPIM\:BSPIM\:load_cond\\.main_3 (3.021:3.021:3.021))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_4 \\MLX90316_SPIM\:BSPIM\:load_rx_data\\.main_0 (3.030:3.030:3.030))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_4 \\MLX90316_SPIM\:BSPIM\:rx_status_6\\.main_0 (3.030:3.030:3.030))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_4 \\MLX90316_SPIM\:BSPIM\:state_0\\.main_3 (3.021:3.021:3.021))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_4 \\MLX90316_SPIM\:BSPIM\:state_1\\.main_3 (3.030:3.030:3.030))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:BitCounter\\.count_4 \\MLX90316_SPIM\:BSPIM\:state_2\\.main_3 (2.890:2.890:2.890))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:load_cond\\.q \\MLX90316_SPIM\:BSPIM\:load_cond\\.main_8 (2.238:2.238:2.238))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:load_rx_data\\.q \\MLX90316_SPIM\:BSPIM\:TxStsReg\\.status_3 (3.322:3.322:3.322))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:load_rx_data\\.q \\MLX90316_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f1_load (2.530:2.530:2.530))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:sR8\:Dp\:u0\\.so_comb Net_98.main_4 (2.839:2.839:2.839))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\MLX90316_SPIM\:BSPIM\:RxStsReg\\.status_4 (5.656:5.656:5.656))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\MLX90316_SPIM\:BSPIM\:rx_status_6\\.main_5 (4.280:4.280:4.280))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f1_bus_stat_comb \\MLX90316_SPIM\:BSPIM\:RxStsReg\\.status_5 (2.241:2.241:2.241))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:rx_status_6\\.q \\MLX90316_SPIM\:BSPIM\:RxStsReg\\.status_6 (2.242:2.242:2.242))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_0\\.q Net_25.main_2 (3.613:3.613:3.613))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_0\\.q Net_29.main_2 (4.903:4.903:4.903))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_0\\.q Net_98.main_3 (4.903:4.903:4.903))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_0\\.q \\MLX90316_SPIM\:BSPIM\:cnt_enable\\.main_2 (4.388:4.388:4.388))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_0\\.q \\MLX90316_SPIM\:BSPIM\:load_cond\\.main_2 (4.914:4.914:4.914))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_0\\.q \\MLX90316_SPIM\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_0 (3.569:3.569:3.569))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_0\\.q \\MLX90316_SPIM\:BSPIM\:state_0\\.main_2 (4.914:4.914:4.914))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_0\\.q \\MLX90316_SPIM\:BSPIM\:state_1\\.main_2 (3.613:3.613:3.613))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_0\\.q \\MLX90316_SPIM\:BSPIM\:state_2\\.main_2 (4.388:4.388:4.388))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_0\\.q \\MLX90316_SPIM\:BSPIM\:tx_status_0\\.main_2 (4.388:4.388:4.388))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_0\\.q \\MLX90316_SPIM\:BSPIM\:tx_status_4\\.main_2 (4.903:4.903:4.903))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_1\\.q Net_25.main_1 (4.708:4.708:4.708))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_1\\.q Net_29.main_1 (4.727:4.727:4.727))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_1\\.q Net_98.main_2 (4.727:4.727:4.727))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_1\\.q \\MLX90316_SPIM\:BSPIM\:cnt_enable\\.main_1 (3.278:3.278:3.278))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_1\\.q \\MLX90316_SPIM\:BSPIM\:load_cond\\.main_1 (4.190:4.190:4.190))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_1\\.q \\MLX90316_SPIM\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_1 (3.814:3.814:3.814))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_1\\.q \\MLX90316_SPIM\:BSPIM\:state_0\\.main_1 (4.190:4.190:4.190))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_1\\.q \\MLX90316_SPIM\:BSPIM\:state_1\\.main_1 (4.708:4.708:4.708))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_1\\.q \\MLX90316_SPIM\:BSPIM\:state_2\\.main_1 (3.278:3.278:3.278))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_1\\.q \\MLX90316_SPIM\:BSPIM\:tx_status_0\\.main_1 (3.278:3.278:3.278))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_1\\.q \\MLX90316_SPIM\:BSPIM\:tx_status_4\\.main_1 (4.727:4.727:4.727))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_2\\.q Net_25.main_0 (3.262:3.262:3.262))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_2\\.q Net_29.main_0 (4.179:4.179:4.179))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_2\\.q Net_98.main_1 (4.179:4.179:4.179))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_2\\.q \\MLX90316_SPIM\:BSPIM\:cnt_enable\\.main_0 (3.258:3.258:3.258))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_2\\.q \\MLX90316_SPIM\:BSPIM\:load_cond\\.main_0 (3.006:3.006:3.006))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_2\\.q \\MLX90316_SPIM\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_2 (3.263:3.263:3.263))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_2\\.q \\MLX90316_SPIM\:BSPIM\:state_0\\.main_0 (3.006:3.006:3.006))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_2\\.q \\MLX90316_SPIM\:BSPIM\:state_1\\.main_0 (3.262:3.262:3.262))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_2\\.q \\MLX90316_SPIM\:BSPIM\:state_2\\.main_0 (3.258:3.258:3.258))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_2\\.q \\MLX90316_SPIM\:BSPIM\:tx_status_0\\.main_0 (3.258:3.258:3.258))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:state_2\\.q \\MLX90316_SPIM\:BSPIM\:tx_status_4\\.main_0 (4.179:4.179:4.179))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:tx_status_0\\.q \\MLX90316_SPIM\:BSPIM\:TxStsReg\\.status_0 (2.874:2.874:2.874))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\MLX90316_SPIM\:BSPIM\:TxStsReg\\.status_1 (6.405:6.405:6.405))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\MLX90316_SPIM\:BSPIM\:state_0\\.main_8 (3.006:3.006:3.006))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\MLX90316_SPIM\:BSPIM\:state_1\\.main_8 (2.852:2.852:2.852))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\MLX90316_SPIM\:BSPIM\:state_2\\.main_8 (3.011:3.011:3.011))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_bus_stat_comb \\MLX90316_SPIM\:BSPIM\:TxStsReg\\.status_2 (2.856:2.856:2.856))
    (INTERCONNECT \\MLX90316_SPIM\:BSPIM\:tx_status_4\\.q \\MLX90316_SPIM\:BSPIM\:TxStsReg\\.status_4 (2.327:2.327:2.327))
    (INTERCONNECT MLX90316_SCLK\(0\).pad_out MLX90316_SCLK\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MLX90316_SCLK\(0\)_PAD MLX90316_SCLK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MLX90316_SS\(0\).pad_out MLX90316_SS\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MLX90316_SS\(0\)_PAD MLX90316_SS\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD\:LCDPort\(0\)_PAD\\ \\LCD\:LCDPort\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD\:LCDPort\(1\)_PAD\\ \\LCD\:LCDPort\(1\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD\:LCDPort\(2\)_PAD\\ \\LCD\:LCDPort\(2\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD\:LCDPort\(3\)_PAD\\ \\LCD\:LCDPort\(3\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD\:LCDPort\(4\)_PAD\\ \\LCD\:LCDPort\(4\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD\:LCDPort\(5\)_PAD\\ \\LCD\:LCDPort\(5\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD\:LCDPort\(6\)_PAD\\ \\LCD\:LCDPort\(6\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT MLX90316_MOSI_DEBUG\(0\).pad_out MLX90316_MOSI_DEBUG\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MLX90316_MOSI_DEBUG\(0\)_PAD MLX90316_MOSI_DEBUG\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
