package config

import spinal.core._

object Config {
    val filePath = "./verilog"
    val DDRSize = 4 GiB
    val registerAddrSize = 1 MiB
    val burstSize = 32

    val dsp2x = false

}
