// Seed: 3575646725
module module_0 (
    input  uwire id_0,
    output tri   id_1,
    input  tri   id_2,
    input  tri0  id_3
);
  tri1 id_5;
  assign id_5 = 1;
  tri0 id_6, id_7;
  assign id_7 = 1;
  wire id_8;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input wor id_2,
    output supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    input supply1 id_6,
    output supply0 id_7,
    output tri1 id_8,
    input tri id_9
    , id_13,
    input wand id_10,
    input supply1 id_11
);
  assign id_8 = 1'b0;
  nor (id_7, id_13, id_11, id_4, id_0, id_2, id_14, id_5, id_6, id_10);
  wire id_14;
  module_0(
      id_6, id_8, id_6, id_9
  );
endmodule
