{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1440863257955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1440863257955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 30 01:47:36 2015 " "Processing started: Sun Aug 30 01:47:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1440863257955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1440863257955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SYSTEM -c SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off SYSTEM -c SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1440863257955 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1440863259248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/clk_pll/clkpll.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/clk_pll/clkpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLKPLL " "Found entity 1: CLKPLL" {  } { { "Source/IP/CLK_PLL/CLKPLL.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/CLK_PLL/CLKPLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863259342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863259342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fifo/fifo_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fifo/fifo_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_IP " "Found entity 1: FIFO_IP" {  } { { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863259344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863259344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd 1 0 " "Found 1 design units, including 0 entities, in source file source/ip/fir_filter/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fir_130 " "Found design unit 1: auk_dspip_lib_pkg_fir_130" {  } { { "Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863260491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863260491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file source/ip/fir_filter/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fir_130 " "Found design unit 1: auk_dspip_math_pkg_fir_130" {  } { { "Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863261224 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fir_130-body " "Found design unit 2: auk_dspip_math_pkg_fir_130-body" {  } { { "Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863261224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863261224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_filter_st.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_filter_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_FILTER_st " "Found entity 1: FIR_FILTER_st" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863261247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863261247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_filter_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/ip/fir_filter/fir_filter_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_FILTER_ast-struct " "Found design unit 1: FIR_FILTER_ast-struct" {  } { { "Source/IP/FIR_FILTER/fir_filter_ast.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_ast.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863261249 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_FILTER_ast " "Found entity 1: FIR_FILTER_ast" {  } { { "Source/IP/FIR_FILTER/fir_filter_ast.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_ast.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863261249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863261249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_FILTER " "Found entity 1: FIR_FILTER" {  } { { "Source/IP/FIR_FILTER/fir_filter.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863261253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863261253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/spi_master_uc.v 1 1 " "Found 1 design units, including 1 entities, in source file source/spi_master_uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_MASTER_UC " "Found entity 1: SPI_MASTER_UC" {  } { { "Source/SPI_Master_UC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/SPI_Master_UC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863261256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863261256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/spi_master_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file source/spi_master_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_MASTER_ADC " "Found entity 1: SPI_MASTER_ADC" {  } { { "Source/SPI_Master_ADC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/SPI_Master_ADC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863261259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863261259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/hex encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file source/hex encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_ENCODER " "Found entity 1: HEX_ENCODER" {  } { { "Source/Hex Encoder.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/Hex Encoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863261262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863261262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/main.v 1 1 " "Found 1 design units, including 1 entities, in source file source/main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863261265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863261265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/insumsquare.v 1 1 " "Found 1 design units, including 1 entities, in source file source/insumsquare.v" { { "Info" "ISGN_ENTITY_NAME" "1 inSumSquare " "Found entity 1: inSumSquare" {  } { { "Source/inSumSquare.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/inSumSquare.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863261268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863261268 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "coef_ld fir_filter_st.v(7120) " "Verilog HDL Implicit Net warning at fir_filter_st.v(7120): created implicit net for \"coef_ld\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 7120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440863261270 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1440863261391 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 main.v(51) " "Verilog HDL assignment warning at main.v(51): truncated value with size 32 to match size of target (10)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440863261392 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 main.v(56) " "Verilog HDL assignment warning at main.v(56): truncated value with size 32 to match size of target (10)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440863261392 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(83) " "Verilog HDL assignment warning at main.v(83): truncated value with size 32 to match size of target (8)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440863261393 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(92) " "Verilog HDL assignment warning at main.v(92): truncated value with size 32 to match size of target (1)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440863261393 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(103) " "Verilog HDL assignment warning at main.v(103): truncated value with size 32 to match size of target (1)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440863261393 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(192) " "Verilog HDL assignment warning at main.v(192): truncated value with size 32 to match size of target (1)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440863261394 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[15..0\] main.v(10) " "Output port \"oLEDR\[15..0\]\" at main.v(10) has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1440863261396 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG\[8\] main.v(11) " "Output port \"oLEDG\[8\]\" at main.v(11) has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1440863261396 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG\[6..1\] main.v(11) " "Output port \"oLEDG\[6..1\]\" at main.v(11) has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1440863261396 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKPLL CLKPLL:CLKPLL_inst " "Elaborating entity \"CLKPLL\" for hierarchy \"CLKPLL:CLKPLL_inst\"" {  } { { "Source/main.v" "CLKPLL_inst" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll CLKPLL:CLKPLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"CLKPLL:CLKPLL_inst\|altpll:altpll_component\"" {  } { { "Source/IP/CLK_PLL/CLKPLL.v" "altpll_component" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/CLK_PLL/CLKPLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLKPLL:CLKPLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"CLKPLL:CLKPLL_inst\|altpll:altpll_component\"" {  } { { "Source/IP/CLK_PLL/CLKPLL.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/CLK_PLL/CLKPLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440863261479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLKPLL:CLKPLL_inst\|altpll:altpll_component " "Instantiated megafunction \"CLKPLL:CLKPLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 7 " "Parameter \"clk0_multiply_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50000000 " "Parameter \"clk1_divide_by\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 41176471 " "Parameter \"clk1_multiply_by\" = \"41176471\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=CLKPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=CLKPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261480 ""}  } { { "Source/IP/CLK_PLL/CLKPLL.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/CLK_PLL/CLKPLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1440863261480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_MASTER_ADC SPI_MASTER_ADC:ADC0_instant " "Elaborating entity \"SPI_MASTER_ADC\" for hierarchy \"SPI_MASTER_ADC:ADC0_instant\"" {  } { { "Source/main.v" "ADC0_instant" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261485 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SPI_Master_ADC.v(29) " "Verilog HDL assignment warning at SPI_Master_ADC.v(29): truncated value with size 32 to match size of target (2)" {  } { { "Source/SPI_Master_ADC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/SPI_Master_ADC.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440863261486 "|main|SPI_MASTER_ADC:ADC0_instant"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_Master_ADC.v(63) " "Verilog HDL assignment warning at SPI_Master_ADC.v(63): truncated value with size 32 to match size of target (6)" {  } { { "Source/SPI_Master_ADC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/SPI_Master_ADC.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440863261486 "|main|SPI_MASTER_ADC:ADC0_instant"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_Master_ADC.v(91) " "Verilog HDL assignment warning at SPI_Master_ADC.v(91): truncated value with size 32 to match size of target (6)" {  } { { "Source/SPI_Master_ADC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/SPI_Master_ADC.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440863261487 "|main|SPI_MASTER_ADC:ADC0_instant"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_IP FIFO_IP:FIFO_IP_inst " "Elaborating entity \"FIFO_IP\" for hierarchy \"FIFO_IP:FIFO_IP_inst\"" {  } { { "Source/main.v" "FIFO_IP_inst" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\"" {  } { { "Source/IP/FIFO/FIFO_IP.v" "scfifo_component" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\"" {  } { { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440863261557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component " "Instantiated megafunction \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16384 " "Parameter \"lpm_numwords\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 14 " "Parameter \"lpm_widthu\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261557 ""}  } { { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1440863261557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_qf31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_qf31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_qf31 " "Found entity 1: scfifo_qf31" {  } { { "db/scfifo_qf31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863261619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863261619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_qf31 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated " "Elaborating entity \"scfifo_qf31\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_d731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_d731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_d731 " "Found entity 1: a_dpfifo_d731" {  } { { "db/a_dpfifo_d731.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863261636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863261636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_d731 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo " "Elaborating entity \"a_dpfifo_d731\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\"" {  } { { "db/scfifo_qf31.tdf" "dpfifo" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_qf31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_nce.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_nce.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_nce " "Found entity 1: a_fefifo_nce" {  } { { "db/a_fefifo_nce.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_fefifo_nce.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863261654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863261654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_nce FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|a_fefifo_nce:fifo_state " "Elaborating entity \"a_fefifo_nce\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|a_fefifo_nce:fifo_state\"" {  } { { "db/a_dpfifo_d731.tdf" "fifo_state" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_al7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_al7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_al7 " "Found entity 1: cntr_al7" {  } { { "db/cntr_al7.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/cntr_al7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863261725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863261725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_al7 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|a_fefifo_nce:fifo_state\|cntr_al7:count_usedw " "Elaborating entity \"cntr_al7\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|a_fefifo_nce:fifo_state\|cntr_al7:count_usedw\"" {  } { { "db/a_fefifo_nce.tdf" "count_usedw" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_fefifo_nce.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_s011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_s011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_s011 " "Found entity 1: dpram_s011" {  } { { "db/dpram_s011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863261798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863261798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_s011 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram " "Elaborating entity \"dpram_s011\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\"" {  } { { "db/a_dpfifo_d731.tdf" "FIFOram" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_22k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_22k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_22k1 " "Found entity 1: altsyncram_22k1" {  } { { "db/altsyncram_22k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863261865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863261865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_22k1 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2 " "Elaborating entity \"altsyncram_22k1\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\"" {  } { { "db/dpram_s011.tdf" "altsyncram2" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_s011.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3sc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3sc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3sc1 " "Found entity 1: altsyncram_3sc1" {  } { { "db/altsyncram_3sc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863261946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863261946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3sc1 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3 " "Elaborating entity \"altsyncram_3sc1\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\"" {  } { { "db/altsyncram_22k1.tdf" "altsyncram3" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_22k1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863261948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_r37.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_r37.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_r37 " "Found entity 1: decode_r37" {  } { { "db/decode_r37.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/decode_r37.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863262083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863262083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_r37 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|decode_r37:decode5 " "Elaborating entity \"decode_r37\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|decode_r37:decode5\"" {  } { { "db/altsyncram_3sc1.tdf" "decode5" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863262086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qv7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qv7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qv7 " "Found entity 1: mux_qv7" {  } { { "db/mux_qv7.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/mux_qv7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863262163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863262163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qv7 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|mux_qv7:mux7 " "Elaborating entity \"mux_qv7\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|dpram_s011:FIFOram\|altsyncram_22k1:altsyncram2\|altsyncram_3sc1:altsyncram3\|mux_qv7:mux7\"" {  } { { "db/altsyncram_3sc1.tdf" "mux7" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_3sc1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863262165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ukb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ukb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ukb " "Found entity 1: cntr_ukb" {  } { { "db/cntr_ukb.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/cntr_ukb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863262242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863262242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ukb FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|cntr_ukb:rd_ptr_count " "Elaborating entity \"cntr_ukb\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_qf31:auto_generated\|a_dpfifo_d731:dpfifo\|cntr_ukb:rd_ptr_count\"" {  } { { "db/a_dpfifo_d731.tdf" "rd_ptr_count" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_d731.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863262244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_FILTER FIR_FILTER:FIR_CHANNEL0_inst " "Elaborating entity \"FIR_FILTER\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\"" {  } { { "Source/main.v" "FIR_CHANNEL0_inst" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863262259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_FILTER_ast FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst " "Elaborating entity \"FIR_FILTER_ast\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\"" {  } { { "Source/IP/FIR_FILTER/fir_filter.v" "FIR_FILTER_ast_inst" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863262267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_fir_130-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_fir_130-rtl" {  } { { "auk_dspip_avalon_streaming_sink_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_130.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863263126 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_fir_130 " "Found entity 1: auk_dspip_avalon_streaming_sink_fir_130" {  } { { "auk_dspip_avalon_streaming_sink_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_130.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863263126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863263126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_fir_130 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_fir_130\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_ast.vhd" "sink" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_ast.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863263485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\"" {  } { { "auk_dspip_avalon_streaming_sink_fir_130.vhd" "\\normal_fifo:fifo_eab_off:in_fifo" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_130.vhd" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863264593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863264624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_ff:data_node\[0\]\[3\] " "Elaborating entity \"lpm_ff\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_ff:data_node\[0\]\[3\]\"" {  } { { "a_fffifo.tdf" "data_node\[0\]\[3\]" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 94 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863264646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\] " "Elaborating entity \"lpm_mux\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\]\"" {  } { { "a_fffifo.tdf" "row_data_out_mux\[0\]" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 95 19 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863264679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_doc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_doc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_doc " "Found entity 1: mux_doc" {  } { { "db/mux_doc.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/mux_doc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863264748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863264748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_doc FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\]\|mux_doc:auto_generated " "Elaborating entity \"mux_doc\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\]\|mux_doc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863264750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:col_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:col_data_out_mux\"" {  } { { "a_fffifo.tdf" "col_data_out_mux" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 96 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863264761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9oc " "Found entity 1: mux_9oc" {  } { { "db/mux_9oc.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/mux_9oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863264827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863264827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9oc FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:col_data_out_mux\|mux_9oc:auto_generated " "Elaborating entity \"mux_9oc\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:col_data_out_mux\|mux_9oc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863264829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863264876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g6f " "Found entity 1: cntr_g6f" {  } { { "db/cntr_g6f.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/cntr_g6f.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863264945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863264945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g6f FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_g6f:auto_generated " "Elaborating entity \"cntr_g6f\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_g6f:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863264948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863264971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863264995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mag " "Found entity 1: cmpr_mag" {  } { { "db/cmpr_mag.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/cmpr_mag.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863265064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863265064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_mag FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_mag:auto_generated " "Elaborating entity \"cmpr_mag\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_mag:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863265066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863265076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_fir_130-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_fir_130-rtl" {  } { { "auk_dspip_avalon_streaming_source_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_130.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863265954 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_fir_130 " "Found entity 1: auk_dspip_avalon_streaming_source_fir_130" {  } { { "auk_dspip_avalon_streaming_source_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_130.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863265954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863265954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_fir_130 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_source_fir_130:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_fir_130\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_source_fir_130:source\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_ast.vhd" "source" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_ast.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863266310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_fir_130-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_fir_130-struct" {  } { { "auk_dspip_avalon_streaming_controller_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863267419 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_fir_130 " "Found entity 1: auk_dspip_avalon_streaming_controller_fir_130" {  } { { "auk_dspip_avalon_streaming_controller_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863267419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863267419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_fir_130 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_fir_130\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_ast.vhd" "intf_ctrl" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_ast.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863267773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_FILTER_st FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore " "Elaborating entity \"FIR_FILTER_st\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_ast.vhd" "fircore" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_ast.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863268161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/lc_store_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/lc_store_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 lc_store_cen " "Found entity 1: lc_store_cen" {  } { { "lc_store_cen.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/lc_store_cen.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863269545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863269545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lc_store_cen FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|lc_store_cen:Udin " "Elaborating entity \"lc_store_cen\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|lc_store_cen:Udin\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Udin" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863269900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/tdl_da_lc.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/tdl_da_lc.v" { { "Info" "ISGN_ENTITY_NAME" "1 tdl_da_lc " "Found entity 1: tdl_da_lc" {  } { { "tdl_da_lc.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/tdl_da_lc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863270985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863270985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdl_da_lc FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|tdl_da_lc:tdl_ff_0_ch_0_n " "Elaborating entity \"tdl_da_lc\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|tdl_da_lc:tdl_ff_0_ch_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "tdl_ff_0_ch_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863271341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/msft_lt_32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/msft_lt_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 msft_lt_32 " "Found entity 1: msft_lt_32" {  } { { "msft_lt_32.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/msft_lt_32.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863272695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863272695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_0_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_1_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_1_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_1_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_2_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_2_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_2_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_3_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_3_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_3_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_4_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_4_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_4_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_5_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_5_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_5_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_6_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_6_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_6_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_7_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_7_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_7_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_8_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_8_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_8_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_9_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_9_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_9_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_10_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_10_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_10_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_11_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_11_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_11_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_12_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_12_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_12_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_13_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_13_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_13_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_14_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_14_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_14_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_15_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_15_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_15_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_16_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_16_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_16_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_17_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_17_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_17_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_18_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_18_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_18_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_19_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_19_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_19_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_21_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_21_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_21_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_22_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_22_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_22_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_23_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_23_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_23_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_24_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_24_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_24_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_25_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_25_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_25_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_26_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_26_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_26_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_27_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_27_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_27_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_29_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_29_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_29_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_30_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_30_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_30_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_31_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_31_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_31_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_32_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_32_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_32_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_33_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_33_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_33_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_34_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_34_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_34_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_35_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_35_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_35_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_36_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_36_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_36_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_37_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_37_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_37_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_38_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_38_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_38_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863273995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_39_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_39_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_39_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_40_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_40_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_40_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_41_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_41_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_41_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_42_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_42_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_42_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_43_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_43_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_43_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_44_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_44_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_44_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_45_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_45_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_45_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_46_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_46_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_46_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_47_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_47_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_47_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_48_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_48_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_48_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_49_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_49_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_49_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_50_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_50_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_50_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_51_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_51_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_51_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_53_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_53_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_53_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_54_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_54_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_54_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_55_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_55_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_55_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_56_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_56_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_56_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_57_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_57_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_57_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_59_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_59_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_59_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_60_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_60_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_60_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_61_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_61_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_61_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_62_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_62_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_62_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_63_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_63_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_63_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_64_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_64_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_64_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_65_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_65_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_65_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_66_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_66_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_66_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_67_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_67_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_67_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_68_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_68_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_68_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_69_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_69_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_69_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_70_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_70_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_70_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_71_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_71_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_71_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_72_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_72_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_72_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_73_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_73_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_73_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_74_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_74_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_74_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_75_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_75_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_75_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_76_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_76_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_76_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_77_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_77_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_77_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_78_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_78_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_78_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_79_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_79_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_79_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_80_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_80_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_80_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_81_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_81_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_81_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_82_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_82_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_82_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_83_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_83_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_83_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_84_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_84_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_84_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_85_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_85_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_85_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_86_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_86_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_86_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_87_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_87_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_87_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_88_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_88_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_88_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_89_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_89_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_89_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_90_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_90_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_90_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_91_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_91_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_91_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_92_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_92_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_92_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_93_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_93_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_93_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_94_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_94_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_94_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_95_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_95_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_95_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_96_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_96_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_96_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_97_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_97_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_97_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_98_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_98_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_98_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_99_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_99_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_99_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_100_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_100_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_100_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_101_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_101_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_101_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_102_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_102_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_102_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_103_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_103_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_103_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_104_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_104_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_104_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_105_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_105_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_105_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_108_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_108_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_108_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_109_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_109_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_109_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_110_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_110_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_110_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_111_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_111_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_111_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_112_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_112_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_112_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_113_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_113_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_113_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_114_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_114_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_114_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_115_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_115_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_115_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_116_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_116_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_116_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_117_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_117_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_117_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_119_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_119_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_119_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_120_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_120_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_120_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_121_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_121_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_121_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863274986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_122_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_122_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_122_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_123_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_123_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_123_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_124_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_124_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_124_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_125_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_125_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_125_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_126_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_126_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_126_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_127_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_127_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_127_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_129_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_129_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_129_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_130_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_130_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_130_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_131_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_131_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_131_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_132_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_132_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_132_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_133_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_133_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_133_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_134_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_134_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_134_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_135_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_135_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_135_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_136_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_136_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_136_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_137_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_137_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_137_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_138_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_138_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_138_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_139_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_139_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_139_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_140_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_140_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_140_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_141_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_141_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_141_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_142_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_142_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_142_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_143_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_143_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_143_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_144_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_144_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_144_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_145_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_145_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_145_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_146_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_146_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_146_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_147_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_147_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_147_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_149_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_149_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_149_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_150_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_150_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_150_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_151_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_151_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_151_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_152_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_152_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_152_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_153_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_153_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_153_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_154_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_154_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_154_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_155_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_155_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_155_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_156_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_156_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_156_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_157_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_157_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_157_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_158_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_158_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_158_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_159_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_159_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_159_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_160_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_160_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_160_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_161_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_161_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_161_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_162_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_162_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_162_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_163_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_163_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_163_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_164_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_164_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_164_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_165_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_165_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_165_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_166_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_166_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_166_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_168_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_168_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_168_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_169_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_169_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_169_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_170_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_170_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_170_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_171_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_171_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_171_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_172_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_172_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_172_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_173_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_173_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_173_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_174_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_174_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_174_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_176_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_176_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_176_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_177_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_177_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_177_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_178_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_178_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_178_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_179_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_179_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_179_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_180_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_180_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_180_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_182_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_182_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_182_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_183_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_183_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_183_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_184_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_184_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_184_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_186_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_186_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_186_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_187_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_187_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_187_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_188_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_188_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_188_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_190_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_190_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_190_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_191_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_191_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_191_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_193_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_193_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_193_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_196_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_196_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_196_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_197_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_197_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_197_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_198_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_198_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_198_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_199_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_199_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_199_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_200_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_200_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_200_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_201_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_201_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_201_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_203_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_203_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_203_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_204_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_204_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_204_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_205_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_205_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_205_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_206_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_206_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_206_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_207_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_207_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_207_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863275991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_208_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_208_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_208_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_209_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_209_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_209_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_210_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_210_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_210_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_212_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_212_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_212_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_213_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_213_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_213_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_214_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_214_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_214_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_216_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_216_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_216_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_217_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_217_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_217_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_218_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_218_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_218_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_219_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_219_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_219_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_220_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_220_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_220_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_221_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_221_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_221_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_222_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_222_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_222_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_224_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_224_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_224_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_226_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_226_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_226_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_227_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_227_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_227_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_228_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_228_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_228_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_229_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_229_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_229_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_231_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_231_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_231_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_232_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_232_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_232_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_233_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_233_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_233_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_234_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_234_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_234_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_235_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_235_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_235_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_236_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_236_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_236_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_237_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_237_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_237_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_238_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_238_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_238_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_240_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_240_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_240_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_241_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_241_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_241_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_243_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_243_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_243_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_245_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_245_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_245_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_247_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_247_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_247_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_248_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_248_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_248_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_249_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_249_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_249_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_252_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_252_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_252_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_253_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_253_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_253_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_254_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_254_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_254_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_255_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_255_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_255_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_256_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_256_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_256_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_258_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|msft_lt_32:Ucoef_258_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_258_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863276589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/mlu_inf_2reg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/mlu_inf_2reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mlu_inf_2reg " "Found entity 1: mlu_inf_2reg" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863277327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863277327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mlu_inf_2reg FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_0_n " "Elaborating entity \"mlu_inf_2reg\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Umlu_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863277684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/mac_tl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/mac_tl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac_tl " "Found entity 1: mac_tl" {  } { { "mac_tl.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mac_tl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863278776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863278776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_tl FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mac_tl:Umtl_0_n " "Elaborating entity \"mac_tl\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mac_tl:Umtl_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Umtl_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863279131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/sadd_c_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/sadd_c_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sadd_c_cen " "Found entity 1: sadd_c_cen" {  } { { "sadd_c_cen.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/sadd_c_cen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863281488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863281488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_c_cen FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_c_cen:Uaddl_0_n_0_n " "Elaborating entity \"sadd_c_cen\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_c_cen:Uaddl_0_n_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Uaddl_0_n_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 6044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863281845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/sadd_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/sadd_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sadd_cen " "Found entity 1: sadd_cen" {  } { { "sadd_cen.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/sadd_cen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863283059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863283059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_cen FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_cen:Uaddl_1_n_0_n " "Elaborating entity \"sadd_cen\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_cen:Uaddl_1_n_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Uaddl_1_n_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 6565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863283429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/sadd_reg_top_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/sadd_reg_top_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sadd_reg_top_cen " "Found entity 1: sadd_reg_top_cen" {  } { { "sadd_reg_top_cen.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/sadd_reg_top_cen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863284584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863284584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_reg_top_cen FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_2_n_0_n " "Elaborating entity \"sadd_reg_top_cen\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_2_n_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Uaddl_2_n_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 6826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863284941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_reg_top_cen FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_3_n_0_n " "Elaborating entity \"sadd_reg_top_cen\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_3_n_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Uaddl_3_n_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 6959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863285341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_reg_top_cen FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_4_n_0_n " "Elaborating entity \"sadd_reg_top_cen\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_4_n_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Uaddl_4_n_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 7028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863285369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_reg_top_cen FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_5_n_0_n " "Elaborating entity \"sadd_reg_top_cen\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_5_n_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Uaddl_5_n_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 7065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863285388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_reg_top_cen FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_6_n_0_n " "Elaborating entity \"sadd_reg_top_cen\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_6_n_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Uaddl_6_n_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 7086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863285401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_reg_top_cen FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_7_n_0_n " "Elaborating entity \"sadd_reg_top_cen\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_7_n_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Uaddl_7_n_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 7099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863285412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_reg_top_cen FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_8_n_0_n " "Elaborating entity \"sadd_reg_top_cen\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_8_n_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Uaddl_8_n_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 7108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863285422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lc_store_cen FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|lc_store_cen:Ures_reg " "Elaborating entity \"lc_store_cen\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|lc_store_cen:Ures_reg\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ures_reg" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 7117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863285431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/scv_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/scv_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 scv_ctrl " "Found entity 1: scv_ctrl" {  } { { "scv_ctrl.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/scv_ctrl.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440863286161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440863286161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scv_ctrl FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|scv_ctrl:ctrl " "Elaborating entity \"scv_ctrl\" for hierarchy \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|scv_ctrl:ctrl\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "ctrl" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 7121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863286522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_ENCODER HEX_ENCODER:hex3 " "Elaborating entity \"HEX_ENCODER\" for hierarchy \"HEX_ENCODER:hex3\"" {  } { { "Source/main.v" "hex3" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440863286896 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Quartus II" 0 -1 1440863290289 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_PARAMETER_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" requires synthesis because there were changes made to the parameters on the partition's root instance" {  } {  } 0 12217 "Partition \"%1!s!\" requires synthesis because there were changes made to the parameters on the partition's root instance" 0 0 "Quartus II" 0 -1 1440863290289 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Quartus II" 0 -1 1440863290289 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Quartus II" 0 -1 1440863290289 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "FIR_Compiler (6AF7_0012) " "\"FIR_Compiler (6AF7_0012)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1440863298007 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1440863298007 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "FIR MegaCore v6.1 " "Messages from megafunction that supports OpenCore Plus feature FIR MegaCore v6.1" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signal datao will go low when the evaluation time expires " "The output signal datao will go low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1440863298419 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals data_out will go low when the evaluation time expires " "The output signals data_out will go low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1440863298419 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1440863298419 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1440863298419 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1440863298419 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1440863298420 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1440863298438 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "4 3 " "Using 4 processors to synthesize 3 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "Quartus II" 0 -1 1440863298533 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 0 1440863300218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 0 1440863300218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 30 01:48:18 2015 " "Processing started: Sun Aug 30 01:48:18 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 0 1440863300218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 0 1440863300218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=0 --partition=Top SYSTEM -c SYSTEM " "Command: quartus_map --parallel=1 --helper=0 --partition=Top SYSTEM -c SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 0 1440863300218 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_2_n_32_n\|ain_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_2_n_32_n\|ain_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1440863318488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1440863318488 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 23 " "Parameter WIDTH set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1440863318488 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318488 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 0 1440863318488 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "254 " "Inferred 254 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "Source/main.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 192 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_259_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_259_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_258_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_258_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_141_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_141_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_185_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_185_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_68_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_68_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_73_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_73_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_113_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_113_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_166_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_166_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_202_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_202_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_242_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_242_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_3_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_3_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_14_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_14_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_47_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_47_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_61_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_61_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_97_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_97_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_0_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_0_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_44_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_44_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_98_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_98_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_105_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_105_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_152_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_152_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_207_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_207_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_221_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_221_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_226_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_226_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_234_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_234_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_2_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_2_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_1_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_1_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_5_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_5_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_4_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_4_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_7_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_7_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_6_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_6_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_11_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_11_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_10_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_10_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_9_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_9_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_8_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_8_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_15_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_15_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_13_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_13_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_12_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_12_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_19_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_19_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_18_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_18_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_17_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_17_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_16_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_16_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_21_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_21_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_20_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_20_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_23_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_23_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_22_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_22_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_27_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_27_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_26_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_26_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_25_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_25_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_24_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_24_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_31_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_31_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_30_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_30_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_29_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_29_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_28_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_28_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_33_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_33_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_32_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_32_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_35_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_35_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_34_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_34_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_37_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_37_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_36_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_36_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_39_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_39_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_38_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_38_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_43_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_43_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_42_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_42_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_41_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_41_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_40_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_40_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_46_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_46_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_45_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_45_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_51_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_51_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_50_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_50_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_49_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_49_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_48_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_48_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_55_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_55_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_54_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_54_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_53_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_53_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_52_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_52_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_57_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_57_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_56_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_56_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_59_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_59_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_58_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_58_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_63_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_63_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_62_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_62_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_67_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_67_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_66_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_66_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_65_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_65_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_64_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_64_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_71_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_71_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_70_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_70_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_69_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_69_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_75_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_75_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_74_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_74_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_72_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_72_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_79_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_79_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_78_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_78_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_77_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_77_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_76_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_76_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_83_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_83_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_82_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_82_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_81_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_81_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_80_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_80_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_87_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_87_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_86_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_86_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_85_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_85_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_84_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_84_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_89_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_89_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_88_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_88_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_91_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_91_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_90_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_90_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_93_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_93_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_92_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_92_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_95_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_95_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_94_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_94_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_99_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_99_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_96_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_96_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_101_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_101_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_100_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_100_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_103_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_103_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_102_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_102_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_107_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_107_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_106_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_106_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_104_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_104_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_111_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_111_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_110_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_110_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_109_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_109_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_108_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_108_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_115_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_115_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_114_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_114_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_112_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_112_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_119_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_119_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_118_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_118_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_117_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_117_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_116_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_116_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_123_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_123_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_122_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_122_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_121_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_121_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_120_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_120_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_125_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_125_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_124_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_124_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_127_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_127_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_126_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_126_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_129_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_129_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_128_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_128_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_131_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_131_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_130_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_130_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_135_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_135_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_134_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_134_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_133_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_133_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_132_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_132_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_137_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_137_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_136_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_136_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_139_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_139_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_138_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_138_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_143_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_143_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_142_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_142_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_140_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_140_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_147_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_147_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_146_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_146_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_145_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_145_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_144_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_144_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_151_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_151_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_150_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_150_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_149_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_149_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_148_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_148_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_153_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_153_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_155_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_155_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_154_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_154_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_159_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_159_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_158_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_158_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_157_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_157_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_156_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_156_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_163_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_163_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_162_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_162_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_161_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_161_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_160_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_160_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_165_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_165_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_164_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_164_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_167_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_167_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_171_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_171_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_170_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_170_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_169_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_169_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_168_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_168_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_173_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_173_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_172_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_172_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_179_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_179_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_178_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_178_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_177_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_177_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_183_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_183_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_182_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_182_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_187_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_187_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_186_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_186_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_184_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_184_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_191_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_191_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_190_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_190_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_188_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_188_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_193_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_193_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_192_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_192_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_195_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_195_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_194_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_194_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_199_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_199_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_198_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_198_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_197_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_197_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_196_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_196_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_201_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_201_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_200_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_200_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_203_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_203_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_205_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_205_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_206_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_206_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_211_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_211_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_210_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_210_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_209_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_209_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_208_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_208_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_213_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_213_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_212_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_212_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_215_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_215_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_214_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_214_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_217_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_217_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_216_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_216_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_219_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_219_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_218_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_218_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_223_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_223_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_222_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_222_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_220_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_220_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_225_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_225_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_224_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_224_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_227_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_227_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_231_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_231_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_230_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_230_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_229_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_229_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_235_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_235_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_233_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_233_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_239_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_239_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_241_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_241_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_240_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_240_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_243_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_243_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_245_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_245_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_244_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_244_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_247_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_247_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_246_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_246_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_249_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_249_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_248_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_248_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_251_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_251_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_250_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_250_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_253_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_253_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_255_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_255_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_254_n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_254_n\|Mult0\"" {  } { { "mlu_inf_2reg.v" "Mult0" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318516 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 0 1440863318516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_2_n_32_n\|altshift_taps:ain_reg_rtl_0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_2_n_32_n\|altshift_taps:ain_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_2_n_32_n\|altshift_taps:ain_reg_rtl_0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|sadd_reg_top_cen:Uaddl_2_n_32_n\|altshift_taps:ain_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863318586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863318586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 23 " "Parameter \"WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863318586 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863318586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_9jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_9jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_9jm " "Found entity 1: shift_taps_9jm" {  } { { "db/shift_taps_9jm.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/shift_taps_9jm.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863318647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863318647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i981.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i981.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i981 " "Found entity 1: altsyncram_i981" {  } { { "db/altsyncram_i981.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_i981.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863318718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863318718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nkf " "Found entity 1: cntr_nkf" {  } { { "db/cntr_nkf.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/cntr_nkf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863318806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863318806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7cc " "Found entity 1: cmpr_7cc" {  } { { "db/cmpr_7cc.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/cmpr_7cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863318871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863318871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 192 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863318905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 28 " "Parameter \"LPM_WIDTHA\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863318906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 28 " "Parameter \"LPM_WIDTHB\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863318906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 56 " "Parameter \"LPM_WIDTHP\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863318906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 56 " "Parameter \"LPM_WIDTHR\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863318906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863318906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863318906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863318906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863318906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863318906 ""}  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 192 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863318906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_09t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_09t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_09t " "Found entity 1: mult_09t" {  } { { "db/mult_09t.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/mult_09t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863318972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863318972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863319006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319006 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863319006 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\|multcore:mult_core FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319045 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319066 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l3h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l3h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l3h " "Found entity 1: add_sub_l3h" {  } { { "db/add_sub_l3h.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_l3h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863319163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863319163 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319168 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qfh " "Found entity 1: add_sub_qfh" {  } { { "db/add_sub_qfh.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_qfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863319242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863319242 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\|altshift:external_latency_ffs FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_256_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863319277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319277 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863319277 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\|multcore:mult_core FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319286 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319290 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m3h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m3h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m3h " "Found entity 1: add_sub_m3h" {  } { { "db/add_sub_m3h.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_m3h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863319363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863319363 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319368 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rfh " "Found entity 1: add_sub_rfh" {  } { { "db/add_sub_rfh.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_rfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863319441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863319441 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\|altshift:external_latency_ffs FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_257_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_259_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_259_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863319464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_259_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_259_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319464 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863319464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_258_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_258_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863319500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_258_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_258_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319500 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863319500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863319536 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319536 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863319536 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\|multcore:mult_core FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319548 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319552 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_25h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_25h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_25h " "Found entity 1: add_sub_25h" {  } { { "db/add_sub_25h.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_25h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863319624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863319624 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319630 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0gh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0gh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0gh " "Found entity 1: add_sub_0gh" {  } { { "db/add_sub_0gh.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_0gh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863319703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863319703 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\|altshift:external_latency_ffs FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_175_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863319725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319725 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863319725 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\|multcore:mult_core FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319735 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319739 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u4h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u4h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u4h " "Found entity 1: add_sub_u4h" {  } { { "db/add_sub_u4h.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_u4h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863319812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863319812 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319818 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sfh " "Found entity 1: add_sub_sfh" {  } { { "db/add_sub_sfh.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_sfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863319891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863319891 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\|altshift:external_latency_ffs FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_180_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_141_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_141_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863319915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_141_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_141_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319915 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863319915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863319952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319952 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863319952 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\|multcore:mult_core FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319963 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319967 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863319976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_05h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_05h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_05h " "Found entity 1: add_sub_05h" {  } { { "db/add_sub_05h.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_05h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863320037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863320037 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320043 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ufh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ufh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ufh " "Found entity 1: add_sub_ufh" {  } { { "db/add_sub_ufh.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_ufh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863320115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863320115 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\|altshift:external_latency_ffs FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_236_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_185_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_185_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_185_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_185_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320140 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_68_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_68_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_68_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_68_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320179 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_73_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_73_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_73_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_73_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320218 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_113_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_113_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_113_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_113_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320257 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_166_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_166_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_166_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_166_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320294 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320332 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320332 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\|multcore:mult_core FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320343 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320347 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_15h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_15h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_15h " "Found entity 1: add_sub_15h" {  } { { "db/add_sub_15h.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_15h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863320420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863320420 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320426 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vfh " "Found entity 1: add_sub_vfh" {  } { { "db/add_sub_vfh.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_vfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863320498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863320498 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\|altshift:external_latency_ffs FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_176_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_202_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_202_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_202_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_202_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320523 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320561 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320561 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\|multcore:mult_core FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320571 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v4h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_v4h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v4h " "Found entity 1: add_sub_v4h" {  } { { "db/add_sub_v4h.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_v4h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863320648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863320648 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320653 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tfh " "Found entity 1: add_sub_tfh" {  } { { "db/add_sub_tfh.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_tfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863320725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863320725 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\|altshift:external_latency_ffs FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_232_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_242_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_242_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_242_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_242_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320750 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_3_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_3_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_3_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_3_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320790 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_14_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320830 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_47_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_47_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_47_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_47_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320871 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_61_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_61_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_61_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_61_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320913 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_97_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_97_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_97_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_97_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320955 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_0_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_0_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863320998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_0_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_0_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863320998 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863320998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_44_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_44_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_44_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_44_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321041 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_98_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_98_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_98_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_98_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321080 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_105_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_105_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_105_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_105_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321120 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_152_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_152_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_152_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_152_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321159 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_207_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_207_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_207_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_207_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321198 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_221_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_221_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_221_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_221_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321238 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_226_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_226_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_226_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_226_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321277 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_234_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_234_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_234_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_234_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321318 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_2_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321359 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_1_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_1_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_1_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_1_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321400 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_5_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_5_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_5_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_5_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321442 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_4_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_4_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_4_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_4_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321486 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_7_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_7_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_7_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_7_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321531 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_11_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_11_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_11_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_11_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321602 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_10_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321648 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_9_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_9_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_9_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_9_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321690 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_8_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321734 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_15_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_15_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_15_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_15_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321777 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_13_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321823 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_19_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_19_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_19_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_19_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321888 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_18_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_18_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_18_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_18_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321933 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863321981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_17_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863321981 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863321981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_16_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_16_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_16_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_16_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322023 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_21_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_21_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_21_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_21_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322071 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_23_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_23_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_23_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_23_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322149 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_22_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_22_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_22_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_22_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322194 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_27_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_27_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_27_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_27_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322243 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_26_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_26_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_26_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_26_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322287 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_25_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_25_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_25_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_25_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322337 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_24_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_24_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_24_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_24_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322388 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_31_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_31_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_31_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_31_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322438 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_29_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_29_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_29_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_29_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322507 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_33_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_33_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_33_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_33_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322582 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_32_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_32_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_32_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_32_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322635 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_35_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_35_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_35_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_35_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322686 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_34_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_34_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_34_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_34_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322738 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_37_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_37_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_37_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_37_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322790 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_36_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322832 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_39_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_39_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_39_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_39_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322878 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_38_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_38_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_38_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_38_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322931 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_43_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_43_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863322973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_43_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_43_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863322973 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863322973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_42_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_42_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_42_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_42_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323025 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_41_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_41_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_41_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_41_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323080 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_40_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_40_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_40_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_40_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323126 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_46_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_46_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_46_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_46_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323174 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_45_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_45_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_45_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_45_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323229 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_51_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_51_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_51_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_51_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323285 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_50_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_50_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_50_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_50_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323330 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_49_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_49_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_49_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_49_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323386 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_48_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_48_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_48_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_48_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323441 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_55_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_55_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_55_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_55_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323497 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_54_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_54_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_54_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_54_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323554 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_53_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_53_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_53_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_53_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323600 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_57_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_57_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_57_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_57_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323683 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_56_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_56_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_56_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_56_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323741 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_59_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_59_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_59_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_59_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323799 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_63_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323885 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_62_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_62_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_62_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_62_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323944 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_67_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_67_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863323987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_67_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_67_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863323987 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863323987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_66_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_66_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_66_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_66_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324046 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_65_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_65_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_65_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_65_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324105 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_64_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_64_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_64_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_64_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324154 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_71_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_71_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_71_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_71_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324216 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_70_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_70_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_70_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_70_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324263 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_69_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_69_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_69_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_69_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324325 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_75_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_75_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_75_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_75_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324387 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_74_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_74_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_74_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_74_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324436 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_72_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_72_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_72_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_72_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324502 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_79_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_79_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_79_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_79_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324567 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_78_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_78_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_78_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_78_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324629 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_77_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324674 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_76_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_76_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_76_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_76_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324737 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_83_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_83_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_83_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_83_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324800 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_82_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_82_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_82_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_82_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324864 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_81_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_81_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_81_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_81_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324915 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_80_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_80_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863324967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_80_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_80_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863324967 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863324967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_87_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_87_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_87_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_87_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325020 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_86_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_86_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_86_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_86_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325086 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_85_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_85_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_85_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_85_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325154 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_89_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_89_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_89_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_89_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325247 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_88_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_88_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_88_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_88_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325313 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_91_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_91_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_91_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_91_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325363 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_90_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325430 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_93_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_93_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_93_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_93_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325498 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_92_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_92_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_92_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_92_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325564 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_95_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_95_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_95_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_95_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325632 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_94_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_94_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_94_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_94_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325680 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_99_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325748 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_96_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_96_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_96_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_96_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325818 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_101_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_101_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_101_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_101_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325864 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_100_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_100_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863325934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_100_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_100_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863325934 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863325934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_103_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_103_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863326004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_103_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_103_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326004 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863326004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_102_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_102_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863326075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_102_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_102_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326076 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863326076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_104_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_104_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863326206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_104_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_104_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326206 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863326206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_111_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_111_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863326260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_111_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_111_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326260 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863326260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_110_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_110_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863326332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_110_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_110_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326332 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863326332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_109_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_109_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863326403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_109_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_109_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326403 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863326403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_108_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_108_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863326449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_108_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_108_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326449 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863326449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_115_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_115_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863326499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_115_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_115_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326499 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863326499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_114_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_114_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863326573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_114_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_114_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326573 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863326573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863326646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_112_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326646 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863326646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_119_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_119_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863326719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_119_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_119_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326719 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863326719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_117_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_117_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863326826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_117_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_117_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326826 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863326826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_116_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_116_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863326900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_116_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_116_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326900 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863326900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_123_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_123_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863326977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_123_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_123_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863326977 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863326977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_122_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_122_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863327035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_122_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_122_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327035 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863327035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_121_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_121_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863327090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_121_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_121_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327091 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863327091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_120_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_120_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863327165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_120_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_120_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327165 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863327165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_125_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_125_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863327212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_125_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_125_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327212 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863327212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_124_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_124_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863327288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_124_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_124_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327288 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863327288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_127_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_127_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863327363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_127_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_127_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327364 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863327364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_126_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_126_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863327440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_126_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_126_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327440 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863327440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_129_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_129_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863327495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_129_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_129_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327495 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863327495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_131_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_131_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863327607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_131_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_131_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327607 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863327607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_130_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_130_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863327684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_130_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_130_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327684 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863327684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_135_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_135_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863327741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_135_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_135_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327741 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863327741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_134_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_134_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863327819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_134_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_134_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327819 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863327819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_133_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_133_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863327899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_133_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_133_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327899 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863327899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_132_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_132_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863327947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_132_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_132_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863327948 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863327948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_137_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_137_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863328029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_137_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_137_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328029 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863328029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_136_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_136_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863328086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_136_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_136_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328086 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863328086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_139_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_139_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863328138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_139_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_139_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328138 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863328138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_138_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_138_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863328218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_138_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_138_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328218 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863328218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_143_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_143_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863328296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_143_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_143_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328296 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863328296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_142_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_142_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863328348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_142_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_142_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328348 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863328348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_140_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_140_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863328428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_140_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_140_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328428 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863328428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_147_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_147_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863328508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_147_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_147_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328508 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863328508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_146_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_146_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863328569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_146_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_146_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328569 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863328569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_145_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_145_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863328628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_145_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_145_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328628 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863328628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_144_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_144_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863328711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_144_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_144_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328711 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863328711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_151_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_151_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863328792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_151_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_151_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328792 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863328792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_150_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_150_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863328875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_150_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_150_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328875 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863328875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_149_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_149_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863328923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_149_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_149_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863328923 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863328923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_153_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_153_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863329017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_153_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_153_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329017 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863329017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_155_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_155_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863329101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_155_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_155_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329101 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863329101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_154_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_154_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863329184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_154_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_154_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329184 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863329184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_159_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_159_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863329239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_159_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_159_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329239 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863329239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_158_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_158_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863329323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_158_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_158_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329323 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863329323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_157_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_157_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863329408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_157_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_157_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329408 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863329408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_156_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_156_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863329459 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_156_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_156_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329459 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863329459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_163_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_163_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863329513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_163_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_163_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329514 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863329514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_162_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_162_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863329574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_162_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_162_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329574 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863329574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_161_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_161_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863329660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_161_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_161_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329660 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863329660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_160_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_160_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863329721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_160_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_160_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329721 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863329721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_165_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_165_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863329810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_165_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_165_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329810 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863329810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_164_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_164_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863329897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_164_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_164_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863329897 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863329897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_171_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_171_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_171_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_171_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330024 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_170_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_170_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_170_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_170_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330080 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_169_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_169_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_169_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_169_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330142 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_168_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_168_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_168_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_168_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330231 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_173_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_173_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_173_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_173_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330282 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_172_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_172_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_172_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_172_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330370 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_179_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_179_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_179_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_179_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330432 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_178_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_178_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_178_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_178_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330522 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_177_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_177_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_177_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_177_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330585 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_183_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_183_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_183_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_183_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330642 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_182_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_182_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_182_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_182_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330730 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_187_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_187_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_187_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_187_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330781 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_186_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_186_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_186_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_186_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330845 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_184_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_184_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_184_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_184_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330910 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_191_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_191_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863330974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_191_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_191_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863330974 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863330974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_190_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_190_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863331026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_190_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_190_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331026 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863331026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_188_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_188_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863331115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_188_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_188_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331115 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863331115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_193_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_193_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863331179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_193_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_193_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331179 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863331179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_199_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_199_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863331379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_199_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_199_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331379 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863331379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_198_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_198_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863331444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_198_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_198_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331445 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863331445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_197_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_197_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863331496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_197_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_197_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331496 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863331496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_201_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_201_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863331581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_201_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_201_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331581 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863331581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_200_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_200_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863331638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_200_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_200_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331638 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863331638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_203_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_203_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863331706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_203_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_203_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331706 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863331706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_205_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_205_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863331774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_205_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_205_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331775 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863331775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863331824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 1 " "Parameter \"LPM_WIDTHA\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331824 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863331824 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0\|multcore:mult_core FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331833 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0\|multcore:mult_core\|lpm_add_sub:adder FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0\|multcore:mult_core\|lpm_add_sub:adder\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 439 6 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331842 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0\|altshift:external_latency_ffs FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_204_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_206_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_206_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863331894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_206_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_206_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331894 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863331894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_210_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_210_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863331991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_210_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_210_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863331991 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863331991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_209_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_209_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863332059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_209_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_209_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332060 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863332060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_208_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_208_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863332119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_208_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_208_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332119 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863332119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_213_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_213_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863332187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_213_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_213_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332187 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863332187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_212_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_212_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863332257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_212_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_212_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332257 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863332257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_214_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_214_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863332356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_214_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_214_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332356 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863332356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_217_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_217_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863332415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_217_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_217_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332415 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863332415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_216_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_216_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863332487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_216_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_216_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332487 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863332487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_219_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_219_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863332556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_219_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_219_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332557 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863332557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_218_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_218_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863332611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_218_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_218_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332611 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863332611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_222_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_222_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863332725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_222_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_222_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332726 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863332726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_220_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_220_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863332786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_220_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_220_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332786 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863332786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_224_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_224_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863332881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_224_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_224_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332881 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863332881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_227_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_227_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863332940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_227_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_227_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332940 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863332940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_231_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_231_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863332995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_231_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_231_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863332995 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863332995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_229_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_229_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863333102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_229_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_229_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333102 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863333102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_235_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_235_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863333153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_235_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_235_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333153 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863333153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_233_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_233_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863333215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_233_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_233_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333215 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863333215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_241_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_241_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863333302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_241_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_241_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333302 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863333302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_240_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_240_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863333360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_240_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_240_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333360 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863333360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_243_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_243_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863333416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_243_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_243_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333417 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863333417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_245_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_245_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863333468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_245_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_245_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333468 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863333468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_247_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_247_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863333562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_247_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_247_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333562 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863333562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_249_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_249_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863333655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_249_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_249_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333655 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863333655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_253_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_253_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863333790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_253_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_253_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333791 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863333791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863333840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333840 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863333840 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\|multcore:mult_core FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333853 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333857 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k3h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k3h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k3h " "Found entity 1: add_sub_k3h" {  } { { "db/add_sub_k3h.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_k3h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863333929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863333929 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333934 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863333944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pfh " "Found entity 1: add_sub_pfh" {  } { { "db/add_sub_pfh.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/add_sub_pfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1440863334012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1440863334012 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\|altshift:external_latency_ffs FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_252_n\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_255_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_255_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863334048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_255_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_255_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334048 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863334048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_254_n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_254_n\|lpm_mult:Mult0\"" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863334100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_254_n\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|FIR_FILTER_st:fircore\|mlu_inf_2reg:Umlu_254_n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863334100 ""}  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1440863334100 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_09t:auto_generated\|mac_mult7 " "Synthesized away node \"lpm_mult:Mult0\|mult_09t:auto_generated\|mac_mult7\"" {  } { { "db/mult_09t.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/mult_09t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 192 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863338331 "|main|lpm_mult:Mult0|mult_09t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_09t:auto_generated\|mac_out8 " "Synthesized away node \"lpm_mult:Mult0\|mult_09t:auto_generated\|mac_out8\"" {  } { { "db/mult_09t.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/mult_09t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 192 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863338331 "|main|lpm_mult:Mult0|mult_09t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 0 1440863338331 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 0 1440863338331 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1440863342519 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 0 1440863342955 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 0 1440863342955 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[24\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[25\]\" and its non-tri-state driver." {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1440863343412 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 0 1440863343412 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1440863343412 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 0 1440863343412 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "auk_dspip_avalon_streaming_controller_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd" 71 -1 0 } } { "auk_dspip_avalon_streaming_controller_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd" 72 -1 0 } } { "auk_dspip_avalon_streaming_controller_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd" 73 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1440863344894 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1440863344895 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863363582 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863363582 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863363582 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[24\]~synth " "Node \"GPIO_1\[24\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863363582 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[25\]~synth " "Node \"GPIO_1\[25\]~synth\"" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1440863363582 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 0 1440863363582 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[0\] GND " "Pin \"oLEDR\[0\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[1\] GND " "Pin \"oLEDR\[1\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[2\] GND " "Pin \"oLEDR\[2\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[3\] GND " "Pin \"oLEDR\[3\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[4\] GND " "Pin \"oLEDR\[4\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[5\] GND " "Pin \"oLEDR\[5\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[6\] GND " "Pin \"oLEDR\[6\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[7\] GND " "Pin \"oLEDR\[7\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[8\] GND " "Pin \"oLEDR\[8\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[9\] GND " "Pin \"oLEDR\[9\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[10\] GND " "Pin \"oLEDR\[10\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[11\] GND " "Pin \"oLEDR\[11\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[12\] GND " "Pin \"oLEDR\[12\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[13\] GND " "Pin \"oLEDR\[13\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[14\] GND " "Pin \"oLEDR\[14\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[15\] GND " "Pin \"oLEDR\[15\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[1\] GND " "Pin \"oLEDG\[1\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[2\] GND " "Pin \"oLEDG\[2\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[3\] GND " "Pin \"oLEDG\[3\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[4\] GND " "Pin \"oLEDG\[4\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[5\] GND " "Pin \"oLEDG\[5\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[6\] GND " "Pin \"oLEDG\[6\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[8\] GND " "Pin \"oLEDG\[8\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oLEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX4_D\[1\] GND " "Pin \"oHEX4_D\[1\]\" is stuck at GND" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX4_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[0\] VCC " "Pin \"oHEX5_D\[0\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX5_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[1\] VCC " "Pin \"oHEX5_D\[1\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX5_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[2\] VCC " "Pin \"oHEX5_D\[2\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX5_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[3\] VCC " "Pin \"oHEX5_D\[3\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX5_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[4\] VCC " "Pin \"oHEX5_D\[4\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX5_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[5\] VCC " "Pin \"oHEX5_D\[5\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX5_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX5_D\[6\] VCC " "Pin \"oHEX5_D\[6\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX5_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[0\] VCC " "Pin \"oHEX7_D\[0\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX7_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[1\] VCC " "Pin \"oHEX7_D\[1\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX7_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[2\] VCC " "Pin \"oHEX7_D\[2\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX7_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[3\] VCC " "Pin \"oHEX7_D\[3\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX7_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[4\] VCC " "Pin \"oHEX7_D\[4\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX7_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[5\] VCC " "Pin \"oHEX7_D\[5\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX7_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX7_D\[6\] VCC " "Pin \"oHEX7_D\[6\]\" is stuck at VCC" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1440863363584 "|main|oHEX7_D[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1440863363584 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "12 FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl\|stall_reg " "Inserted 12 logic cells for Maximum Fan-Out assignment on \"FIR_FILTER:FIR_CHANNEL0_inst\|FIR_FILTER_ast:FIR_FILTER_ast_inst\|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl\|stall_reg\"" {  } { { "auk_dspip_avalon_streaming_controller_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd" 73 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Quartus II" 0 0 1440863373485 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Quartus II" 0 0 1440863373485 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 0 1440863373868 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32584 " "Implemented 32584 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1440863374199 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1440863374199 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "128 " "Implemented 128 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 0 1440863374199 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32255 " "Implemented 32255 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1440863374199 ""} { "Info" "ICUT_CUT_TM_RAMS" "87 " "Implemented 87 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 0 1440863374199 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 0 1440863374199 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 0 1440863374199 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1440863374199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "745 " "Peak virtual memory: 745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1440863375973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 30 01:49:35 2015 " "Processing ended: Sun Aug 30 01:49:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1440863375973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1440863375973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1440863375973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1440863375973 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 1 1440863300211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 1 1440863300211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 30 01:48:18 2015 " "Processing started: Sun Aug 30 01:48:18 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 1 1440863300211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 1 1440863300211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=1 --partition=pzdyqx:nabboc SYSTEM -c SYSTEM " "Command: quartus_map --parallel=1 --helper=1 --partition=pzdyqx:nabboc SYSTEM -c SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 1 1440863300212 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "pzdyqx:nabboc " "Starting Logic Optimization and Technology Mapping for Partition pzdyqx:nabboc" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 1 1440863301381 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 1 1440863301506 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 1 1440863301506 ""} { "Info" "ICUT_CUT_TM_LCELLS" "125 " "Implemented 125 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 1 1440863301506 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 1 1440863301506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "468 " "Peak virtual memory: 468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 1 1440863301575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 30 01:48:21 2015 " "Processing ended: Sun Aug 30 01:48:21 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 1 1440863301575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 1 1440863301575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 1 1440863301575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 1 1440863301575 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 2 1440863300208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 2 1440863300208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 30 01:48:18 2015 " "Processing started: Sun Aug 30 01:48:18 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 2 1440863300208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 2 1440863300208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=2 --partition=sld_hub:auto_hub SYSTEM -c SYSTEM " "Command: quartus_map --parallel=1 --helper=2 --partition=sld_hub:auto_hub SYSTEM -c SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 2 1440863300208 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_hub:auto_hub " "Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 2 1440863301396 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 2 1440863301407 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 2 1440863301407 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1440863301457 "|main|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 2 1440863301457 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "184 " "Implemented 184 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 2 1440863301645 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 2 1440863301645 ""} { "Info" "ICUT_CUT_TM_LCELLS" "136 " "Implemented 136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 2 1440863301645 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 2 1440863301645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "468 " "Peak virtual memory: 468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 2 1440863301722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 30 01:48:21 2015 " "Processing ended: Sun Aug 30 01:48:21 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 2 1440863301722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 2 1440863301722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 2 1440863301722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 2 1440863301722 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS_SUCCESS" "" "Finished parallel synthesis of all partitions" {  } {  } 0 281038 "Finished parallel synthesis of all partitions" 0 0 "Quartus II" 0 -1 1440863376635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 132 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "738 " "Peak virtual memory: 738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1440863392242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 30 01:49:52 2015 " "Processing ended: Sun Aug 30 01:49:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1440863392242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:16 " "Elapsed time: 00:02:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1440863392242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1440863392242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1440863392242 ""}
