#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Nov 29 16:41:19 2022
# Process ID: 3644
# Current directory: C:/ASPLC_Projects/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1568 C:\ASPLC_Projects\project_1\project_1.xpr
# Log file: C:/ASPLC_Projects/project_1/vivado.log
# Journal file: C:/ASPLC_Projects/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/ASPLC_Projects/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
create_peripheral xilinx.com user axi4l_axis_matrix_acc 1.0 -dir C:/ASPLC_Projects/project_1/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:axi4l_axis_matrix_acc:1.0]
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core xilinx.com:user:axi4l_axis_matrix_acc:1.0]
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core xilinx.com:user:axi4l_axis_matrix_acc:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:axi4l_axis_matrix_acc:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:axi4l_axis_matrix_acc:1.0]
set_property  ip_repo_paths  {C:/ASPLC_Projects/project_1/../ip_repo/axi4l_axis_matrix_acc_1.0 C:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_axi4l_axis_matrix_acc_v1_0 -directory C:/ASPLC_Projects/project_1/../ip_repo c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:axi4l_axis_matrix_acc:1.0 axi4l_axis_matrix_acc_0
endgroup
set_property location {4 1016 46} [get_bd_cells axi4l_axis_matrix_acc_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi4l_axis_matrix_acc_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi4l_axis_matrix_acc_0/S00_AXI]
set_property location {3 1146 113} [get_bd_cells axi4l_axis_matrix_acc_0]
set_property location {4 1482 -186} [get_bd_cells ps7_0_axi_periph]
set_property location {2 639 181} [get_bd_cells axi4l_axis_matrix_acc_0]
set_property location {3 1079 -109} [get_bd_cells ps7_0_axi_periph]
set_property location {3 1159 31} [get_bd_cells ps7_0_axi_periph]
set_property location {5 1982 49} [get_bd_cells axi_dma_0]
set_property location {5 1911 277} [get_bd_cells axi_dma_0]
set_property location {5.5 2019 253} [get_bd_cells axi_dma_0]
set_property location {5 2049 230} [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_intf_nets axis_data_fifo_0_M_AXIS]
connect_bd_intf_net [get_bd_intf_pins axi4l_axis_matrix_acc_0/M00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi4l_axis_matrix_acc_0/m00_axis_aclk]
set_property location {4 1500 -55} [get_bd_cells axis_data_fifo_0]
set_property location {4 1443 423} [get_bd_cells axis_data_fifo_0]
connect_bd_net [get_bd_pins axi4l_axis_matrix_acc_0/s00_axis_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi4l_axis_matrix_acc_0/s00_axis_aresetn] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_cells axis_data_fifo_0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
launch_sdk -workspace C:/ASPLC_Projects/project_1/project_1.sdk -hwspec C:/ASPLC_Projects/project_1/project_1.sdk/design_1_wrapper.hdf
open_run impl_1
open_bd_design {C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name axi4l_axis_matrix_acc_v1_0_project -directory C:/ASPLC_Projects/project_1/project_1.tmp/axi4l_axis_matrix_acc_v1_0_project c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/component.xml
update_compile_order -fileset sources_1
close_project
launch_sdk -workspace C:/ASPLC_Projects/project_1/project_1.sdk -hwspec C:/ASPLC_Projects/project_1/project_1.sdk/design_1_wrapper.hdf
open_bd_design {C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name axi4l_axis_matrix_acc_v1_0_project -directory C:/ASPLC_Projects/project_1/project_1.tmp/axi4l_axis_matrix_acc_v1_0_project c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/component.xml
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name axi4l_axis_matrix_acc_v1_0_project -directory C:/ASPLC_Projects/project_1/project_1.tmp/axi4l_axis_matrix_acc_v1_0_project c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:axi4l_axis_matrix_acc:1.0 [get_ips  design_1_axi4l_axis_matrix_acc_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_axi4l_axis_matrix_acc_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi4l_axis_matrix_acc_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_processing_system7_0_0_synth_1 design_1_axi4l_axis_matrix_acc_0_0_synth_1}
export_simulation -of_objects [get_files C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/ASPLC_Projects/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/ASPLC_Projects/project_1/project_1.ip_user_files -ipstatic_source_dir C:/ASPLC_Projects/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ASPLC_Projects/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/ASPLC_Projects/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/ASPLC_Projects/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/ASPLC_Projects/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
connect_bd_intf_net [get_bd_intf_pins axi4l_axis_matrix_acc_0/S00_AXIS] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force C:/ASPLC_Projects/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/ASPLC_Projects/project_1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/ASPLC_Projects/project_1/project_1.sdk -hwspec C:/ASPLC_Projects/project_1/project_1.sdk/design_1_wrapper.hdf
open_bd_design {C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name axi4l_axis_matrix_acc_v1_0_project -directory C:/ASPLC_Projects/project_1/project_1.tmp/axi4l_axis_matrix_acc_v1_0_project c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:axi4l_axis_matrix_acc:1.0 [get_ips  design_1_axi4l_axis_matrix_acc_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_axi4l_axis_matrix_acc_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi4l_axis_matrix_acc_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_axi4l_axis_matrix_acc_0_0_synth_1
export_simulation -of_objects [get_files C:/ASPLC_Projects/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/ASPLC_Projects/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/ASPLC_Projects/project_1/project_1.ip_user_files -ipstatic_source_dir C:/ASPLC_Projects/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ASPLC_Projects/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/ASPLC_Projects/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/ASPLC_Projects/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/ASPLC_Projects/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name axi4l_axis_matrix_acc_v1_0_project -directory C:/ASPLC_Projects/project_1/project_1.tmp/axi4l_axis_matrix_acc_v1_0_project c:/ASPLC_Projects/ip_repo/axi4l_axis_matrix_acc_1.0/component.xml
update_compile_order -fileset sources_1
close_project
file copy -force C:/ASPLC_Projects/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/ASPLC_Projects/project_1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/ASPLC_Projects/project_1/project_1.sdk -hwspec C:/ASPLC_Projects/project_1/project_1.sdk/design_1_wrapper.hdf
