library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity COMPARATORS is
	port (
		CNT_U,CNT_D: in std_logic_vector(9 downto 0);
		CNT_B: 		 in std_logic_vector(4 downto 0)
	);
end COMPARATORS;

architecture topo_COMPARATORS of COMPARATORS is

	signal 

	component


begin
	L0:
	L1:
	L2:
	L3:
	
	
end topo_COMPARATORS; 