#ifndef __CMUCAL_QCH_H__
#define __CMUCAL_QCH_H__

#include "../cmucal.h"

/*=================CMUCAL version: S5E9110================================*/

/*=================Q-channel information================================*/

enum qch_id {
	APBIF_GPIO_ALIVE_QCH = QCH_TYPE,
	APBIF_GPIO_CMGPALV_QCH,
	APBIF_PMU_ALIVE_QCH,
	APBIF_PMU_INTR_GEN_QCH,
	APBIF_RTC_QCH,
	APBIF_TOP_RTC_QCH,
	APM_CMU_APM_QCH,
	DTZPC_APM_QCH,
	GREBEINTEGRATION_QCH_GREBE,
	GREBEINTEGRATION_QCH_DBG,
	INTMEM_QCH,
	LHM_AXI_C_CHUB_QCH,
	LHM_AXI_C_GNSS_QCH,
	LHM_AXI_C_MODEM_QCH,
	LHM_AXI_C_VTS_QCH,
	LHM_AXI_C_WLBT_QCH,
	LHM_AXI_P_APM_QCH,
	LHS_AXI_D_APM_QCH,
	LHS_AXI_LP_CHUB_QCH,
	LHS_AXI_LP_VTS_QCH,
	MAILBOX_APM_AP_QCH,
	MAILBOX_APM_CHUB_QCH,
	MAILBOX_APM_CP_QCH,
	MAILBOX_APM_GNSS_QCH,
	MAILBOX_APM_VTS_QCH,
	MAILBOX_APM_WLBT_QCH,
	MAILBOX_AP_CHUB_QCH,
	MAILBOX_AP_CP_QCH,
	MAILBOX_AP_CP_S_QCH,
	MAILBOX_AP_GNSS_QCH,
	MAILBOX_AP_WLBT_QCH,
	MAILBOX_CP_CHUB_QCH,
	MAILBOX_CP_GNSS_QCH,
	MAILBOX_CP_WLBT_QCH,
	MAILBOX_GNSS_CHUB_QCH,
	MAILBOX_GNSS_WLBT_QCH,
	MAILBOX_WLBT_ABOX_QCH,
	MAILBOX_WLBT_CHUB_QCH,
	PEM_QCH,
	RSTNSYNC_CLK_APM_GREBE_QCH,
	RSTNSYNC_CLK_APM_OSCCLK_QCH,
	SPEEDY_APM_QCH,
	SYSREG_APM_QCH,
	WDT_APM_QCH,
	BAAW_D_CHUB_QCH,
	BAAW_P_APM_CHUB_QCH,
	CHUB_CMU_CHUB_QCH,
	CHUB_RTC_APBIF_QCH,
	CM4_CHUB_QCH,
	D_TZPC_CHUB_QCH,
	GPIO_CMGPALV_CHUB_APBIF_QCH,
	I2C_CHUB00_QCH,
	I2C_CHUB01_QCH,
	LHM_AXI_LP_CHUB_QCH,
	LHM_AXI_P_CHUB_QCH,
	LHS_AXI_C_CHUB_QCH,
	LHS_AXI_D_CHUB_QCH,
	PDMA_CHUB_QCH,
	PWM_CHUB_QCH,
	SWEEPER_D_CHUB_QCH,
	SWEEPER_P_APM_CHUB_QCH,
	SYSREG_CHUB_QCH,
	TIMER_CHUB_QCH,
	USI_CHUB00_QCH,
	WDT_CHUB_QCH,
	ADC_CMGP_QCH_S0,
	ADC_CMGP_QCH_S1,
	ADC_CMGP_QCH_ADC,
	CMGP_CMU_CMGP_QCH,
	DTZPC_CMGP_QCH,
	GPIO_CMGP_QCH,
	I2C_CMGP0_QCH,
	I2C_CMGP1_QCH,
	I2C_CMGP2_QCH,
	I2C_CMGP3_QCH,
	I2C_CMGP4_QCH,
	I2C_CMGP5_QCH,
	I2C_CMGP6_QCH,
	SYSREG_CMGP_QCH,
	SYSREG_CMGP2CHUB_QCH,
	SYSREG_CMGP2CP_QCH,
	SYSREG_CMGP2GNSS_QCH,
	SYSREG_CMGP2PMU_AP_QCH,
	SYSREG_CMGP2PMU_CHUB_QCH,
	SYSREG_CMGP2WLBT_QCH,
	USI_CMGP0_QCH,
	USI_CMGP1_QCH,
	USI_CMGP2_QCH,
	USI_CMGP3_QCH,
	CMU_TOP_CMUREF_QCH,
	DFTMUX_TOP_QCH_CLK_CSIS0,
	DFTMUX_TOP_QCH_CLK_CSIS1,
	OTP_QCH,
	ADM_AHB_SSS_QCH,
	BAAW_P_CHUB_QCH,
	BAAW_P_GNSS_QCH,
	BAAW_P_MODEM_QCH,
	BAAW_P_VTS_QCH,
	BAAW_P_WLBT_QCH,
	CORE_CMU_CORE_QCH,
	DIT_QCH,
	D_TZPC_CORE_QCH,
	GIC400_AIHWACG_QCH,
	LHM_AXI_D0_MODEM_QCH,
	LHM_AXI_D1_MODEM_QCH,
	LHM_AXI_D_ABOX_QCH,
	LHM_AXI_D_APM_QCH,
	LHM_AXI_D_CHUB_QCH,
	LHM_AXI_D_CPUCL0_QCH,
	LHM_AXI_D_CSSYS_QCH,
	LHM_AXI_D_DPU_QCH,
	LHM_AXI_D_FSYS_QCH,
	LHM_AXI_D_G3D_QCH,
	LHM_AXI_D_GNSS_QCH,
	LHM_AXI_D_IS_QCH,
	LHM_AXI_D_MFCMSCL_QCH,
	LHM_AXI_D_VTS_QCH,
	LHM_AXI_D_WLBT_QCH,
	LHS_AXI_P_APM_QCH,
	LHS_AXI_P_CHUB_QCH,
	LHS_AXI_P_CPUCL0_QCH,
	LHS_AXI_P_DISPAUD_QCH,
	LHS_AXI_P_FSYS_QCH,
	LHS_AXI_P_G3D_QCH,
	LHS_AXI_P_GNSS_QCH,
	LHS_AXI_P_IS_QCH,
	LHS_AXI_P_MFCMSCL_QCH,
	LHS_AXI_P_MODEM_QCH,
	LHS_AXI_P_PERI_QCH,
	LHS_AXI_P_VTS_QCH,
	LHS_AXI_P_WLBT_QCH,
	PDMA_CORE_QCH,
	RSTNSYNC_CLK_CORE_BUSP_OCC_QCH,
	RTIC_QCH,
	SFR_APBIF_CMU_TOPC_QCH,
	SIREX_QCH,
	SPDMA_CORE_QCH,
	SSS_QCH,
	SYSREG_CORE_QCH,
	TREX_D_CORE_QCH,
	TREX_D_NRT_QCH,
	TREX_P_CORE_QCH,
	CLUSTER0_QCH_CPU,
	CLUSTER0_QCH_DBG,
	CMU_CPUCL0_SHORTSTOP_QCH,
	CPUCL0_CMU_CPUCL0_QCH,
	CSSYS_DBG_QCH,
	DUMP_PC_CPUCL0_QCH,
	D_TZPC_CPUCL0_QCH,
	LHM_AXI_P_CPUCL0_QCH,
	LHS_AXI_D_CPUCL0_QCH,
	LHS_AXI_D_CSSYS_QCH,
	SECJTAG_QCH,
	SYSREG_CPUCL0_QCH,
	ABOX_QCH_CPU,
	ABOX_QCH_S_ACLK,
	ABOX_QCH_S_BCLK0,
	ABOX_QCH_S_BCLK1,
	ABOX_QCH_S_BCLK2,
	ABOX_QCH_FM,
	ABOX_QCH_S_IRQ,
	DISPAUD_CMU_DISPAUD_QCH,
	DMIC_QCH,
	DPU_QCH_S_DPP,
	DPU_QCH_S_DMA,
	DPU_QCH_S_DECON,
	D_TZPC_DISPAUD_QCH,
	GPIO_DISPAUD_QCH,
	LHM_AXI_P_DISPAUD_QCH,
	LHS_AXI_D_ABOX_QCH,
	LHS_AXI_D_DPU_QCH,
	PPMU_ABOX_QCH,
	PPMU_DPU_QCH,
	RSTNSYNC_CLK_AUD_CPU_CLKIN_QCH,
	RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH,
	SMMU_ABOX_QCH,
	SMMU_DPU_QCH,
	SYSREG_DISPAUD_QCH,
	WDT_AUD_QCH,
	D_TZPC_FSYS_QCH,
	FSYS_CMU_FSYS_QCH,
	GPIO_FSYS_QCH,
	LHM_AXI_P_FSYS_QCH,
	LHS_AXI_D_FSYS_QCH,
	MMC_CARD_QCH,
	MMC_EMBD_QCH,
	PPMU_FSYS_QCH,
	SYSREG_FSYS_QCH,
	USB20DRD_TOP_QCH_LINK,
	USB20DRD_TOP_QCH_20CTRL,
	USB20DRD_TOP_QCH_REFCLK,
	D_TZPC_G3D_QCH,
	G3D_QCH,
	G3D_CMU_G3D_QCH,
	LHM_AXI_P_G3D_QCH,
	LHS_AXI_D_G3D_QCH,
	SYSREG_G3D_QCH,
	D_TZPC_IS_QCH,
	IS_CMU_IS_QCH,
	LHM_AXI_P_IS_QCH,
	LHS_AXI_D_IS_QCH,
	SYSREG_IS_QCH,
	IS3P21P0_IS_QCH_S_ISP_ISP,
	IS3P21P0_IS_QCH_S_ISP_VRA,
	IS3P21P0_IS_QCH_S_ISP_SMMU_IS,
	IS3P21P0_IS_QCH_S_ISP_MCSC,
	IS3P21P0_IS_QCH_S_ISP_PPMU_IS,
	IS3P21P0_IS_QCH_S_ISP_CSIS,
	IS3P21P0_IS_QCH_S_ISP_CSIS_DMA,
	D_TZPC_MFCMSCL_QCH,
	JPEG_QCH,
	LHM_AXI_P_MFCMSCL_QCH,
	LHS_AXI_D_MFCMSCL_QCH,
	M2M_QCH,
	MCSC_QCH,
	MFC_QCH,
	MFCMSCL_CMU_MFCMSCL_QCH,
	PPMU_MFCMSCL_QCH,
	SYSMMU_MFCMSCL_QCH,
	SYSREG_MFCMSCL_QCH,
	CMU_MIF_CMUREF_QCH,
	DMC_QCH,
	D_TZPC_MIF_QCH,
	MIF_CMU_MIF_QCH,
	PPMU_DMC_CPU_QCH,
	QE_DMC_CPU_QCH,
	SYSREG_MIF_QCH,
	MODEM_CMU_MODEM_QCH,
	BUSIF_TMU_QCH,
	D_TZPC_PERI_QCH,
	GPIO_PERI_QCH,
	I2C_0_QCH,
	I2C_1_QCH,
	I2C_2_QCH,
	LHM_AXI_P_PERI_QCH,
	MCT_QCH,
	OTP_CON_TOP_QCH,
	PERI_CMU_PERI_QCH,
	PWM_MOTOR_QCH,
	SYSREG_PERI_QCH,
	USI00_I2C_QCH,
	USI00_USI_QCH,
	USI_I2C_0_QCH,
	USI_SPI_QCH,
	USI_UART_QCH,
	WDT_CLUSTER0_QCH,
	BAAW_C_VTS_QCH,
	BAAW_D_VTS_QCH,
	CORTEXM4INTEGRATION_QCH,
	DMIC_AHB0_QCH,
	DMIC_AHB1_QCH,
	DMIC_IF_QCH_PCLK,
	DMIC_IF_QCH_DMIC_CLK,
	D_TZPC_VTS_QCH,
	GPIO_VTS_QCH,
	HWACG_SYS_DMIC0_QCH,
	HWACG_SYS_DMIC1_QCH,
	LHM_AXI_LP_VTS_QCH,
	LHM_AXI_P_VTS_QCH,
	LHS_AXI_C_VTS_QCH,
	LHS_AXI_D_VTS_QCH,
	MAILBOX_ABOX_VTS_QCH,
	MAILBOX_AP_VTS_QCH,
	SWEEPER_C_VTS_QCH,
	SWEEPER_D_VTS_QCH,
	SYSREG_VTS_QCH,
	TIMER_QCH,
	VTS_CMU_VTS_QCH,
	WDT_VTS_QCH,
	U_DMIC_CLK_MUX_QCH,
	end_of_qch,
	num_of_qch = end_of_qch - QCH_TYPE,
};

/*=================Controller Option information================================*/

enum option_id {
	CTRL_OPTION_CMU_APM = OPTION_TYPE,
	CTRL_OPTION_CMU_CHUB,
	CTRL_OPTION_CMU_CMGP,
	CTRL_OPTION_CMU_TOP,
	CTRL_OPTION_CMU_CORE,
	CTRL_OPTION_CMU_CPUCL0,
	CTRL_OPTION_EMBEDDED_CMU_CPUCL0,
	CTRL_OPTION_CMU_DISPAUD,
	CTRL_OPTION_CMU_FSYS,
	CTRL_OPTION_CMU_G3D,
	CTRL_OPTION_CMU_IS,
	CTRL_OPTION_CMU_MFCMSCL,
	CTRL_OPTION_CMU_MIF,
	CTRL_OPTION_CMU_MODEM,
	CTRL_OPTION_CMU_PERI,
	CTRL_OPTION_CMU_VTS,
	end_of_option,
	num_of_option = end_of_option - OPTION_TYPE,
};

#endif