//===========================================================================
// Module:  i2cmast.c
// Purpose: AVR I2C master driver
//
// Copyright © 2013
// Brent M. Spell. All rights reserved.
//
// This library is free software; you can redistribute it and/or modify it 
// under the terms of the GNU Lesser General Public License as published 
// by the Free Software Foundation; either version 3 of the License, or 
// (at your option) any later version. This library is distributed in the 
// hope that it will be useful, but WITHOUT ANY WARRANTY; without even the 
// implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. 
// See the GNU Lesser General Public License for more details. You should 
// have received a copy of the GNU Lesser General Public License along with 
// this library; if not, write to 
//    Free Software Foundation, Inc. 
//    51 Franklin Street, Fifth Floor 
//    Boston, MA 02110-1301 USA
//===========================================================================
//-------------------[       Pre Include Defines       ]-------------------//
//-------------------[      Library Include Files      ]-------------------//
#include <avr/interrupt.h>
//-------------------[      Project Include Files      ]-------------------//
#include "i2cmast.h"
//-------------------[       Module Definitions        ]-------------------//
//===========================================================================
// I2C DATA PROTOCOL
//===========================================================================
#define ADDR_READ_BIT               0
//===========================================================================
// I2C STATUS CODES
//===========================================================================
// general master status codes                      
#define STATUS_START                0x08  // START has been transmitted  
#define STATUS_REP_START            0x10  // repeated START has been transmitted
#define STATUS_ARB_LOST             0x38  // arbitration lost
// master transmitter status codes                    
#define STATUS_MTX_ADR_ACK          0x18  // SLA+W has been tramsmitted and ACK received
#define STATUS_MTX_ADR_NACK         0x20  // SLA+W has been tramsmitted and NACK received 
#define STATUS_MTX_DATA_ACK         0x28  // data byte has been tramsmitted and ACK received
#define STATUS_MTX_DATA_NACK        0x30  // data byte has been tramsmitted and NACK received 
// master receiver status codes  
#define STATUS_MRX_ADR_ACK          0x40  // SLA+R has been tramsmitted and ACK received
#define STATUS_MRX_ADR_NACK         0x48  // SLA+R has been tramsmitted and NACK received
#define STATUS_MRX_DATA_ACK         0x50  // data byte has been received and ACK tramsmitted
#define STATUS_MRX_DATA_NACK        0x58  // data byte has been received and NACK tramsmitted
// miscellaneous status codes
#define STATUS_NO_STATUS            0xF8  // no relevant state information available; TWINT = “0”
#define STATUS_BUS_ERROR            0x00  // bus error due to an illegal START or STOP condition
//===========================================================================
// I2C CONTROL CODES
//===========================================================================
#define CONTROL_BASE \
   (1<<TWEN)
#define CONTROL_INIT \
   CONTROL_BASE| \
   (0<<TWIE)|(0<<TWINT)| \
   (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)
#define CONTROL_START \
   CONTROL_BASE| \
   (1<<TWIE)|(1<<TWINT)| \
   (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)
#define CONTROL_STOP \
   CONTROL_BASE|\
   (0<<TWIE)|(1<<TWINT)| \
   (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)
#define CONTROL_ABORT \
   CONTROL_BASE| \
   (0<<TWIE)|(0<<TWINT)| \
   (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)
#define CONTROL_XFER_DATA \
   CONTROL_BASE| \
   (1<<TWIE)|(1<<TWINT)| \
   (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)
#define CONTROL_SEND_ACK \
   CONTROL_BASE| \
   (1<<TWIE)|(1<<TWINT)| \
   (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)
#define CONTROL_SEND_NACK \
   CONTROL_BASE| \
   (1<<TWIE)|(1<<TWINT)| \
   (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)
//-------------------[        Module Variables         ]-------------------//
static volatile BYTE g_pbBuffer[I2C_BUFFER_SIZE + 1];    // address byte + I2C data
static volatile UI8  g_cbSend = 0;                       // send count
static volatile UI8  g_cbRecv = 0;                       // receive count
//-------------------[        Module Prototypes        ]-------------------//
//-------------------[         Implementation          ]-------------------//
//-----------< FUNCTION: I2cInit >-------------------------------------------
// Purpose:    I2C interface initialization
// Parameters: none
// Returns:    none
//---------------------------------------------------------------------------
VOID I2cInit ()
{
   // initialize I2C registers
   TWSR = 0;                                 // prescale the I2C clock at 0, clear status
   TWBR = (F_CPU / I2C_FREQUENCY - 16) / 2;  // set to 400kHz bit rate
   TWDR = 0xFF;                              // initialize data to SDA clear
   TWCR = CONTROL_INIT;                      // initialize control register
}
//-----------< FUNCTION: I2cIsBusy >-----------------------------------------
// Purpose:    polls the I2C busy state
// Parameters: none
// Returns:    TRUE if there is an I/O in progress
//             FALSE otherwise
//---------------------------------------------------------------------------
BOOL I2cIsBusy ()
{
   // busy if the interrupt is enabled
   return RegGet(TWCR, TWIE);
}
//-----------< FUNCTION: I2cWait >-------------------------------------------
// Purpose:    waits for the I2C bus to become available
// Parameters: none
// Returns:    none
//---------------------------------------------------------------------------
VOID I2cWait ()
{
   while (I2cIsBusy())
      ;
}
//-----------< FUNCTION: I2cSendRecv >---------------------------------------
// Purpose:    executes a combined send/receive transaction on the I2C bus
// Parameters: nSlaveAddr - address of the slave to receive from
//             pvSend     - send message buffer
//             cbSend     - number of bytes to send
//             pvRecv     - receive message buffer
//             cbRecv     - maximum number of bytes to receive
// Returns:    the actual number of bytes received
//---------------------------------------------------------------------------
UI8 I2cSendRecv (
   UI8    nSlaveAddr, 
   PCVOID pvSend, 
   BSIZE  cbSend,
   PVOID  pvRecv, 
   BSIZE  cbRecv)
{
   I2cWait();
   // validate parameters
   cbSend = MIN(cbSend, I2C_BUFFER_SIZE);
   cbRecv = MIN(cbRecv, I2C_BUFFER_SIZE);
   // set up I2C state
   if (cbSend == 0)
      g_pbBuffer[0] = (nSlaveAddr << 1) | BitMask(ADDR_READ_BIT);
   else
   {
      g_pbBuffer[0] = (nSlaveAddr << 1) & BitUnmask(ADDR_READ_BIT);
      memcpy((PBYTE)g_pbBuffer + 1, pvSend, cbSend);
   }
   g_cbSend = cbSend + 1;
   g_cbRecv = cbRecv;
   // start the data transfer
   TWCR = CONTROL_START;
   // if receiving, wait for the transfer to complete
   if (cbRecv != 0)
   {
      I2cWait();
      memcpy(pvRecv, (PBYTE)g_pbBuffer + 1, g_cbRecv);
   }
   return g_cbRecv;
}
//-----------< INTERRUPT: TWI_vect >-----------------------------------------
// Purpose:    responds to I2C events
// Parameters: none
// Returns:    none
//---------------------------------------------------------------------------
ISR(TWI_vect)
{
   static volatile UI8 g_cbOffset = 0;
   switch (TWSR)
   {
      case STATUS_START:                           // START transmitted
      case STATUS_REP_START:                       // re-START transmitted
         g_cbOffset = 0;
      case STATUS_MTX_ADR_ACK:                     // address byte transmitted
      case STATUS_MTX_DATA_ACK:                    // data byte transmitted
         if (g_cbOffset < g_cbSend)
         {
            // keep on sending
            TWDR = g_pbBuffer[g_cbOffset++];
            TWCR = CONTROL_XFER_DATA;
         }
         else if (g_cbRecv != 0)
         {
            // send complete, but combination
            // transaction, so restart in read mode
            g_pbBuffer[0] |= BitMask(ADDR_READ_BIT);
            TWCR = CONTROL_START;
         }
         else
         {
            // send complete, so stop
            TWDR = 0xFF;
            TWCR = CONTROL_STOP;
         }
         break;
      case STATUS_ARB_LOST:                        // arbitration lost, restart
         // combination send/receive transaction,
         // so clear the read bit ad restart
         if (g_cbSend != 1)
            g_pbBuffer[0] &= BitUnmask(ADDR_READ_BIT);
         TWCR = CONTROL_START;
         break;
      case STATUS_MRX_DATA_ACK:                    // data byte received, ACK transmitted
         g_pbBuffer[g_cbOffset++] = TWDR;
      case STATUS_MRX_ADR_ACK:                     // address byte transmitted
         if (g_cbOffset < g_cbRecv - 1)
            TWCR = CONTROL_SEND_ACK;
         else
            TWCR = CONTROL_SEND_NACK;
         break;
      case STATUS_MRX_DATA_NACK:                   // data byte received, NACK transmitted
         g_pbBuffer[g_cbOffset++] = TWDR;
         g_cbRecv = g_cbOffset;
         TWDR = 0xFF;
         TWCR = CONTROL_STOP;
         break;
      case STATUS_MTX_ADR_NACK:                    // error - NACK was received after address
      case STATUS_MTX_DATA_NACK:                   // error - NACK was received after data
      case STATUS_MRX_ADR_NACK:                    // error - NACK was received after address
      case STATUS_BUS_ERROR:                       // general error
      default:                                     // unknown error
         g_cbRecv = 0;
         TWDR = 0xFF;
         TWCR = CONTROL_ABORT;
         break;
   }
}
