// Seed: 2035049285
module module_0 (
    input wire id_0,
    input wire id_1
    , id_5,
    output tri0 id_2,
    input supply0 id_3
);
  logic [7:0] id_6;
  assign id_2 = id_5;
  assign module_1.type_10 = 0;
  assign id_6[1] = 1;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    output logic id_2,
    output tri id_3,
    output supply1 id_4,
    output tri1 id_5,
    output supply1 id_6,
    input wand id_7,
    input wire id_8
);
  always @(posedge 1) begin : LABEL_0
    id_2 <= 1;
  end
  module_0 modCall_1 (
      id_0,
      id_8,
      id_1,
      id_8
  );
endmodule
