#-----------------------------------------------------------
# PlanAhead v14.6 (64-bit)
# Build 269223 by xbuild on Wed Jun  5 11:07:37 MDT 2013
# Start of session at: Thu Oct 11 13:38:57 2018
# Process ID: 15312
# Log file: /home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp6/planAhead_run_1/planAhead.log
# Journal file: /home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp6/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp6/pa.fromNetlist.tcl
# create_project -name Exp6 -dir "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp6/planAhead_run_1" -part xc3s100ecp132-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp6/Lab7_Exp6.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp6} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "Lab7_Exp6.ucf" [current_fileset -constrset]
Adding file '/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp6/Lab7_Exp6.ucf' to fileset 'constrs_1'
# add_files [list {Lab7_Exp6.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s100ecp132-4
Release 14.6 - ngc2edif P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.6 - ngc2edif P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Lab7_Exp6.ngc ...
WARNING:NetListWriters:298 - No output is written to Lab7_Exp6.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Lab7_Exp6.edif ...
ngc2edif: Total memory usage is 104444 kilobytes

Parsing EDIF File [./planAhead_run_1/Exp6.data/cache/Lab7_Exp6_ngc_9344682a.edif]
Finished Parsing EDIF File [./planAhead_run_1/Exp6.data/cache/Lab7_Exp6_ngc_9344682a.edif]
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp6/Lab7_Exp6.ucf]
Finished Parsing UCF File [/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp6/Lab7_Exp6.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: ca942069
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2811.527 ; gain = 105.824
startgroup
set_property package_pin P11 [get_ports Din]
endgroup
startgroup
set_property package_pin N3 [get_ports CLK]
endgroup
startgroup
set_property package_pin P6 [get_ports {Q[0]}]
endgroup
startgroup
set_property package_pin P7 [get_ports {Q[1]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {Q[2]}]
endgroup
startgroup
set_property package_pin M5 [get_ports {Q[3]}]
endgroup
save_constraints
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See /home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp6/planAhead_pid15312.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Oct 11 13:40:48 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
