 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CONV
Version: H-2013.03-SP5
Date   : Sun Sep  6 15:15:00 2020
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: counterRead_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: convTemp_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CONV               tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  counterRead_reg[3]/CK (DFFRX4)                          0.00       0.50 r
  counterRead_reg[3]/Q (DFFRX4)                           0.48       0.98 f
  U543/Y (INVX4)                                          0.09       1.07 r
  U538/Y (AND2X4)                                         0.20       1.27 r
  U498/Y (NAND2X1)                                        0.19       1.46 f
  U495/Y (CLKINVX1)                                       0.29       1.75 r
  U503/Y (NAND2X1)                                        0.25       2.00 f
  U494/Y (NAND2X1)                                        0.30       2.30 r
  U777/Y (CLKINVX1)                                       0.34       2.64 f
  U851/Y (CLKMX2X2)                                       0.29       2.93 f
  U850/Y (NAND2X1)                                        0.23       3.15 r
  mult_375/a[14] (CONV_DW_mult_tc_2)                      0.00       3.15 r
  mult_375/U1448/Y (BUFX12)                               0.23       3.38 r
  mult_375/U1447/Y (INVXL)                                0.15       3.53 f
  mult_375/U1446/Y (NAND2X1)                              0.24       3.77 r
  mult_375/U1052/Y (NAND2X4)                              0.12       3.89 f
  mult_375/U1449/Y (OAI22X1)                              0.38       4.27 r
  mult_375/U1316/S (CMPR42X2)                             0.82       5.09 f
  mult_375/U1087/S (CMPR42X1)                             0.40       5.49 r
  mult_375/U1049/S (CMPR42X2)                             0.60       6.09 r
  mult_375/U1019/Y (NAND2X2)                              0.20       6.29 f
  mult_375/U1018/Y (OAI21X4)                              0.25       6.54 r
  mult_375/U1658/Y (CLKINVX1)                             0.24       6.79 f
  mult_375/U1385/Y (OAI21X1)                              0.29       7.08 r
  mult_375/U1669/Y (AOI21X1)                              0.17       7.25 f
  mult_375/U1300/Y (OA21X4)                               0.18       7.43 f
  mult_375/U1398/Y (XOR2X4)                               0.14       7.57 f
  mult_375/product[27] (CONV_DW_mult_tc_2)                0.00       7.57 f
  r370/B[27] (CONV_DW01_add_5)                            0.00       7.57 f
  r370/U557/Y (NAND2X1)                                   0.27       7.84 r
  r370/U480/Y (CLKINVX1)                                  0.19       8.03 f
  r370/U591/Y (AOI21X1)                                   0.28       8.31 r
  r370/U454/Y (OAI21X2)                                   0.15       8.46 f
  r370/U534/Y (BUFX4)                                     0.18       8.65 f
  r370/U474/Y (AOI21X2)                                   0.22       8.87 r
  r370/U616/Y (OAI21X4)                                   0.14       9.01 f
  r370/U512/Y (INVX4)                                     0.23       9.24 r
  r370/U594/Y (XOR2XL)                                    0.43       9.67 r
  r370/SUM[30] (CONV_DW01_add_5)                          0.00       9.67 r
  U939/Y (AOI2BB2X1)                                      0.28       9.94 f
  U937/Y (NAND2X1)                                        0.21      10.15 r
  convTemp_reg[30]/D (DFFRX1)                             0.00      10.15 r
  data arrival time                                                 10.15

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.50      10.50
  clock uncertainty                                      -0.10      10.40
  convTemp_reg[30]/CK (DFFRX1)                            0.00      10.40 r
  library setup time                                     -0.25      10.15
  data required time                                                10.15
  --------------------------------------------------------------------------
  data required time                                                10.15
  data arrival time                                                -10.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
