
---------- Begin Simulation Statistics ----------
final_tick                               101721203579001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                7169005                       # Simulator instruction rate (inst/s)
host_mem_usage                                1495032                       # Number of bytes of host memory used
host_op_rate                                  7333668                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   707.92                       # Real time elapsed on the host
host_tick_rate                               95273325                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5075077308                       # Number of instructions simulated
sim_ops                                    5191646702                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.067446                       # Number of seconds simulated
sim_ticks                                 67445847501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       180224                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           44                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           44                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total            6                      
system.ruby.DMA_Controller.I.allocI_store |        2816    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         2816                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |        1798    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total         1798                      
system.ruby.DMA_Controller.M.allocTBE    |        1793    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total         1793                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |        2816    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total         2816                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       26444    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        26444                      
system.ruby.DMA_Controller.S.SloadSEvent |           8    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total            8                      
system.ruby.DMA_Controller.S.allocTBE    |          18    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total           18                      
system.ruby.DMA_Controller.S.deallocTBE  |          12    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total           12                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total            6                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |          39    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total           39                      
system.ruby.DMA_Controller.SloadSEvent   |           8    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total            8                      
system.ruby.DMA_Controller.Stallmandatory_in |       26483    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total        26483                      
system.ruby.DMA_Controller.allocI_load   |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total            6                      
system.ruby.DMA_Controller.allocI_store  |        2816    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         2816                      
system.ruby.DMA_Controller.allocTBE      |        1811    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total         1811                      
system.ruby.DMA_Controller.deallocTBE    |          12    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total           12                      
system.ruby.DMA_Controller.deallocfwdfrom_in |        1798    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total         1798                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total            6                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |        2816    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total         2816                      
system.ruby.Directory_Controller.I.allocTBE |       26866     25.87%     25.87% |       25455     24.51%     50.38% |       24500     23.59%     73.98% |       27024     26.02%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total       103845                      
system.ruby.Directory_Controller.I.deallocTBE |       25999     25.90%     25.90% |       24588     24.49%     50.39% |       23642     23.55%     73.94% |       26159     26.06%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total       100388                      
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in |           0      0.00%      0.00% |           1     25.00%     25.00% |           1     25.00%     50.00% |           2     50.00%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in::total            4                      
system.ruby.Directory_Controller.M.allocTBE |        4933     23.75%     23.75% |        5026     24.20%     47.95% |        5086     24.49%     72.44% |        5723     27.56%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total        20768                      
system.ruby.Directory_Controller.M.deallocTBE |        5321     23.82%     23.82% |        5411     24.22%     48.04% |        5486     24.56%     72.60% |        6120     27.40%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total        22338                      
system.ruby.Directory_Controller.M_GetM.Progress |          77      8.57%      8.57% |          70      7.80%     16.37% |         274     30.51%     46.88% |         477     53.12%    100.00%
system.ruby.Directory_Controller.M_GetM.Progress::total          898                      
system.ruby.Directory_Controller.M_GetS.Progress |         334     30.01%     30.01% |         298     26.77%     56.78% |         240     21.56%     78.35% |         241     21.65%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total         1113                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |           0      0.00%      0.00% |           7     30.43%     30.43% |           0      0.00%     30.43% |          16     69.57%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total           23                      
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in |          21     17.36%     17.36% |          33     27.27%     44.63% |          29     23.97%     68.60% |          38     31.40%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in::total          121                      
system.ruby.Directory_Controller.Progress |         411     20.44%     20.44% |         368     18.30%     38.74% |         514     25.56%     64.30% |         718     35.70%    100.00%
system.ruby.Directory_Controller.Progress::total         2011                      
system.ruby.Directory_Controller.S.allocTBE |       49509     25.62%     25.62% |       45639     23.62%     49.24% |       48385     25.04%     74.27% |       49715     25.73%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total       193248                      
system.ruby.Directory_Controller.S.deallocTBE |       49988     25.62%     25.62% |       46121     23.64%     49.25% |       48843     25.03%     74.28% |       50183     25.72%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total       195135                      
system.ruby.Directory_Controller.S_GetM.Stallreqto_in |           1      2.44%      2.44% |           7     17.07%     19.51% |           1      2.44%     21.95% |          32     78.05%    100.00%
system.ruby.Directory_Controller.S_GetM.Stallreqto_in::total           41                      
system.ruby.Directory_Controller.S_GetM.allocTBE |         308     29.42%     29.42% |         270     25.79%     55.21% |         247     23.59%     78.80% |         222     21.20%    100.00%
system.ruby.Directory_Controller.S_GetM.allocTBE::total         1047                      
system.ruby.Directory_Controller.S_GetM.deallocTBE |         308     29.42%     29.42% |         270     25.79%     55.21% |         247     23.59%     78.80% |         222     21.20%    100.00%
system.ruby.Directory_Controller.S_GetM.deallocTBE::total         1047                      
system.ruby.Directory_Controller.S_GetML1C1C1_2.Stallreqto_in |           0      0.00%      0.00% |           4     50.00%     50.00% |           0      0.00%     50.00% |           4     50.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_2.Stallreqto_in::total            8                      
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in |           3     15.79%     15.79% |           2     10.53%     26.32% |           4     21.05%     47.37% |          10     52.63%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in::total           19                      
system.ruby.Directory_Controller.Stallreqto_in |          25     11.57%     11.57% |          54     25.00%     36.57% |          35     16.20%     52.78% |         102     47.22%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total          216                      
system.ruby.Directory_Controller.allocTBE |       81616     25.59%     25.59% |       76390     23.95%     49.55% |       78218     24.53%     74.07% |       82684     25.93%    100.00%
system.ruby.Directory_Controller.allocTBE::total       318908                      
system.ruby.Directory_Controller.deallocTBE |       81616     25.59%     25.59% |       76390     23.95%     49.55% |       78218     24.53%     74.07% |       82684     25.93%    100.00%
system.ruby.Directory_Controller.deallocTBE::total       318908                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples    207706552                      
system.ruby.IFETCH.hit_latency_hist_seqr |   207706552    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total    207706552                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples    207765071                      
system.ruby.IFETCH.latency_hist_seqr     |   207765071    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total    207765071                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        58519                      
system.ruby.IFETCH.miss_latency_hist_seqr |       58519    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        58519                      
system.ruby.L1Cache_Controller.I.allocI_load |       53896     37.79%     37.79% |       23135     16.22%     54.02% |       35848     25.14%     79.15% |       29730     20.85%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total       142609                      
system.ruby.L1Cache_Controller.I.allocI_store |        6710     44.16%     44.16% |        3170     20.86%     65.03% |        3322     21.86%     86.89% |        1992     13.11%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total        15194                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |       59593     38.75%     38.75% |       25310     16.46%     55.21% |       38157     24.81%     80.02% |       30719     19.98%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total       153779                      
system.ruby.L1Cache_Controller.I_store.Progress |         394     92.49%     92.49% |           9      2.11%     94.60% |          19      4.46%     99.06% |           4      0.94%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total          426                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |           0      0.00%      0.00% |           5     41.67%     41.67% |           3     25.00%     66.67% |           4     33.33%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total           12                      
system.ruby.L1Cache_Controller.M.MloadMEvent |     2387773     25.08%     25.08% |     2378658     24.98%     50.06% |     2375137     24.95%     75.01% |     2379813     24.99%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total      9521381                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |     2143142     25.39%     25.39% |     2098236     24.86%     50.25% |     2097351     24.85%     75.10% |     2102093     24.90%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total      8440822                      
system.ruby.L1Cache_Controller.M.allocTBE |        8047     42.41%     42.41% |        3916     20.64%     63.05% |        4377     23.07%     86.11% |        2635     13.89%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total        18975                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |        8216     42.09%     42.09% |        4032     20.65%     62.74% |        4513     23.12%     85.86% |        2761     14.14%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total        19522                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |          43     44.33%     44.33% |           9      9.28%     53.61% |           2      2.06%     55.67% |          43     44.33%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total           97                      
system.ruby.L1Cache_Controller.MloadMEvent |     2387773     25.08%     25.08% |     2378658     24.98%     50.06% |     2375137     24.95%     75.01% |     2379813     24.99%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total      9521381                      
system.ruby.L1Cache_Controller.MstoreMEvent |     2143142     25.39%     25.39% |     2098236     24.86%     50.25% |     2097351     24.85%     75.10% |     2102093     24.90%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total      8440822                      
system.ruby.L1Cache_Controller.Progress  |        2619     42.90%     42.90% |        1126     18.44%     61.34% |        1413     23.14%     84.49% |         947     15.51%    100.00%
system.ruby.L1Cache_Controller.Progress::total         6105                      
system.ruby.L1Cache_Controller.S.SloadSEvent |    59189655     24.99%     24.99% |    59180693     24.98%     49.97% |    59301137     25.03%     75.00% |    59219389     25.00%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total    236890874                      
system.ruby.L1Cache_Controller.S.allocTBE |       53509     38.16%     38.16% |       22438     16.00%     54.16% |       35155     25.07%     79.23% |       29131     20.77%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total       140233                      
system.ruby.L1Cache_Controller.S.deallocTBE |         457     41.51%     41.51% |         182     16.53%     58.04% |         184     16.71%     74.75% |         278     25.25%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total         1101                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |       53896     37.79%     37.79% |       23135     16.22%     54.02% |       35848     25.14%     79.15% |       29730     20.85%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total       142609                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |          32     17.68%     17.68% |          54     29.83%     47.51% |          40     22.10%     69.61% |          55     30.39%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total          181                      
system.ruby.L1Cache_Controller.S_store.Progress |        2225     39.18%     39.18% |        1117     19.67%     58.85% |        1394     24.55%     83.39% |         943     16.61%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total         5679                      
system.ruby.L1Cache_Controller.SloadSEvent |    59189655     24.99%     24.99% |    59180693     24.98%     49.97% |    59301137     25.03%     75.00% |    59219389     25.00%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total    236890874                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |           0      0.00%      0.00% |           5     41.67%     41.67% |           3     25.00%     66.67% |           4     33.33%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total           12                      
system.ruby.L1Cache_Controller.Stallmandatory_in |          75     26.98%     26.98% |          63     22.66%     49.64% |          42     15.11%     64.75% |          98     35.25%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total          278                      
system.ruby.L1Cache_Controller.allocI_load |       53896     37.79%     37.79% |       23135     16.22%     54.02% |       35848     25.14%     79.15% |       29730     20.85%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total       142609                      
system.ruby.L1Cache_Controller.allocI_store |        6710     44.16%     44.16% |        3170     20.86%     65.03% |        3322     21.86%     86.89% |        1992     13.11%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total        15194                      
system.ruby.L1Cache_Controller.allocTBE  |       61556     38.66%     38.66% |       26354     16.55%     55.22% |       39532     24.83%     80.05% |       31766     19.95%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total       159208                      
system.ruby.L1Cache_Controller.deallocTBE |         457     41.51%     41.51% |         182     16.53%     58.04% |         184     16.71%     74.75% |         278     25.25%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total         1101                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |       59593     38.75%     38.75% |       25310     16.46%     55.21% |       38157     24.81%     80.02% |       30719     19.98%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total       153779                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |       53896     37.79%     37.79% |       23135     16.22%     54.02% |       35848     25.14%     79.15% |       29730     20.85%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total       142609                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |        8216     42.09%     42.09% |        4032     20.65%     62.74% |        4513     23.12%     85.86% |        2761     14.14%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total        19522                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     38705703                      
system.ruby.LD.hit_latency_hist_seqr     |    38705703    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     38705703                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples     38789793                      
system.ruby.LD.latency_hist_seqr         |    38789793    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      38789793                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples        84090                      
system.ruby.LD.miss_latency_hist_seqr    |       84090    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total        84090                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples         3990                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |        3990    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total         3990                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples         5323                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |        5323    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total         5323                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples         1333                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |        1333    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total         1333                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples         5323                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |        5323    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total         5323                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples         5323                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |        5323    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total         5323                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples        13825                      
system.ruby.RMW_Read.hit_latency_hist_seqr |       13825    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total        13825                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples        15833                      
system.ruby.RMW_Read.latency_hist_seqr   |       15833    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total        15833                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         2008                      
system.ruby.RMW_Read.miss_latency_hist_seqr |        2008    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         2008                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      8417684                      
system.ruby.ST.hit_latency_hist_seqr     |     8417684    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      8417684                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples      8433865                      
system.ruby.ST.latency_hist_seqr         |     8433865    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       8433865                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples        16181                      
system.ruby.ST.miss_latency_hist_seqr    |       16181    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total        16181                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.001770                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.469508                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.000605                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  4300.204197                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.000346                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.996434                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.001945                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3003.494218                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time 10983.648856                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000346                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.995811                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.001658                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.463636                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.000568                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  4486.810356                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.000327                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999162                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.001835                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3003.765080                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time 10640.442608                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000327                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.998540                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.001700                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.066384                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.000581                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  4339.585684                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.000332                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.997213                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.002041                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3008.096710                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time  6927.491092                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000332                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.996590                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.001809                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.233808                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.000619                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  4783.948044                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.000350                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999959                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.002177                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3009.022194                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time  5920.415886                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000351                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999333                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles         4808                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000013                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  6950.539012                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.002417                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 162372.784818                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.003856                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time 14723.810265                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000021                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 99623.142752                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   531.830299                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples    254853077                      
system.ruby.hit_latency_hist_seqr        |   254853077    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total    254853077                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     0.000445                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6503.645332                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.483292                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   997.175519                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.000900                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.999989                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.000469                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16534.576117                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   903.348227                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     0.000189                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6602.000283                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.476552                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   701.057952                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.000383                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   498.403567                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.000203                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16348.510244                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   856.400440                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     0.000284                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6483.859125                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.479590                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   799.731262                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.000576                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   499.999989                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.000301                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16392.750736                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   832.367942                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     0.000230                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6651.577082                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.477540                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   733.304827                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.000463                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   497.635384                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.000242                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16290.815224                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   804.734065                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples      255015208                      
system.ruby.latency_hist_seqr            |   255015208    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total        255015208                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples       162131                      
system.ruby.miss_latency_hist_seqr       |      162131    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       162131                      
system.ruby.network.average_flit_latency    18.027478                      
system.ruby.network.average_flit_network_latency    12.103776                      
system.ruby.network.average_flit_queueing_latency     5.923703                      
system.ruby.network.average_flit_vnet_latency |   15.661472                       |    5.006656                       |    7.381769                      
system.ruby.network.average_flit_vqueue_latency |    6.498369                       |           6                       |    4.673338                      
system.ruby.network.average_hops             0.996806                      
system.ruby.network.average_packet_latency    15.360317                      
system.ruby.network.average_packet_network_latency    10.919780                      
system.ruby.network.average_packet_queueing_latency     4.440537                      
system.ruby.network.average_packet_vnet_latency |   25.267474                       |    5.006656                       |    6.170917                      
system.ruby.network.average_packet_vqueue_latency |    6.406255                       |           6                       |    2.621797                      
system.ruby.network.avg_link_utilization     0.030739                      
system.ruby.network.avg_vc_load          |    0.013694     44.55%     44.55% |    0.001654      5.38%     49.93% |    0.001598      5.20%     55.13% |    0.001588      5.17%     60.29% |    0.002597      8.45%     68.74% |    0.000302      0.98%     69.72% |    0.000290      0.95%     70.67% |    0.000290      0.94%     71.61% |    0.006493     21.12%     92.74% |    0.000773      2.51%     95.25% |    0.000729      2.37%     97.62% |    0.000731      2.38%    100.00%
system.ruby.network.avg_vc_load::total       0.030739                      
system.ruby.network.ext_in_link_utilization      1383631                      
system.ruby.network.ext_out_link_utilization      1383631                      
system.ruby.network.flit_network_latency |    13062435                       |      784508                       |     2900216                      
system.ruby.network.flit_queueing_latency |     5419958                       |      940158                       |     1836103                      
system.ruby.network.flits_injected       |      834049     60.28%     60.28% |      156693     11.32%     71.60% |      392889     28.40%    100.00%
system.ruby.network.flits_injected::total      1383631                      
system.ruby.network.flits_received       |      834049     60.28%     60.28% |      156693     11.32%     71.60% |      392889     28.40%    100.00%
system.ruby.network.flits_received::total      1383631                      
system.ruby.network.int_link_utilization      1379211                      
system.ruby.network.packet_network_latency |     4290038                       |      784508                       |     1961494                      
system.ruby.network.packet_queueing_latency |     1087686                       |      940158                       |      833367                      
system.ruby.network.packets_injected     |      169785     26.35%     26.35% |      156693     24.32%     50.67% |      317861     49.33%    100.00%
system.ruby.network.packets_injected::total       644339                      
system.ruby.network.packets_received     |      169785     26.35%     26.35% |      156693     24.32%     50.67% |      317861     49.33%    100.00%
system.ruby.network.packets_received::total       644339                      
system.ruby.network.routers0.buffer_reads       836906                      
system.ruby.network.routers0.buffer_writes       836906                      
system.ruby.network.routers0.crossbar_activity       836906                      
system.ruby.network.routers0.sw_input_arbiter_activity       843371                      
system.ruby.network.routers0.sw_output_arbiter_activity       836906                      
system.ruby.network.routers1.buffer_reads       595322                      
system.ruby.network.routers1.buffer_writes       595322                      
system.ruby.network.routers1.crossbar_activity       595322                      
system.ruby.network.routers1.sw_input_arbiter_activity       595613                      
system.ruby.network.routers1.sw_output_arbiter_activity       595322                      
system.ruby.network.routers2.buffer_reads       711899                      
system.ruby.network.routers2.buffer_writes       711899                      
system.ruby.network.routers2.crossbar_activity       711899                      
system.ruby.network.routers2.sw_input_arbiter_activity       713703                      
system.ruby.network.routers2.sw_output_arbiter_activity       711899                      
system.ruby.network.routers3.buffer_reads       618715                      
system.ruby.network.routers3.buffer_writes       618715                      
system.ruby.network.routers3.crossbar_activity       618715                      
system.ruby.network.routers3.sw_input_arbiter_activity       619028                      
system.ruby.network.routers3.sw_output_arbiter_activity       618715                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples    255015208                      
system.ruby.outstanding_req_hist_seqr::mean     1.000000                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000000                      
system.ruby.outstanding_req_hist_seqr::stdev     0.000217                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |   255015196    100.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total    255015208                      
system.switch_cpus0.Branches                  2596980                       # Number of branches fetched
system.switch_cpus0.committedInsts           34235968                       # Number of instructions committed
system.switch_cpus0.committedOps             63480870                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses            9711807                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                 3380                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses            2146627                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                  598                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.000563                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses           51911340                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                  536                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.999437                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles               134891464                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      134815477.130129                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads      9232540                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes      7249822                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts      1279066                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses      41279087                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts             41279087                       # number of float instructions
system.switch_cpus0.num_fp_register_reads     63753675                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     38582697                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls             844493                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      75986.869871                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses     32258226                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts            32258226                       # number of integer instructions
system.switch_cpus0.num_int_register_reads     63408393                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     19850151                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts            9708423                       # Number of load instructions
system.switch_cpus0.num_mem_refs             11854469                       # number of memory refs
system.switch_cpus0.num_store_insts           2146046                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass        40266      0.06%      0.06% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         22892886     36.06%     36.13% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            1700      0.00%     36.13% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv             4728      0.01%     36.14% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd        5729130      9.02%     45.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     45.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            304      0.00%     45.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     45.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     45.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     45.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     45.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     45.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd             144      0.00%     45.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     45.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu         7265597     11.45%     56.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     56.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             288      0.00%     56.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc        1192600      1.88%     58.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     58.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     58.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift            68      0.00%     58.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     58.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     58.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     58.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd      4062300      6.40%     64.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt      3996400      6.30%     71.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv       409600      0.65%     71.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     71.83% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult      5928000      9.34%     81.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     81.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt       102400      0.16%     81.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     81.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     81.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     81.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     81.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     81.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     81.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     81.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     81.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     81.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     81.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     81.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     81.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     81.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     81.33% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         2061536      3.25%     84.57% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         886105      1.40%     85.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead      7646887     12.05%     98.02% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite      1259941      1.98%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total          63480880                       # Class of executed instruction
system.switch_cpus1.Branches                  2570317                       # Number of branches fetched
system.switch_cpus1.committedInsts           34228774                       # Number of instructions committed
system.switch_cpus1.committedOps             63287273                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses            9685301                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                 2630                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses            2097697                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                  469                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.032335                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses           51891807                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                  389                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.967665                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles               133228846                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      128920833.930144                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads      9054254                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes      7206463                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts      1246339                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses      41277165                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts             41277165                       # number of float instructions
system.switch_cpus1.num_fp_register_reads     63754215                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     38582091                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls             847514                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      4308012.069856                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses     32095599                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts            32095599                       # number of integer instructions
system.switch_cpus1.num_int_register_reads     62976378                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     19727170                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts            9682937                       # Number of load instructions
system.switch_cpus1.num_mem_refs             11780261                       # number of memory refs
system.switch_cpus1.num_store_insts           2097324                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         4374      0.01%      0.01% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         22810390     36.04%     36.05% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            1585      0.00%     36.05% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv             4204      0.01%     36.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd        5728640      9.05%     45.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     45.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt             96      0.00%     45.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     45.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     45.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     45.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     45.11% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     45.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd              72      0.00%     45.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     45.11% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu         7264899     11.48%     56.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     56.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt             144      0.00%     56.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc        1192572      1.88%     58.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     58.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     58.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift            38      0.00%     58.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     58.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     58.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     58.47% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd      4062700      6.42%     64.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     64.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     64.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt      3996700      6.32%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv       409600      0.65%     71.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     71.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult      5928600      9.37%     81.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     81.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt       102400      0.16%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     81.39% # Class of executed instruction
system.switch_cpus1.op_class::MemRead         2036748      3.22%     84.60% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         838419      1.32%     85.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead      7646189     12.08%     98.01% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite      1258905      1.99%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total          63287275                       # Class of executed instruction
system.switch_cpus2.Branches                  2633155                       # Number of branches fetched
system.switch_cpus2.committedInsts           34355332                       # Number of instructions committed
system.switch_cpus2.committedOps             63530193                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses            9685769                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses                 2754                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses            2097404                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                  481                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.019673                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses           52020394                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                  401                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.980327                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles               133838960                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      131205904.777081                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads      9428510                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes      7333058                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts      1309461                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses      41269821                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts             41269821                       # number of float instructions
system.switch_cpus2.num_fp_register_reads     63740537                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     38574881                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls             845862                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      2633055.222919                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     32342364                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            32342364                       # number of integer instructions
system.switch_cpus2.num_int_register_reads     63286076                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     19914218                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts            9683027                       # Number of load instructions
system.switch_cpus2.num_mem_refs             11779998                       # number of memory refs
system.switch_cpus2.num_store_insts           2096971                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass         4594      0.01%      0.01% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         23056291     36.29%     36.30% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            1722      0.00%     36.30% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv             4563      0.01%     36.31% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        5728817      9.02%     45.33% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     45.33% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            112      0.00%     45.33% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     45.33% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     45.33% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     45.33% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     45.33% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     45.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     45.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     45.33% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu         7264000     11.43%     56.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     56.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     56.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc        1192300      1.88%     58.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     58.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     58.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     58.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     58.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     58.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd      4062300      6.39%     65.03% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.03% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.03% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt      3996100      6.29%     71.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv       409600      0.64%     71.97% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     71.97% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult      5927400      9.33%     81.30% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     81.30% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt       102400      0.16%     81.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     81.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     81.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     81.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     81.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     81.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     81.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     81.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     81.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     81.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     81.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     81.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     81.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     81.46% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     81.46% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         2038260      3.21%     84.67% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         838146      1.32%     85.99% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead      7644767     12.03%     98.02% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite      1258825      1.98%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          63530197                       # Class of executed instruction
system.switch_cpus3.Branches                  2591547                       # Number of branches fetched
system.switch_cpus3.committedInsts           34275117                       # Number of instructions committed
system.switch_cpus3.committedOps             63366249                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses            9681234                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses                 2509                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses            2099773                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                  455                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.027771                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses           51943235                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                  379                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.972229                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles               133967432                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      130246996.880266                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads      9189191                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes      7258566                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts      1267342                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses      41265820                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts             41265820                       # number of float instructions
system.switch_cpus3.num_fp_register_reads     63741630                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     38570825                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls             848935                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      3720435.119734                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses     32183968                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts            32183968                       # number of integer instructions
system.switch_cpus3.num_int_register_reads     63089522                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes     19796570                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts            9678730                       # Number of load instructions
system.switch_cpus3.num_mem_refs             11778064                       # number of memory refs
system.switch_cpus3.num_store_insts           2099334                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         4314      0.01%      0.01% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu         22899085     36.14%     36.14% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            1934      0.00%     36.15% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv             4202      0.01%     36.15% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd        5725830      9.04%     45.19% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     45.19% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt             80      0.00%     45.19% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     45.19% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     45.19% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     45.19% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     45.19% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     45.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd              44      0.00%     45.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     45.19% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu         7263855     11.46%     56.65% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     56.65% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt              88      0.00%     56.65% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc        1192444      1.88%     58.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     58.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift            12      0.00%     58.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     58.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     58.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     58.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd      4059900      6.41%     64.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt      3996400      6.31%     71.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv       409600      0.65%     71.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     71.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult      5928000      9.36%     81.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     81.25% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt       102400      0.16%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     81.41% # Class of executed instruction
system.switch_cpus3.op_class::MemRead         2036435      3.21%     84.63% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite         840466      1.33%     85.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead      7642295     12.06%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite      1258868      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total          63366252                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions           10                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples            5                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 265376600.200000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 215304444.873812                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value     27254000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    526367501                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total            5                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON  65787896500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED   1326883001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 101654088799500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions           11                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples            5                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 310817100.200000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 405824894.640019                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value     14735500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    957963500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total            5                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON  65572796000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED   1554085501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 101654076697500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions            5                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean     18996750                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 12955256.891509                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value      9836000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value     28157500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON  65788079001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED     37993500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 101655377506500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions           15                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples            7                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 280792286.142857                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 337071488.425944                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value      2353000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    831424501                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total            7                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON  65264956998                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED   1965546003                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 101653973076000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  67445847501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  67445847501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  67445847501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  67445847501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2       214592                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total            214592                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2         3353                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total               3353                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2      3181693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total              3181693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2      3181693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total             3181693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples      3353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000596250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState              23966                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                       3353                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                     3353                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0              134                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1              192                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2              213                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3              210                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4              208                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5              114                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6              299                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7              223                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8              339                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9              301                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10             153                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11             256                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12             180                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13             194                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14             190                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15             147                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                    53072747                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                  16765000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat              115941497                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                    15828.44                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               34578.44                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                    1845                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                55.03                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                 3353                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                   2688                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                    135                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                     56                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                     46                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                     48                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                     56                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     59                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     73                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                    114                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     55                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                    13                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     6                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples         1507                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   142.354346                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    95.821313                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   197.847673                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127         1043     69.21%     69.21% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255          280     18.58%     87.79% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383           64      4.25%     92.04% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511           38      2.52%     94.56% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639           12      0.80%     95.36% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767            9      0.60%     95.95% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895            9      0.60%     96.55% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023            5      0.33%     96.88% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151           47      3.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total         1507                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                214592                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                 214592                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        3.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     3.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                  67444525000                       # Total gap between requests
system.mem_ctrls2.avgGap                  20114680.88                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2       214592                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 3181693.283590488136                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2         3353                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2    115941497                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     34578.44                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   55.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2        41463                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total        41463                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2        41463                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total        41463                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2         3353                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total         3353                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2         3353                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total         3353                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2    287780647                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total    287780647                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2    287780647                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total    287780647                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2        44816                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total        44816                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2        44816                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total        44816                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.074817                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.074817                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.074817                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.074817                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 85827.810021                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 85827.810021                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 85827.810021                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 85827.810021                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2         3353                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total         3353                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2         3353                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total         3353                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2    219380147                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total    219380147                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2    219380147                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total    219380147                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.074817                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.074817                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.074817                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.074817                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 65428.018789                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 65428.018789                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 65428.018789                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 65428.018789                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2        36651                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total        36651                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2         3353                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total         3353                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2    287780647                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total    287780647                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2        40004                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total        40004                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.083817                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.083817                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 85827.810021                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 85827.810021                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2         3353                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total         3353                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2    219380147                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total    219380147                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.083817                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.083817                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 65428.018789                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 65428.018789                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2         4812                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total         4812                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2         4812                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total         4812                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse      3147.092840                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  101653758170500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2  3147.092840                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.012005                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.012005                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024         3353                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3          153                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4         3189                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.012791                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses        720409                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses        44816                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy             4848060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy             2573010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy           12566400                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    5324011680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy      1557533550                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy     24586916640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy       31488449340                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       466.870097                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE  63907579000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF   2252120000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT   1286148501                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy             5919060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy             3146055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy           11374020                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    5324011680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy      1547123070                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy     24596216640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy       31487790525                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       466.860329                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE  63930444501                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF   2252120000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT   1263283000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3       216000                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total            216000                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3         3375                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total               3375                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3      3202569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total              3202569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3      3202569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total             3202569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples      3375.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000607250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState              24013                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                       3375                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                     3375                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0              131                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1              210                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2              201                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3              209                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4              192                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5              109                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6              304                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7              224                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8              348                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9              303                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10             148                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11             258                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12             189                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13             205                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14             195                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15             149                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.63                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                    49131499                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                  16875000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat              112412749                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                    14557.48                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               33307.48                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                    1841                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                54.55                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                 3375                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                   2709                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                    147                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                     50                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                     46                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                     47                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                     44                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     47                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     73                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                    123                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     75                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     5                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples         1533                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   140.858447                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    95.075035                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   196.569599                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127         1066     69.54%     69.54% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255          282     18.40%     87.93% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383           67      4.37%     92.30% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511           37      2.41%     94.72% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639           10      0.65%     95.37% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767            9      0.59%     95.96% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895           10      0.65%     96.61% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023            6      0.39%     97.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151           46      3.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total         1533                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                216000                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                 216000                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        3.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     3.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.03                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                  67445619000                       # Total gap between requests
system.mem_ctrls3.avgGap                  19983887.11                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3       216000                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 3202569.290819534101                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3         3375                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3    112412749                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     33307.48                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   54.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3        43878                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total        43878                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3        43878                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total        43878                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3         3375                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total         3375                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3         3375                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total         3375                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3    285383625                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total    285383625                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3    285383625                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total    285383625                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3        47253                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total        47253                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3        47253                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total        47253                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.071424                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.071424                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.071424                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.071424                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 84558.111111                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 84558.111111                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 84558.111111                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 84558.111111                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3         3375                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total         3375                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3         3375                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total         3375                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3    216522375                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total    216522375                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3    216522375                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total    216522375                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.071424                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.071424                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.071424                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.071424                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 64154.777778                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 64154.777778                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 64154.777778                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 64154.777778                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3        38632                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total        38632                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3         3375                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total         3375                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3    285383625                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total    285383625                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3        42007                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total        42007                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.080344                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.080344                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 84558.111111                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 84558.111111                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3         3375                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total         3375                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3    216522375                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total    216522375                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.080344                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.080344                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 64154.777778                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 64154.777778                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3         5246                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total         5246                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3         5246                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total         5246                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse      3169.996372                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  101653757800500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3  3169.996372                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.012093                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.012093                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024         3375                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3          151                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4         3212                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.012875                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses        759423                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses        47253                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy             5097960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy             2705835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy           12816300                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    5324011680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy      1539128250                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy     24603090720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy       31486850745                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       466.846395                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE  63948026000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF   2252120000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT   1245701501                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy             5854800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy             3111900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy           11281200                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    5324011680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy      1575027990                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy     24572859840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy       31492147410                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       466.924927                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE  63869120501                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF   2252120000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT   1324607000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0       218176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            218176                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0         3409                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               3409                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0      3234832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              3234832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0      3234832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             3234832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples      3409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000600250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState              24073                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                       3409                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                     3409                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0              143                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1              209                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2              234                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3              211                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4              191                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5              108                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6              296                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7              209                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8              350                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9              306                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10             144                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11             270                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12             190                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13             214                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14             189                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15             145                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      9.10                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                    51005747                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                  17045000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat              114924497                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    14962.08                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               33712.08                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                    1850                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                54.27                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                 3409                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                   2760                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    134                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     47                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     45                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     45                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     60                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     55                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     69                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    115                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     54                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     9                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples         1558                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   139.994865                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    94.845777                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   193.964845                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         1088     69.83%     69.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255          280     17.97%     87.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           68      4.36%     92.17% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           35      2.25%     94.42% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           18      1.16%     95.57% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            7      0.45%     96.02% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           12      0.77%     96.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            6      0.39%     97.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           44      2.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total         1558                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                218176                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                 218176                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        3.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     3.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.03                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                  67445267000                       # Total gap between requests
system.mem_ctrls0.avgGap                  19784472.57                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0       218176                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 3234832.211082605179                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0         3409                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0    114924497                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     33712.08                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   54.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0        43264                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total        43264                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0        43264                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total        43264                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0         3409                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total         3409                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0         3409                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total         3409                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0    289651591                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total    289651591                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0    289651591                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total    289651591                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0        46673                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total        46673                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0        46673                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total        46673                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.073040                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.073040                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.073040                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.073040                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 84966.732473                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 84966.732473                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 84966.732473                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 84966.732473                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0         3409                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total         3409                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0         3409                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total         3409                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0    220093092                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total    220093092                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0    220093092                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total    220093092                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.073040                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.073040                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.073040                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.073040                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 64562.361983                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 64562.361983                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 64562.361983                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 64562.361983                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0        38408                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total        38408                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0         3409                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total         3409                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0    289651591                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total    289651591                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0        41817                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total        41817                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.081522                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.081522                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 84966.732473                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 84966.732473                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0         3409                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total         3409                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0    220093092                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total    220093092                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.081522                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.081522                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 64562.361983                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 64562.361983                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0         4856                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total         4856                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0         4856                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total         4856                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse      3207.546737                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  101653758275500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0  3207.546737                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.012236                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.012236                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024         3409                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3          149                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4         3250                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.013004                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses        750177                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses        46673                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy             5069400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy             2694450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy           12909120                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    5324011680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy      1542227910                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     24600218400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy       31487130960                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       466.850549                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  63941225751                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   2252120000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT   1252501750                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy             6061860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy             3218160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy           11431140                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    5324011680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy      1574724180                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     24572933280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy       31492380300                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       466.928380                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  63869722250                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   2252120000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT   1324005251                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1       216448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            216448                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1         3382                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               3382                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1      3209212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              3209212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1      3209212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total             3209212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples      3382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000596250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState              24000                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                       3382                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                     3382                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0              136                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1              195                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2              234                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3              206                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4              203                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5              117                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6              294                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7              224                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8              341                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9              295                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             140                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11             262                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12             183                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13             212                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14             191                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15             149                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      4.12                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                    52918750                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                  16910000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat              116331250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    15647.18                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               34397.18                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                    1884                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                55.71                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 3382                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                   2745                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    125                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     45                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     47                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     44                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     46                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     54                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     76                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                    109                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     63                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    15                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples         1497                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   144.545090                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    96.515104                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   199.407577                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         1038     69.34%     69.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          263     17.57%     86.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           73      4.88%     91.78% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           34      2.27%     94.05% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           17      1.14%     95.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            8      0.53%     95.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           14      0.94%     96.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            6      0.40%     97.06% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           44      2.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total         1497                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                216448                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                 216448                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        3.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     3.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.03                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                  67445381000                       # Total gap between requests
system.mem_ctrls1.avgGap                  19942454.46                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1       216448                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 3209211.656756048556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1         3382                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1    116331250                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     34397.18                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   55.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1        40688                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total        40688                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1        40688                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total        40688                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1         3382                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total         3382                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1         3382                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total         3382                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1    289645118                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total    289645118                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1    289645118                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total    289645118                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1        44070                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total        44070                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1        44070                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total        44070                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.076742                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.076742                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.076742                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.076742                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 85643.145476                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 85643.145476                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 85643.145476                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 85643.145476                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1         3382                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total         3382                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1         3382                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total         3382                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1    220657368                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total    220657368                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1    220657368                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total    220657368                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.076742                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.076742                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.076742                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.076742                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 65244.638675                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 65244.638675                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 65244.638675                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 65244.638675                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1        35732                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total        35732                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1         3382                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total         3382                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1    289645118                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total    289645118                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1        39114                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total        39114                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.086465                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.086465                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 85643.145476                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 85643.145476                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1         3382                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total         3382                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1    220657368                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total    220657368                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.086465                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.086465                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 65244.638675                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 65244.638675                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1         4956                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total         4956                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1         4956                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total         4956                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse      3171.027964                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  101653757907500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1  3171.027964                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.012097                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.012097                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024         3382                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3          160                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4         3214                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.012901                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses        708502                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses        44070                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy             4755240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy             2523675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy           12659220                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    5324011680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy      1561757250                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     24583473120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy       31489180185                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       466.880933                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  63898417000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   2252120000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT   1295310501                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy             5940480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy             3157440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy           11488260                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    5324011680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy      1562856210                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     24583068960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy       31490523030                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       466.900843                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  63895525501                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   2252120000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT   1298202000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                  296                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 296                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 557                       # Transaction distribution
system.iobus.trans_dist::WriteResp                557                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          178                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          178                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          670                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          174                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total          900                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.com_1.pio            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total          264                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          158                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total          198                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1706                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          356                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          356                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          335                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          348                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total          723                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.com_1.pio            3                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total          375                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          316                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total          348                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2134                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy               152000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 101721203579001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy              192430                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy              202928                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              428000                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy              392427                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy              145500                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy              764500                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy              185000                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              132496                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy              126000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy              196931                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
