// Seed: 3100018949
module module_0 (
    input tri id_0,
    input tri id_1,
    input supply0 id_2,
    input uwire id_3,
    input tri id_4,
    input tri0 id_5,
    input wire id_6,
    input wand id_7,
    input uwire id_8,
    output supply1 id_9,
    input wand id_10,
    input tri id_11
    , id_27,
    input tri1 id_12,
    input tri1 id_13,
    input uwire id_14,
    output tri0 id_15,
    output tri0 id_16,
    output uwire id_17,
    output uwire id_18
    , id_28,
    input tri1 id_19,
    input tri1 id_20,
    output tri0 id_21,
    output tri1 id_22,
    output tri id_23,
    input supply0 id_24,
    output supply1 id_25
);
endmodule
module module_1 (
    inout wor id_0,
    input wire id_1,
    output tri1 id_2,
    output supply0 id_3,
    input wire id_4,
    input wor id_5
    , id_12,
    output wand id_6,
    input wire id_7,
    output tri0 id_8,
    output tri1 id_9,
    input uwire id_10
);
  if (1) wire [1 : 1] id_13;
  else begin : LABEL_0
    logic id_14;
    ;
  end
  always @(id_12 or posedge -1'b0);
  assign id_9 = id_5;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_1,
      id_5,
      id_1,
      id_4,
      id_7,
      id_10,
      id_10,
      id_8,
      id_1,
      id_0,
      id_0,
      id_5,
      id_5,
      id_0,
      id_9,
      id_8,
      id_8,
      id_4,
      id_10,
      id_2,
      id_0,
      id_0,
      id_4,
      id_3
  );
  tri1 id_15 = -1;
endmodule
