Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Reading design: top_io_wrapper.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_io_wrapper.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_io_wrapper"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : top_io_wrapper
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab6\da2dac.v" into library work
Parsing module <da2dac>.
Analyzing Verilog file "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab6\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab6\ad1adc.v" into library work
Parsing module <ad1adc>.
Analyzing Verilog file "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab6\top_io_wrapper.v" into library work
Parsing module <top_io_wrapper>.
Parsing module <genad1ddtda2>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top_io_wrapper>.

Elaborating module <clock>.

Elaborating module <ad1adc>.

Elaborating module <genad1ddtda2>.
WARNING:HDLCompiler:189 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab6\top_io_wrapper.v" Line 59: Size mismatch in connection of port <daccmd>. Formal port size is 2-bit while actual signal size is 1-bit.

Elaborating module <da2dac>.
WARNING:HDLCompiler:189 - "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab6\top_io_wrapper.v" Line 67: Size mismatch in connection of port <daccmd>. Formal port size is 2-bit while actual signal size is 1-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_io_wrapper>.
    Related source file is "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab6\top_io_wrapper.v".
WARNING:Xst:647 - Input <SW<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <top_io_wrapper> synthesized.

Synthesizing Unit <clock>.
    Related source file is "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab6\clock.v".
    Found 1-bit register for signal <clk>.
    Found 32-bit register for signal <clkq>.
    Found 32-bit adder for signal <clkq[31]_GND_2_o_add_1_OUT> created at line 12.
    Found 32-bit comparator greater for signal <n0001> created at line 13
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clock> synthesized.

Synthesizing Unit <ad1adc>.
    Related source file is "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab6\ad1adc.v".
    Found 1-bit register for signal <adcsck>.
    Found 1-bit register for signal <adccs>.
    Found 1-bit register for signal <davadc>.
    Found 12-bit register for signal <adc0data>.
    Found 12-bit register for signal <adc1data>.
    Found 7-bit register for signal <adcstate>.
    Found 64x7-bit Read Only RAM for signal <_n0180>
    Summary:
	inferred   1 RAM(s).
	inferred  34 D-type flip-flop(s).
	inferred  29 Multiplexer(s).
Unit <ad1adc> synthesized.

Synthesizing Unit <genad1ddtda2>.
    Related source file is "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab6\top_io_wrapper.v".
WARNING:Xst:2935 - Signal 'daccmd', unconnected in block 'genad1ddtda2', is tied to its initial value (00).
    Register <adcdav> equivalent to <dacdav> has been removed
    Found 1-bit register for signal <dacdav>.
    Found 12-bit register for signal <xc>.
    Found 12-bit register for signal <xa>.
    Found 12-bit register for signal <xb>.
    Found 12-bit register for signal <dacdata>.
    Found 15-bit adder for signal <n0056[14:0]> created at line 109.
    Found 16-bit adder for signal <n0059[15:0]> created at line 109.
    Found 17-bit adder for signal <n0062> created at line 109.
    Found 2x12-bit multiplier for signal <PWR_4_o_adc1data[11]_MuLt_6_OUT> created at line 109.
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <genad1ddtda2> synthesized.

Synthesizing Unit <da2dac>.
    Related source file is "C:\Users\vmartin\Documents\GitHub\embeddedLab\xilinx\lab6\da2dac.v".
    Found 1-bit register for signal <davdac>.
    Found 1-bit register for signal <dacsync>.
    Found 1-bit register for signal <dacsck>.
    Found 1-bit register for signal <dacout>.
    Found 6-bit register for signal <dacstate>.
    Found 64x6-bit Read Only RAM for signal <dacstate[5]_PWR_5_o_wide_mux_5_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <da2dac> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 64x6-bit single-port Read Only RAM                    : 1
 64x7-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 1
 12x2-bit multiplier                                   : 1
# Adders/Subtractors                                   : 5
 15-bit adder                                          : 1
 16-bit adder                                          : 1
 17-bit adder                                          : 1
 32-bit adder                                          : 2
# Registers                                            : 20
 1-bit register                                        : 10
 12-bit register                                       : 6
 32-bit register                                       : 2
 6-bit register                                        : 1
 7-bit register                                        : 1
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 65
 1-bit 2-to-1 multiplexer                              : 37
 12-bit 2-to-1 multiplexer                             : 24
 6-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ad1adc>.
INFO:Xst:3231 - The small RAM <Mram__n0180> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <adcstate[6]_GND_3_o_mux_2_OUT<5:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ad1adc> synthesized (advanced).

Synthesizing (advanced) Unit <clock>.
The following registers are absorbed into counter <clkq>: 1 register on signal <clkq>.
Unit <clock> synthesized (advanced).

Synthesizing (advanced) Unit <da2dac>.
INFO:Xst:3231 - The small RAM <Mram_dacstate[5]_PWR_5_o_wide_mux_5_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 6-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dacstate[5]_GND_6_o_mux_2_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <da2dac> synthesized (advanced).

Synthesizing (advanced) Unit <genad1ddtda2>.
	The following adders/subtractors are grouped into adder tree <Madd_n00621> :
 	<Madd_n0056[14:0]> in block <genad1ddtda2>, 	<Madd_n0059[15:0]> in block <genad1ddtda2>, 	<Madd_n0062> in block <genad1ddtda2>.
	Multiplier <Mmult_PWR_4_o_adc1data[11]_MuLt_6_OUT> in block <genad1ddtda2> and adder/subtractor <ADDER_FOR_MULTADD_Madd> in block <genad1ddtda2> are combined into a MAC<Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT>.
	The following registers are also absorbed by the MAC: <xb> in block <genad1ddtda2>.
Unit <genad1ddtda2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 64x6-bit single-port distributed Read Only RAM        : 1
 64x7-bit single-port distributed Read Only RAM        : 1
# MACs                                                 : 1
 12x2-to-17-bit MAC                                    : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Adder Trees                                          : 1
 17-bit / 3-inputs adder tree                          : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 95
 Flip-Flops                                            : 95
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 65
 1-bit 2-to-1 multiplexer                              : 37
 12-bit 2-to-1 multiplexer                             : 24
 6-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT1_12> (without init value) has a constant value of 0 in block <genad1ddtda2>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <xb_0> in Unit <genad1ddtda2> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT1_11> 
INFO:Xst:2261 - The FF/Latch <xb_1> in Unit <genad1ddtda2> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT1_10> 
INFO:Xst:2261 - The FF/Latch <xb_2> in Unit <genad1ddtda2> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT1_9> 
INFO:Xst:2261 - The FF/Latch <xb_3> in Unit <genad1ddtda2> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT1_8> 
INFO:Xst:2261 - The FF/Latch <xb_4> in Unit <genad1ddtda2> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT1_7> 
INFO:Xst:2261 - The FF/Latch <xb_5> in Unit <genad1ddtda2> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT1_6> 
INFO:Xst:2261 - The FF/Latch <xb_6> in Unit <genad1ddtda2> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT1_5> 
INFO:Xst:2261 - The FF/Latch <xb_7> in Unit <genad1ddtda2> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT1_4> 
INFO:Xst:2261 - The FF/Latch <xb_8> in Unit <genad1ddtda2> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT1_3> 
INFO:Xst:2261 - The FF/Latch <xb_9> in Unit <genad1ddtda2> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT1_2> 
INFO:Xst:2261 - The FF/Latch <xb_10> in Unit <genad1ddtda2> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT1_1> 
INFO:Xst:2261 - The FF/Latch <xb_11> in Unit <genad1ddtda2> is equivalent to the following FF/Latch, which will be removed : <Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT1_0> 

Optimizing unit <top_io_wrapper> ...

Optimizing unit <ad1adc> ...
WARNING:Xst:1293 - FF/Latch <adcstate_6> has a constant value of 0 in block <ad1adc>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <genad1ddtda2> ...

Optimizing unit <da2dac> ...
WARNING:Xst:1293 - FF/Latch <M2/adcstate_6> has a constant value of 0 in block <top_io_wrapper>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_io_wrapper, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 158
 Flip-Flops                                            : 158

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_io_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 724
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 125
#      LUT2                        : 97
#      LUT3                        : 31
#      LUT4                        : 31
#      LUT5                        : 51
#      LUT6                        : 39
#      MUXCY                       : 177
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 163
# FlipFlops/Latches                : 158
#      FD                          : 76
#      FDE                         : 77
#      FDR                         : 4
#      FDS                         : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 4
#      OBUF                        : 6

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             158  out of  54576     0%  
 Number of Slice LUTs:                  381  out of  27288     1%  
    Number used as Logic:               381  out of  27288     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    403
   Number with an unused Flip Flop:     245  out of    403    60%  
   Number with an unused LUT:            22  out of    403     5%  
   Number of fully used LUT-FF pairs:   136  out of    403    33%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  11  out of    218     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 66    |
M0/clk                             | BUFG                   | 43    |
M1/clk                             | BUFG                   | 49    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.367ns (Maximum Frequency: 186.327MHz)
   Minimum input arrival time before clock: 8.425ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.367ns (frequency: 186.327MHz)
  Total number of paths / destination ports: 69764 / 68
-------------------------------------------------------------------------
Delay:               5.367ns (Levels of Logic = 35)
  Source:            M1/clkq_0 (FF)
  Destination:       M1/clk (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: M1/clkq_0 to M1/clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  M1/clkq_0 (M1/clkq_0)
     INV:I->O              1   0.206   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_lut<0>_INV_0 (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<0> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<1> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<2> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<4> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<5> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<6> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<8> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<9> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<10> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<12> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<13> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<14> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<16> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<17> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<18> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<20> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<21> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<22> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<24> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<25> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<26> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<28> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<29> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<30> (M1/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<30>)
     XORCY:CI->O           2   0.180   0.961  M1/Madd_clkq[31]_GND_2_o_add_1_OUT_xor<31> (M1/clkq[31]_GND_2_o_add_1_OUT<31>)
     LUT5:I0->O            0   0.203   0.000  M1/Mcompar_n0001_lutdi5 (M1/Mcompar_n0001_lutdi5)
     MUXCY:DI->O          33   0.384   1.305  M1/Mcompar_n0001_cy<5> (M1/Mcompar_n0001_cy<5>)
     FDE:CE                    0.322          M1/clk
    ----------------------------------------
    Total                      5.367ns (2.484ns logic, 2.883ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M0/clk'
  Clock period: 4.243ns (frequency: 235.704MHz)
  Total number of paths / destination ports: 394 / 71
-------------------------------------------------------------------------
Delay:               4.243ns (Levels of Logic = 3)
  Source:            M2/adcstate_4 (FF)
  Destination:       M2/adcstate_4 (FF)
  Source Clock:      M0/clk rising
  Destination Clock: M0/clk rising

  Data Path: M2/adcstate_4 to M2/adcstate_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             16   0.447   1.005  M2/adcstate_4 (M2/adcstate_4)
     LUT2:I1->O           18   0.205   1.394  M2/Mmux_adcstate[6]_GND_3_o_mux_2_OUT51 (M2/adcstate[6]_GND_3_o_mux_2_OUT<4>)
     LUT6:I1->O            1   0.203   0.684  M2_Mram__n018041 (M2/_n0180<3>)
     LUT4:I2->O            1   0.203   0.000  M2/Mmux_adcstate[6]_adcstate[6]_mux_51_OUT51 (M2/adcstate[6]_adcstate[6]_mux_51_OUT<4>)
     FDR:D                     0.102          M2/adcstate_4
    ----------------------------------------
    Total                      4.243ns (1.160ns logic, 3.083ns route)
                                       (27.3% logic, 72.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M1/clk'
  Clock period: 4.904ns (frequency: 203.907MHz)
  Total number of paths / destination ports: 3551 / 35
-------------------------------------------------------------------------
Delay:               4.904ns (Levels of Logic = 19)
  Source:            M3/xb_0 (FF)
  Destination:       M3/dacdata_10 (FF)
  Source Clock:      M1/clk rising
  Destination Clock: M1/clk rising

  Data Path: M3/xb_0 to M3/dacdata_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.617  M3/xb_0 (M3/xb_0)
     LUT2:I1->O            1   0.205   0.000  M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd_lut<1> (M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd_lut<1>)
     MUXCY:S->O            1   0.172   0.000  M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd_cy<1> (M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd_cy<2> (M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd_cy<3> (M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd_cy<4> (M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd_cy<5> (M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd_cy<6> (M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd_cy<7> (M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd_cy<8> (M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd_cy<9> (M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd_cy<10> (M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd_cy<10>)
     XORCY:CI->O           2   0.180   0.845  M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd_xor<11> (M3/ADDER_FOR_MULTADD_Madd_11)
     LUT3:I0->O            1   0.205   0.580  M3/ADDERTREE_INTERNAL_Madd111 (M3/ADDERTREE_INTERNAL_Madd111)
     LUT3:I2->O            1   0.205   0.000  M3/ADDERTREE_INTERNAL_Madd1_lut<0>12 (M3/ADDERTREE_INTERNAL_Madd1_lut<0>12)
     MUXCY:S->O            1   0.172   0.000  M3/ADDERTREE_INTERNAL_Madd1_cy<0>_11 (M3/ADDERTREE_INTERNAL_Madd1_cy<0>12)
     MUXCY:CI->O           1   0.019   0.000  M3/ADDERTREE_INTERNAL_Madd1_cy<0>_12 (M3/ADDERTREE_INTERNAL_Madd1_cy<0>13)
     MUXCY:CI->O           0   0.019   0.000  M3/ADDERTREE_INTERNAL_Madd1_cy<0>_13 (M3/ADDERTREE_INTERNAL_Madd1_cy<0>14)
     XORCY:CI->O           1   0.180   0.580  M3/ADDERTREE_INTERNAL_Madd1_xor<0>_14 (M3/ADDERTREE_INTERNAL_Madd_151)
     LUT5:I4->O            1   0.205   0.000  M3/Mmux_adc1data[11]_BUS_0003_mux_13_OUT21 (M3/adc1data[11]_BUS_0003_mux_13_OUT<10>)
     FDE:D                     0.102          M3/dacdata_10
    ----------------------------------------
    Total                      4.904ns (2.282ns logic, 2.622ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M0/clk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              2.438ns (Levels of Logic = 2)
  Source:            JA3 (PAD)
  Destination:       M2/adc1data_11 (FF)
  Destination Clock: M0/clk rising

  Data Path: JA3 to M2/adc1data_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   0.909  JA3_IBUF (JA3_IBUF)
     LUT6:I5->O            1   0.205   0.000  M2/Mmux__n0354131 (M2/_n0447<0>)
     FDE:D                     0.102          M2/adc1data_0
    ----------------------------------------
    Total                      2.438ns (1.529ns logic, 0.909ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M1/clk'
  Total number of paths / destination ports: 12363 / 60
-------------------------------------------------------------------------
Offset:              8.425ns (Levels of Logic = 22)
  Source:            SW<0> (PAD)
  Destination:       M3/dacdata_10 (FF)
  Destination Clock: M1/clk rising

  Data Path: SW<0> to M3/dacdata_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.222   1.591  SW_0_IBUF (SW_0_IBUF)
     LUT3:I0->O            1   0.205   0.579  M3/Mmux_adc1data[11]_adc0data[11]_mux_4_OUT41 (M3/adc1data[11]_adc0data[11]_mux_4_OUT<1>)
     MUXCY:DI->O           1   0.145   0.000  M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd1_cy<1> (M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd1_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd1_cy<2> (M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd1_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd1_cy<3> (M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd1_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd1_cy<4> (M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd1_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd1_cy<5> (M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd1_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd1_cy<6> (M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd1_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd1_cy<7> (M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd1_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd1_cy<8> (M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd1_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd1_cy<9> (M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd1_cy<9>)
     XORCY:CI->O           1   0.180   0.684  M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd1_xor<10> (M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_10)
     LUT2:I0->O            1   0.203   0.000  M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd_lut<10> (M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd_lut<10>)
     MUXCY:S->O            1   0.172   0.000  M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd_cy<10> (M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd_cy<10>)
     XORCY:CI->O           2   0.180   0.845  M3/Maddsub_PWR_4_o_adc1data[11]_MuLt_6_OUT_Madd_xor<11> (M3/ADDER_FOR_MULTADD_Madd_11)
     LUT3:I0->O            1   0.205   0.580  M3/ADDERTREE_INTERNAL_Madd111 (M3/ADDERTREE_INTERNAL_Madd111)
     LUT3:I2->O            1   0.205   0.000  M3/ADDERTREE_INTERNAL_Madd1_lut<0>12 (M3/ADDERTREE_INTERNAL_Madd1_lut<0>12)
     MUXCY:S->O            1   0.172   0.000  M3/ADDERTREE_INTERNAL_Madd1_cy<0>_11 (M3/ADDERTREE_INTERNAL_Madd1_cy<0>12)
     MUXCY:CI->O           1   0.019   0.000  M3/ADDERTREE_INTERNAL_Madd1_cy<0>_12 (M3/ADDERTREE_INTERNAL_Madd1_cy<0>13)
     MUXCY:CI->O           0   0.019   0.000  M3/ADDERTREE_INTERNAL_Madd1_cy<0>_13 (M3/ADDERTREE_INTERNAL_Madd1_cy<0>14)
     XORCY:CI->O           1   0.180   0.580  M3/ADDERTREE_INTERNAL_Madd1_xor<0>_14 (M3/ADDERTREE_INTERNAL_Madd_151)
     LUT5:I4->O            1   0.205   0.000  M3/Mmux_adc1data[11]_BUS_0003_mux_13_OUT21 (M3/adc1data[11]_BUS_0003_mux_13_OUT<10>)
     FDE:D                     0.102          M3/dacdata_10
    ----------------------------------------
    Total                      8.425ns (3.566ns logic, 4.859ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M0/clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            M2/adcsck (FF)
  Destination:       JA4 (PAD)
  Source Clock:      M0/clk rising

  Data Path: M2/adcsck to JA4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.650  M2/adcsck (M2/adcsck)
     OBUF:I->O                 2.571          JA4_OBUF (JA4)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.367|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M0/clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M0/clk         |    4.243|         |         |         |
M1/clk         |    4.917|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M1/clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M0/clk         |    6.876|         |         |         |
M1/clk         |    4.904|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 24.09 secs
 
--> 

Total memory usage is 247648 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :   14 (   0 filtered)

