$date
	Fri May 15 20:00:39 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Complement_tb $end
$scope module c01 $end
$var wire 8 ! a [7:0] $end
$var reg 8 " b [7:0] $end
$var reg 8 # y [7:0] $end
$var integer 32 $ i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 $
b101 #
b11111010 "
b101 !
$end
#50
b1000 $
b11111011 "
b100 #
b100 !
#100
b1000 $
b11101011 "
b10100 #
b10100 !
#150
b1000 $
b1111010 "
b10000101 #
b10000101 !
#200
b1000 $
b1111110 "
b10000001 #
b10000001 !
#250
b1000 $
b1101010 "
b10010101 #
b10010101 !
#300
b1000 $
b1101111 "
b10010000 #
b10010000 !
#350
b1000 $
b1101010 "
b10010101 #
b10010101 !
#400
b1000 $
b1101110 "
b10010001 #
b10010001 !
#450
b1000 $
b1101011 "
b10010100 #
b10010100 !
#500
