--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc2vp100,ff1704,-6 (PRODUCTION 1.93 2007-02-23)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpga_plb_clk = PERIOD TIMEGRP "fpga_plb_clk" 12.5 ns HIGH 
50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_plb_clk = PERIOD TIMEGRP "clkplb" 12.5 ns HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK90 = PERIOD TIMEGRP "ddr_clkplb_90" 12.5 ns HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr1_clk_fb = PERIOD TIMEGRP "ddr1_clk_fb" 12.5 ns HIGH 
50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TSCLK2CLK90 = MAXDELAY FROM TIMEGRP "clkplb" TO TIMEGRP 
"ddr_clkplb_90" 2.875         ns;

 20 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.764ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fpga_opb_clk = PERIOD TIMEGRP "fpga_opb_clk" 25 ns HIGH 
50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCR1 = MAXDELAY FROM TIMEGRP "FFS" THRU TIMEGRP 
"DCR_DATA_GRP" TO TIMEGRP         "CPUS" 8 ns;

 448 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.974ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCR2 = MAXDELAY FROM TIMEGRP "CPUS" THRU TIMEGRP 
"DCR_DATA_GRP" TO TIMEGRP         "CPUS" 8 ns;

 32 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.975ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCR3 = MAXDELAY FROM TIMEGRP "CPUS" THRU TIMEGRP 
"DCR_DATA_GRP" TO TIMEGRP         "FFS" 8 ns;

 74 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.995ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CPU_2_PLB_ARB_DCR = MAXDELAY FROM TIMEGRP "CPUS" TO 
TIMEGRP         "PLB_ARBITER_DCR" 25 ns;

 4 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.304ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkplb_i =    
     PERIOD TIMEGRP         
"clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkplb_i"       
  TS_fpga_plb_clk HIGH 50%;

 420948 items analyzed, 101 timing errors detected. (101 setup errors, 0 hold errors)
 Minimum period is  13.946ns.
--------------------------------------------------------------------------------
Slack:                  -1.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               plb_psb_bridge_i/plb_psb_bridge_i/PSBma_tea_n (FF)
  Destination:          plb_psb_bridge_i/plb_psb_bridge_i/PSB_tea_n_O (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.946ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKPLB rising at 0.000ns
  Destination Clock:    CLKPLB rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: plb_psb_bridge_i/plb_psb_bridge_i/PSBma_tea_n to plb_psb_bridge_i/plb_psb_bridge_i/PSB_tea_n_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK4.IQ1              Tiockiq               0.446   psb_tea_n
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSBma_tea_n
    SLICE_X145Y81.G3     net (fanout=10)       2.126   plb_psb_bridge_i/debug_bus<200>
    SLICE_X145Y81.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/psb_plb_error_d1
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/psb_plb_error1
    SLICE_X128Y99.G3     net (fanout=9)        1.441   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/psb_plb_error
    SLICE_X128Y99.Y      Tilo                  0.313   plb_bus_Sl_MErr<16>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/BGOsl_MErr_int<0>11
    SLICE_X118Y112.F3    net (fanout=3)        0.973   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/N4
    SLICE_X118Y112.X     Tilo                  0.288   plb_bus_Sl_MErr<18>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/BGOsl_MErr_int<2>1
    SLICE_X118Y116.G3    net (fanout=1)        0.248   plb_bus_Sl_MErr<18>
    SLICE_X118Y116.Y     Tilo                  0.313   plb_bus/PLB_SMErr<2>
                                                       plb_bus/plb_bus/I_PLB_SLAVE_ORS/MERR_OR/Y_2_or0000_SW0
    SLICE_X118Y116.F4    net (fanout=1)        0.075   plb_bus/N472
    SLICE_X118Y116.X     Tilo                  0.288   plb_bus/PLB_SMErr<2>
                                                       plb_bus/plb_bus/I_PLB_SLAVE_ORS/MERR_OR/Y_2_or0000
    SLICE_X118Y117.F4    net (fanout=2)        0.097   plb_bus/PLB_SMErr<2>
    SLICE_X118Y117.X     Tif5x                 0.653   plb_bus_PLB_MErr<2>
                                                       plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MErr_2_or00001
                                                       plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MErr_2_or0000_f5
    SLICE_X123Y116.F3    net (fanout=5)        0.264   plb_bus_PLB_MErr<2>
    SLICE_X123Y116.X     Tilo                  0.288   plb_psb_bridge_i/N6833
                                                       plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_plbside/plb_psb_error_SW0
    SLICE_X134Y103.G4    net (fanout=1)        0.984   plb_psb_bridge_i/N6833
    SLICE_X134Y103.Y     Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/psb_read_data_or0000
                                                       plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_plbside/plb_psb_error
    SLICE_X162Y82.G3     net (fanout=7)        1.896   plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/plb_psb_error
    SLICE_X162Y82.Y      Tilo                  0.313   plb_psb_bridge_i/debug_bus<180>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/plb_psb_access_tea_o1
    SLICE_X162Y82.F4     net (fanout=1)        0.075   plb_psb_bridge_i/debug_bus<176>
    SLICE_X162Y82.X      Tilo                  0.288   plb_psb_bridge_i/debug_bus<180>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/PSBsl_tea_n_o1
    AK4.O1               net (fanout=1)        1.697   plb_psb_bridge_i/debug_bus<180>
    AK4.OTCLK1           Tioock                0.254   psb_tea_n
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_tea_n_O
    -------------------------------------------------  ---------------------------
    Total                                     13.946ns (4.070ns logic, 9.876ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               plb_psb_bridge_i/plb_psb_bridge_i/PSBma_tea_n (FF)
  Destination:          plb_psb_bridge_i/plb_psb_bridge_i/PSB_tea_n_O (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.928ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKPLB rising at 0.000ns
  Destination Clock:    CLKPLB rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: plb_psb_bridge_i/plb_psb_bridge_i/PSBma_tea_n to plb_psb_bridge_i/plb_psb_bridge_i/PSB_tea_n_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK4.IQ1              Tiockiq               0.446   psb_tea_n
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSBma_tea_n
    SLICE_X145Y81.G3     net (fanout=10)       2.126   plb_psb_bridge_i/debug_bus<200>
    SLICE_X145Y81.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/psb_plb_error_d1
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/psb_plb_error1
    SLICE_X128Y99.G3     net (fanout=9)        1.441   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/psb_plb_error
    SLICE_X128Y99.Y      Tilo                  0.313   plb_bus_Sl_MErr<16>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/BGOsl_MErr_int<0>11
    SLICE_X118Y112.F3    net (fanout=3)        0.973   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/N4
    SLICE_X118Y112.X     Tilo                  0.288   plb_bus_Sl_MErr<18>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/BGOsl_MErr_int<2>1
    SLICE_X118Y116.G3    net (fanout=1)        0.248   plb_bus_Sl_MErr<18>
    SLICE_X118Y116.Y     Tilo                  0.313   plb_bus/PLB_SMErr<2>
                                                       plb_bus/plb_bus/I_PLB_SLAVE_ORS/MERR_OR/Y_2_or0000_SW0
    SLICE_X118Y116.F4    net (fanout=1)        0.075   plb_bus/N472
    SLICE_X118Y116.X     Tilo                  0.288   plb_bus/PLB_SMErr<2>
                                                       plb_bus/plb_bus/I_PLB_SLAVE_ORS/MERR_OR/Y_2_or0000
    SLICE_X118Y117.G4    net (fanout=2)        0.079   plb_bus/PLB_SMErr<2>
    SLICE_X118Y117.X     Tif5x                 0.653   plb_bus_PLB_MErr<2>
                                                       plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MErr_2_or00002
                                                       plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MErr_2_or0000_f5
    SLICE_X123Y116.F3    net (fanout=5)        0.264   plb_bus_PLB_MErr<2>
    SLICE_X123Y116.X     Tilo                  0.288   plb_psb_bridge_i/N6833
                                                       plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_plbside/plb_psb_error_SW0
    SLICE_X134Y103.G4    net (fanout=1)        0.984   plb_psb_bridge_i/N6833
    SLICE_X134Y103.Y     Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/psb_read_data_or0000
                                                       plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_plbside/plb_psb_error
    SLICE_X162Y82.G3     net (fanout=7)        1.896   plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/plb_psb_error
    SLICE_X162Y82.Y      Tilo                  0.313   plb_psb_bridge_i/debug_bus<180>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/plb_psb_access_tea_o1
    SLICE_X162Y82.F4     net (fanout=1)        0.075   plb_psb_bridge_i/debug_bus<176>
    SLICE_X162Y82.X      Tilo                  0.288   plb_psb_bridge_i/debug_bus<180>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/PSBsl_tea_n_o1
    AK4.O1               net (fanout=1)        1.697   plb_psb_bridge_i/debug_bus<180>
    AK4.OTCLK1           Tioock                0.254   psb_tea_n
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_tea_n_O
    -------------------------------------------------  ---------------------------
    Total                                     13.928ns (4.070ns logic, 9.858ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full (FF)
  Destination:          plb_psb_bridge_i/plb_psb_bridge_i/PSB_tea_n_O (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.505ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKPLB rising at 0.000ns
  Destination Clock:    CLKPLB rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full to plb_psb_bridge_i/plb_psb_bridge_i/PSB_tea_n_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y115.XQ    Tcko                  0.374   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full
    SLICE_X143Y95.G3     net (fanout=98)       2.091   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full
    SLICE_X143Y95.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_reg
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/plb_psb_burst1
    SLICE_X128Y99.G1     net (fanout=3)        1.107   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb_psb_burst
    SLICE_X128Y99.Y      Tilo                  0.313   plb_bus_Sl_MErr<16>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/BGOsl_MErr_int<0>11
    SLICE_X118Y112.F3    net (fanout=3)        0.973   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/N4
    SLICE_X118Y112.X     Tilo                  0.288   plb_bus_Sl_MErr<18>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/BGOsl_MErr_int<2>1
    SLICE_X118Y116.G3    net (fanout=1)        0.248   plb_bus_Sl_MErr<18>
    SLICE_X118Y116.Y     Tilo                  0.313   plb_bus/PLB_SMErr<2>
                                                       plb_bus/plb_bus/I_PLB_SLAVE_ORS/MERR_OR/Y_2_or0000_SW0
    SLICE_X118Y116.F4    net (fanout=1)        0.075   plb_bus/N472
    SLICE_X118Y116.X     Tilo                  0.288   plb_bus/PLB_SMErr<2>
                                                       plb_bus/plb_bus/I_PLB_SLAVE_ORS/MERR_OR/Y_2_or0000
    SLICE_X118Y117.F4    net (fanout=2)        0.097   plb_bus/PLB_SMErr<2>
    SLICE_X118Y117.X     Tif5x                 0.653   plb_bus_PLB_MErr<2>
                                                       plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MErr_2_or00001
                                                       plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MErr_2_or0000_f5
    SLICE_X123Y116.F3    net (fanout=5)        0.264   plb_bus_PLB_MErr<2>
    SLICE_X123Y116.X     Tilo                  0.288   plb_psb_bridge_i/N6833
                                                       plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_plbside/plb_psb_error_SW0
    SLICE_X134Y103.G4    net (fanout=1)        0.984   plb_psb_bridge_i/N6833
    SLICE_X134Y103.Y     Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/psb_read_data_or0000
                                                       plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_plbside/plb_psb_error
    SLICE_X162Y82.G3     net (fanout=7)        1.896   plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/plb_psb_error
    SLICE_X162Y82.Y      Tilo                  0.313   plb_psb_bridge_i/debug_bus<180>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/plb_psb_access_tea_o1
    SLICE_X162Y82.F4     net (fanout=1)        0.075   plb_psb_bridge_i/debug_bus<176>
    SLICE_X162Y82.X      Tilo                  0.288   plb_psb_bridge_i/debug_bus<180>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/PSBsl_tea_n_o1
    AK4.O1               net (fanout=1)        1.697   plb_psb_bridge_i/debug_bus<180>
    AK4.OTCLK1           Tioock                0.254   psb_tea_n
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_tea_n_O
    -------------------------------------------------  ---------------------------
    Total                                     13.505ns (3.998ns logic, 9.507ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clkplb_90_
i         = PERIOD TIMEGRP         
"clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clkplb_90_i"
         TS_fpga_plb_clk PHASE 3.125 ns HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkcpu_i =    
     PERIOD TIMEGRP         
"clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkcpu_i"       
  TS_fpga_plb_clk / 3 HIGH 50%;

 4 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   3.995ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clk_fb_i  
       = PERIOD TIMEGRP         
"clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clk_fb_i"   
      TS_ddr1_clk_fb PHASE -1.562 ns HIGH 50%;

 1204 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  10.788ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkopb_i =    
     PERIOD TIMEGRP         
"clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkopb_i"       
  TS_fpga_opb_clk HIGH 50%;

 37891 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  12.928ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "psb_abb_n" OFFSET = IN 7.3 ns BEFORE COMP 
"fpga_plb_clk";

 92 items analyzed, 2 timing errors detected. (2 setup errors, 0 hold errors)
 Minimum allowable offset is   8.323ns.
--------------------------------------------------------------------------------
Slack:                  -1.023ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               psb_abb_n (PAD)
  Destination:          plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1 (FF)
  Destination Clock:    CLKPLB rising at 0.000ns
  Requirement:          7.300ns
  Data Path Delay:      7.775ns (Levels of Logic = 3)
  Clock Path Delay:     -0.548ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: psb_abb_n to plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK8.I                Tiopi                 0.942   psb_abb_n
                                                       psb_abb_n
                                                       iobuf_120/IBUF
    SLICE_X187Y58.G1     net (fanout=3)        0.337   psb_abb_n_I
    SLICE_X187Y58.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg_s
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg1
    SLICE_X136Y92.F3     net (fanout=45)       3.177   plb_psb_bridge_i/debug_bus<1>
    SLICE_X136Y92.X      Tilo                  0.288   plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_mux0000<1>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_mux0000<1>1
    AJ10.O1              net (fanout=1)        2.464   plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_mux0000<1>
    AJ10.OTCLK1          Tioock                0.254   psb_tt<1>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1
    -------------------------------------------------  ---------------------------
    Total                                      7.775ns (1.797ns logic, 5.978ns route)
                                                       (23.1% logic, 76.9% route)

  Minimum Clock Path: fpga_plb_clk to plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AU21.I               Tiopi                 0.768   fpga_plb_clk
                                                       fpga_plb_clk
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb
    DCM_X5Y0.CLKIN       net (fanout=1)        0.791   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in
    DCM_X5Y0.CLK0        Tdcmino              -5.984   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
    BUFGMUX3S.I0         net (fanout=1)        1.785   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i
    BUFGMUX3S.O          Tgi0o                 0.049   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
    AJ10.OTCLK1          net (fanout=3454)     2.043   CLKPLB
    -------------------------------------------------  ---------------------------
    Total                                     -0.548ns (-5.167ns logic, 4.619ns route)

--------------------------------------------------------------------------------
Slack:                  -0.313ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               psb_abb_n (PAD)
  Destination:          plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_2 (FF)
  Destination Clock:    CLKPLB rising at 0.000ns
  Requirement:          7.300ns
  Data Path Delay:      7.061ns (Levels of Logic = 4)
  Clock Path Delay:     -0.552ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: psb_abb_n to plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK8.I                Tiopi                 0.942   psb_abb_n
                                                       psb_abb_n
                                                       iobuf_120/IBUF
    SLICE_X187Y58.G1     net (fanout=3)        0.337   psb_abb_n_I
    SLICE_X187Y58.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg_s
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg1
    SLICE_X187Y58.F3     net (fanout=45)       0.167   plb_psb_bridge_i/debug_bus<1>
    SLICE_X187Y58.X      Tilo                  0.288   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg_s
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/plb_psb_tsiz<2>248_SW0
    SLICE_X152Y93.G1     net (fanout=2)        2.420   plb_psb_bridge_i/debug_bus<48>
    SLICE_X152Y93.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_mux0000<2>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_mux0000<2>1
    AJ5.O1               net (fanout=1)        2.027   plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_mux0000<2>
    AJ5.OTCLK1           Tioock                0.254   psb_tsiz<2>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_2
    -------------------------------------------------  ---------------------------
    Total                                      7.061ns (2.110ns logic, 4.951ns route)
                                                       (29.9% logic, 70.1% route)

  Minimum Clock Path: fpga_plb_clk to plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AU21.I               Tiopi                 0.768   fpga_plb_clk
                                                       fpga_plb_clk
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb
    DCM_X5Y0.CLKIN       net (fanout=1)        0.791   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in
    DCM_X5Y0.CLK0        Tdcmino              -5.984   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
    BUFGMUX3S.I0         net (fanout=1)        1.785   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i
    BUFGMUX3S.O          Tgi0o                 0.049   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
    AJ5.OTCLK1           net (fanout=3454)     2.039   CLKPLB
    -------------------------------------------------  ---------------------------
    Total                                     -0.552ns (-5.167ns logic, 4.615ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "psb_tea_n" OFFSET = IN 7.3 ns BEFORE COMP 
"fpga_plb_clk";

 34 items analyzed, 8 timing errors detected. (8 setup errors, 0 hold errors)
 Minimum allowable offset is   9.370ns.
--------------------------------------------------------------------------------
Slack:                  -2.070ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               psb_tea_n (PAD)
  Destination:          plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T (FF)
  Destination Clock:    CLKPLB rising at 0.000ns
  Requirement:          7.300ns
  Data Path Delay:      8.828ns (Levels of Logic = 5)
  Clock Path Delay:     -0.542ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: psb_tea_n to plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK4.I                Tiopi                 0.942   psb_tea_n
                                                       psb_tea_n
                                                       iobuf_127/IBUF
    SLICE_X187Y65.F3     net (fanout=3)        0.258   psb_tea_n_I
    SLICE_X187Y65.X      Tilo                  0.288   plb_psb_bridge_i/N7347
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000_SW0
    SLICE_X143Y95.F3     net (fanout=1)        2.548   plb_psb_bridge_i/N7347
    SLICE_X143Y95.X      Tilo                  0.288   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_reg
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000
    SLICE_X161Y83.G2     net (fanout=3)        1.402   plb_psb_bridge_i/debug_bus<3>
    SLICE_X161Y83.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_not0001
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or00001
    SLICE_X167Y80.F4     net (fanout=6)        0.758   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or0000
    SLICE_X167Y80.X      Tilo                  0.288   plb_psb_bridge_i/debug_bus<11>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T_not00011
    AK11.T1              net (fanout=1)        1.372   plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T_not0001
    AK11.OTCLK1          Tiotck                0.371   psb_dbb_n
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T
    -------------------------------------------------  ---------------------------
    Total                                      8.828ns (2.490ns logic, 6.338ns route)
                                                       (28.2% logic, 71.8% route)

  Minimum Clock Path: fpga_plb_clk to plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AU21.I               Tiopi                 0.768   fpga_plb_clk
                                                       fpga_plb_clk
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb
    DCM_X5Y0.CLKIN       net (fanout=1)        0.791   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in
    DCM_X5Y0.CLK0        Tdcmino              -5.984   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
    BUFGMUX3S.I0         net (fanout=1)        1.785   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i
    BUFGMUX3S.O          Tgi0o                 0.049   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
    AK11.OTCLK1          net (fanout=3454)     2.049   CLKPLB
    -------------------------------------------------  ---------------------------
    Total                                     -0.542ns (-5.167ns logic, 4.625ns route)

--------------------------------------------------------------------------------
Slack:                  -1.778ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               psb_tea_n (PAD)
  Destination:          plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T (FF)
  Destination Clock:    CLKPLB rising at 0.000ns
  Requirement:          7.300ns
  Data Path Delay:      8.536ns (Levels of Logic = 5)
  Clock Path Delay:     -0.542ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: psb_tea_n to plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK4.I                Tiopi                 0.942   psb_tea_n
                                                       psb_tea_n
                                                       iobuf_127/IBUF
    SLICE_X187Y65.F3     net (fanout=3)        0.258   psb_tea_n_I
    SLICE_X187Y65.X      Tilo                  0.288   plb_psb_bridge_i/N7347
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000_SW0
    SLICE_X143Y95.F3     net (fanout=1)        2.548   plb_psb_bridge_i/N7347
    SLICE_X143Y95.X      Tilo                  0.288   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_reg
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000
    SLICE_X159Y82.G3     net (fanout=3)        1.048   plb_psb_bridge_i/debug_bus<3>
    SLICE_X159Y82.Y      Tilo                  0.313   plb_psb_bridge_i/debug_bus<5>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_and00001
    SLICE_X167Y80.F3     net (fanout=6)        0.820   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_and0000
    SLICE_X167Y80.X      Tilo                  0.288   plb_psb_bridge_i/debug_bus<11>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T_not00011
    AK11.T1              net (fanout=1)        1.372   plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T_not0001
    AK11.OTCLK1          Tiotck                0.371   psb_dbb_n
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T
    -------------------------------------------------  ---------------------------
    Total                                      8.536ns (2.490ns logic, 6.046ns route)
                                                       (29.2% logic, 70.8% route)

  Minimum Clock Path: fpga_plb_clk to plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AU21.I               Tiopi                 0.768   fpga_plb_clk
                                                       fpga_plb_clk
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb
    DCM_X5Y0.CLKIN       net (fanout=1)        0.791   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in
    DCM_X5Y0.CLK0        Tdcmino              -5.984   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
    BUFGMUX3S.I0         net (fanout=1)        1.785   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i
    BUFGMUX3S.O          Tgi0o                 0.049   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
    AK11.OTCLK1          net (fanout=3454)     2.049   CLKPLB
    -------------------------------------------------  ---------------------------
    Total                                     -0.542ns (-5.167ns logic, 4.625ns route)

--------------------------------------------------------------------------------
Slack:                  -1.611ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               psb_tea_n (PAD)
  Destination:          plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O (FF)
  Destination Clock:    CLKPLB rising at 0.000ns
  Requirement:          7.300ns
  Data Path Delay:      8.369ns (Levels of Logic = 5)
  Clock Path Delay:     -0.542ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: psb_tea_n to plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK4.I                Tiopi                 0.942   psb_tea_n
                                                       psb_tea_n
                                                       iobuf_127/IBUF
    SLICE_X187Y65.F3     net (fanout=3)        0.258   psb_tea_n_I
    SLICE_X187Y65.X      Tilo                  0.288   plb_psb_bridge_i/N7347
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000_SW0
    SLICE_X143Y95.F3     net (fanout=1)        2.548   plb_psb_bridge_i/N7347
    SLICE_X143Y95.X      Tilo                  0.288   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_reg
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000
    SLICE_X161Y83.G2     net (fanout=3)        1.402   plb_psb_bridge_i/debug_bus<3>
    SLICE_X161Y83.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_not0001
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or00001
    SLICE_X162Y83.G4     net (fanout=6)        0.276   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or0000
    SLICE_X162Y83.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O_mux0000
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O_mux00001
    AK11.O1              net (fanout=1)        1.487   plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O_mux0000
    AK11.OTCLK1          Tioock                0.254   psb_dbb_n
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O
    -------------------------------------------------  ---------------------------
    Total                                      8.369ns (2.398ns logic, 5.971ns route)
                                                       (28.7% logic, 71.3% route)

  Minimum Clock Path: fpga_plb_clk to plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AU21.I               Tiopi                 0.768   fpga_plb_clk
                                                       fpga_plb_clk
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb
    DCM_X5Y0.CLKIN       net (fanout=1)        0.791   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in
    DCM_X5Y0.CLK0        Tdcmino              -5.984   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
    BUFGMUX3S.I0         net (fanout=1)        1.785   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i
    BUFGMUX3S.O          Tgi0o                 0.049   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
    AK11.OTCLK1          net (fanout=3454)     2.049   CLKPLB
    -------------------------------------------------  ---------------------------
    Total                                     -0.542ns (-5.167ns logic, 4.625ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_oe_n" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   7.488ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "fpga_config_flash_cs_n" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.028ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "psb_dbb_n" OFFSET = IN 7.3 ns BEFORE COMP 
"fpga_plb_clk";

 130 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.225ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_we_n" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   7.488ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "psb_aack_n" OFFSET = IN 7.3 ns BEFORE COMP 
"fpga_plb_clk";

 84 items analyzed, 1 timing error detected. (1 setup error, 0 hold errors)
 Minimum allowable offset is   7.303ns.
--------------------------------------------------------------------------------
Slack:                  -0.003ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               psb_aack_n (PAD)
  Destination:          plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1 (FF)
  Destination Clock:    CLKPLB rising at 0.000ns
  Requirement:          7.300ns
  Data Path Delay:      6.755ns (Levels of Logic = 2)
  Clock Path Delay:     -0.548ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: psb_aack_n to plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL3.I                Tiopi                 0.942   psb_aack_n
                                                       psb_aack_n
                                                       iobuf_122/IBUF
    SLICE_X136Y92.F2     net (fanout=39)       2.807   psb_aack_n_I
    SLICE_X136Y92.X      Tilo                  0.288   plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_mux0000<1>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_mux0000<1>1
    AJ10.O1              net (fanout=1)        2.464   plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_mux0000<1>
    AJ10.OTCLK1          Tioock                0.254   psb_tt<1>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1
    -------------------------------------------------  ---------------------------
    Total                                      6.755ns (1.484ns logic, 5.271ns route)
                                                       (22.0% logic, 78.0% route)

  Minimum Clock Path: fpga_plb_clk to plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AU21.I               Tiopi                 0.768   fpga_plb_clk
                                                       fpga_plb_clk
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb
    DCM_X5Y0.CLKIN       net (fanout=1)        0.791   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in
    DCM_X5Y0.CLK0        Tdcmino              -5.984   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
    BUFGMUX3S.I0         net (fanout=1)        1.785   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i
    BUFGMUX3S.O          Tgi0o                 0.049   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
    AJ10.OTCLK1          net (fanout=3454)     2.043   CLKPLB
    -------------------------------------------------  ---------------------------
    Total                                     -0.548ns (-5.167ns logic, 4.619ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "psb_artry_n" OFFSET = IN 7.3 ns BEFORE COMP 
"fpga_plb_clk";

 94 items analyzed, 2 timing errors detected. (2 setup errors, 0 hold errors)
 Minimum allowable offset is   8.222ns.
--------------------------------------------------------------------------------
Slack:                  -0.922ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               psb_artry_n (PAD)
  Destination:          plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1 (FF)
  Destination Clock:    CLKPLB rising at 0.000ns
  Requirement:          7.300ns
  Data Path Delay:      7.674ns (Levels of Logic = 3)
  Clock Path Delay:     -0.548ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: psb_artry_n to plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL2.I                Tiopi                 0.942   psb_artry_n
                                                       psb_artry_n
                                                       iobuf_121/IBUF
    SLICE_X187Y58.G4     net (fanout=4)        0.236   psb_artry_n_I
    SLICE_X187Y58.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg_s
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg1
    SLICE_X136Y92.F3     net (fanout=45)       3.177   plb_psb_bridge_i/debug_bus<1>
    SLICE_X136Y92.X      Tilo                  0.288   plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_mux0000<1>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_mux0000<1>1
    AJ10.O1              net (fanout=1)        2.464   plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_mux0000<1>
    AJ10.OTCLK1          Tioock                0.254   psb_tt<1>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1
    -------------------------------------------------  ---------------------------
    Total                                      7.674ns (1.797ns logic, 5.877ns route)
                                                       (23.4% logic, 76.6% route)

  Minimum Clock Path: fpga_plb_clk to plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AU21.I               Tiopi                 0.768   fpga_plb_clk
                                                       fpga_plb_clk
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb
    DCM_X5Y0.CLKIN       net (fanout=1)        0.791   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in
    DCM_X5Y0.CLK0        Tdcmino              -5.984   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
    BUFGMUX3S.I0         net (fanout=1)        1.785   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i
    BUFGMUX3S.O          Tgi0o                 0.049   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
    AJ10.OTCLK1          net (fanout=3454)     2.043   CLKPLB
    -------------------------------------------------  ---------------------------
    Total                                     -0.548ns (-5.167ns logic, 4.619ns route)

--------------------------------------------------------------------------------
Slack:                  -0.212ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               psb_artry_n (PAD)
  Destination:          plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_2 (FF)
  Destination Clock:    CLKPLB rising at 0.000ns
  Requirement:          7.300ns
  Data Path Delay:      6.960ns (Levels of Logic = 4)
  Clock Path Delay:     -0.552ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: psb_artry_n to plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL2.I                Tiopi                 0.942   psb_artry_n
                                                       psb_artry_n
                                                       iobuf_121/IBUF
    SLICE_X187Y58.G4     net (fanout=4)        0.236   psb_artry_n_I
    SLICE_X187Y58.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg_s
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg1
    SLICE_X187Y58.F3     net (fanout=45)       0.167   plb_psb_bridge_i/debug_bus<1>
    SLICE_X187Y58.X      Tilo                  0.288   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg_s
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/plb_psb_tsiz<2>248_SW0
    SLICE_X152Y93.G1     net (fanout=2)        2.420   plb_psb_bridge_i/debug_bus<48>
    SLICE_X152Y93.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_mux0000<2>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_mux0000<2>1
    AJ5.O1               net (fanout=1)        2.027   plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_mux0000<2>
    AJ5.OTCLK1           Tioock                0.254   psb_tsiz<2>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_2
    -------------------------------------------------  ---------------------------
    Total                                      6.960ns (2.110ns logic, 4.850ns route)
                                                       (30.3% logic, 69.7% route)

  Minimum Clock Path: fpga_plb_clk to plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AU21.I               Tiopi                 0.768   fpga_plb_clk
                                                       fpga_plb_clk
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb
    DCM_X5Y0.CLKIN       net (fanout=1)        0.791   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in
    DCM_X5Y0.CLK0        Tdcmino              -5.984   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
    BUFGMUX3S.I0         net (fanout=1)        1.785   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i
    BUFGMUX3S.O          Tgi0o                 0.049   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
    AJ5.OTCLK1           net (fanout=3454)     2.039   CLKPLB
    -------------------------------------------------  ---------------------------
    Total                                     -0.552ns (-5.167ns logic, 4.615ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "psb_ta_n" OFFSET = IN 7.3 ns BEFORE COMP 
"fpga_plb_clk";

 532 items analyzed, 20 timing errors detected. (20 setup errors, 0 hold errors)
 Minimum allowable offset is   9.391ns.
--------------------------------------------------------------------------------
Slack:                  -2.091ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               psb_ta_n (PAD)
  Destination:          plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T (FF)
  Destination Clock:    CLKPLB rising at 0.000ns
  Requirement:          7.300ns
  Data Path Delay:      8.849ns (Levels of Logic = 5)
  Clock Path Delay:     -0.542ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: psb_ta_n to plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK3.I                Tiopi                 0.942   psb_ta_n
                                                       psb_ta_n
                                                       iobuf_126/IBUF
    SLICE_X187Y65.F4     net (fanout=258)      0.279   psb_ta_n_I
    SLICE_X187Y65.X      Tilo                  0.288   plb_psb_bridge_i/N7347
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000_SW0
    SLICE_X143Y95.F3     net (fanout=1)        2.548   plb_psb_bridge_i/N7347
    SLICE_X143Y95.X      Tilo                  0.288   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_reg
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000
    SLICE_X161Y83.G2     net (fanout=3)        1.402   plb_psb_bridge_i/debug_bus<3>
    SLICE_X161Y83.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_not0001
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or00001
    SLICE_X167Y80.F4     net (fanout=6)        0.758   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or0000
    SLICE_X167Y80.X      Tilo                  0.288   plb_psb_bridge_i/debug_bus<11>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T_not00011
    AK11.T1              net (fanout=1)        1.372   plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T_not0001
    AK11.OTCLK1          Tiotck                0.371   psb_dbb_n
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T
    -------------------------------------------------  ---------------------------
    Total                                      8.849ns (2.490ns logic, 6.359ns route)
                                                       (28.1% logic, 71.9% route)

  Minimum Clock Path: fpga_plb_clk to plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AU21.I               Tiopi                 0.768   fpga_plb_clk
                                                       fpga_plb_clk
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb
    DCM_X5Y0.CLKIN       net (fanout=1)        0.791   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in
    DCM_X5Y0.CLK0        Tdcmino              -5.984   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
    BUFGMUX3S.I0         net (fanout=1)        1.785   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i
    BUFGMUX3S.O          Tgi0o                 0.049   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
    AK11.OTCLK1          net (fanout=3454)     2.049   CLKPLB
    -------------------------------------------------  ---------------------------
    Total                                     -0.542ns (-5.167ns logic, 4.625ns route)

--------------------------------------------------------------------------------
Slack:                  -1.799ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               psb_ta_n (PAD)
  Destination:          plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T (FF)
  Destination Clock:    CLKPLB rising at 0.000ns
  Requirement:          7.300ns
  Data Path Delay:      8.557ns (Levels of Logic = 5)
  Clock Path Delay:     -0.542ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: psb_ta_n to plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK3.I                Tiopi                 0.942   psb_ta_n
                                                       psb_ta_n
                                                       iobuf_126/IBUF
    SLICE_X187Y65.F4     net (fanout=258)      0.279   psb_ta_n_I
    SLICE_X187Y65.X      Tilo                  0.288   plb_psb_bridge_i/N7347
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000_SW0
    SLICE_X143Y95.F3     net (fanout=1)        2.548   plb_psb_bridge_i/N7347
    SLICE_X143Y95.X      Tilo                  0.288   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_reg
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000
    SLICE_X159Y82.G3     net (fanout=3)        1.048   plb_psb_bridge_i/debug_bus<3>
    SLICE_X159Y82.Y      Tilo                  0.313   plb_psb_bridge_i/debug_bus<5>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_and00001
    SLICE_X167Y80.F3     net (fanout=6)        0.820   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_and0000
    SLICE_X167Y80.X      Tilo                  0.288   plb_psb_bridge_i/debug_bus<11>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T_not00011
    AK11.T1              net (fanout=1)        1.372   plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T_not0001
    AK11.OTCLK1          Tiotck                0.371   psb_dbb_n
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T
    -------------------------------------------------  ---------------------------
    Total                                      8.557ns (2.490ns logic, 6.067ns route)
                                                       (29.1% logic, 70.9% route)

  Minimum Clock Path: fpga_plb_clk to plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AU21.I               Tiopi                 0.768   fpga_plb_clk
                                                       fpga_plb_clk
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb
    DCM_X5Y0.CLKIN       net (fanout=1)        0.791   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in
    DCM_X5Y0.CLK0        Tdcmino              -5.984   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
    BUFGMUX3S.I0         net (fanout=1)        1.785   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i
    BUFGMUX3S.O          Tgi0o                 0.049   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
    AK11.OTCLK1          net (fanout=3454)     2.049   CLKPLB
    -------------------------------------------------  ---------------------------
    Total                                     -0.542ns (-5.167ns logic, 4.625ns route)

--------------------------------------------------------------------------------
Slack:                  -1.632ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               psb_ta_n (PAD)
  Destination:          plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O (FF)
  Destination Clock:    CLKPLB rising at 0.000ns
  Requirement:          7.300ns
  Data Path Delay:      8.390ns (Levels of Logic = 5)
  Clock Path Delay:     -0.542ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: psb_ta_n to plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK3.I                Tiopi                 0.942   psb_ta_n
                                                       psb_ta_n
                                                       iobuf_126/IBUF
    SLICE_X187Y65.F4     net (fanout=258)      0.279   psb_ta_n_I
    SLICE_X187Y65.X      Tilo                  0.288   plb_psb_bridge_i/N7347
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000_SW0
    SLICE_X143Y95.F3     net (fanout=1)        2.548   plb_psb_bridge_i/N7347
    SLICE_X143Y95.X      Tilo                  0.288   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_reg
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000
    SLICE_X161Y83.G2     net (fanout=3)        1.402   plb_psb_bridge_i/debug_bus<3>
    SLICE_X161Y83.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_not0001
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or00001
    SLICE_X162Y83.G4     net (fanout=6)        0.276   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or0000
    SLICE_X162Y83.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O_mux0000
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O_mux00001
    AK11.O1              net (fanout=1)        1.487   plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O_mux0000
    AK11.OTCLK1          Tioock                0.254   psb_dbb_n
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O
    -------------------------------------------------  ---------------------------
    Total                                      8.390ns (2.398ns logic, 5.992ns route)
                                                       (28.6% logic, 71.4% route)

  Minimum Clock Path: fpga_plb_clk to plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AU21.I               Tiopi                 0.768   fpga_plb_clk
                                                       fpga_plb_clk
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb
    DCM_X5Y0.CLKIN       net (fanout=1)        0.791   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in
    DCM_X5Y0.CLK0        Tdcmino              -5.984   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
    BUFGMUX3S.I0         net (fanout=1)        1.785   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i
    BUFGMUX3S.O          Tgi0o                 0.049   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
    AK11.OTCLK1          net (fanout=3454)     2.049   CLKPLB
    -------------------------------------------------  ---------------------------
    Total                                     -0.542ns (-5.167ns logic, 4.625ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<0>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 1 timing error detected.
 Minimum allowable offset is   9.116ns.
--------------------------------------------------------------------------------
Slack:                  -0.116ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n (FF)
  Destination:          lbus_data<0> (PAD)
  Source Clock:         CLKOPB rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      9.482ns (Levels of Logic = 1)
  Clock Path Delay:     -0.366ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: fpga_opb_clk to opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AT21.I               Tiopi                 0.942   fpga_opb_clk
                                                       fpga_opb_clk
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_opb
    DCM_X4Y0.CLKIN       net (fanout=1)        0.823   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_opb_clk_in
    DCM_X4Y0.CLK0        Tdcmino              -5.598   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/opb_dcm
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/opb_dcm
    BUFGMUX1S.I0         net (fanout=1)        1.393   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkopb_i
    BUFGMUX1S.O          Tgi0o                 0.057   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkopb_bufg
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkopb_bufg
    SLICE_X89Y237.CLK    net (fanout=778)      2.017   CLKOPB
    -------------------------------------------------  ---------------------------
    Total                                     -0.366ns (-4.599ns logic, 4.233ns route)

  Maximum Data Path: opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n to lbus_data<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y237.XQ     Tcko                  0.374   lbus_data_T
                                                       opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n
    AU9.T1               net (fanout=19)       6.316   lbus_data_T
    AU9.PAD              Tiotp                 2.792   lbus_data<0>
                                                       iobuf_33/OBUFT
                                                       lbus_data<0>
    -------------------------------------------------  ---------------------------
    Total                                      9.482ns (3.166ns logic, 6.316ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<1>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 1 timing error detected.
 Minimum allowable offset is   9.116ns.
--------------------------------------------------------------------------------
Slack:                  -0.116ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n (FF)
  Destination:          lbus_data<1> (PAD)
  Source Clock:         CLKOPB rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      9.482ns (Levels of Logic = 1)
  Clock Path Delay:     -0.366ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: fpga_opb_clk to opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AT21.I               Tiopi                 0.942   fpga_opb_clk
                                                       fpga_opb_clk
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_opb
    DCM_X4Y0.CLKIN       net (fanout=1)        0.823   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_opb_clk_in
    DCM_X4Y0.CLK0        Tdcmino              -5.598   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/opb_dcm
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/opb_dcm
    BUFGMUX1S.I0         net (fanout=1)        1.393   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkopb_i
    BUFGMUX1S.O          Tgi0o                 0.057   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkopb_bufg
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkopb_bufg
    SLICE_X89Y237.CLK    net (fanout=778)      2.017   CLKOPB
    -------------------------------------------------  ---------------------------
    Total                                     -0.366ns (-4.599ns logic, 4.233ns route)

  Maximum Data Path: opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n to lbus_data<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y237.XQ     Tcko                  0.374   lbus_data_T
                                                       opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n
    AV9.T1               net (fanout=19)       6.316   lbus_data_T
    AV9.PAD              Tiotp                 2.792   lbus_data<1>
                                                       iobuf_34/OBUFT
                                                       lbus_data<1>
    -------------------------------------------------  ---------------------------
    Total                                      9.482ns (3.166ns logic, 6.316ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<2>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 1 timing error detected.
 Minimum allowable offset is   9.095ns.
--------------------------------------------------------------------------------
Slack:                  -0.095ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n (FF)
  Destination:          lbus_data<2> (PAD)
  Source Clock:         CLKOPB rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      9.461ns (Levels of Logic = 1)
  Clock Path Delay:     -0.366ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: fpga_opb_clk to opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AT21.I               Tiopi                 0.942   fpga_opb_clk
                                                       fpga_opb_clk
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_opb
    DCM_X4Y0.CLKIN       net (fanout=1)        0.823   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_opb_clk_in
    DCM_X4Y0.CLK0        Tdcmino              -5.598   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/opb_dcm
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/opb_dcm
    BUFGMUX1S.I0         net (fanout=1)        1.393   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkopb_i
    BUFGMUX1S.O          Tgi0o                 0.057   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkopb_bufg
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkopb_bufg
    SLICE_X89Y237.CLK    net (fanout=778)      2.017   CLKOPB
    -------------------------------------------------  ---------------------------
    Total                                     -0.366ns (-4.599ns logic, 4.233ns route)

  Maximum Data Path: opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n to lbus_data<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y237.XQ     Tcko                  0.374   lbus_data_T
                                                       opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n
    AY9.T1               net (fanout=19)       6.295   lbus_data_T
    AY9.PAD              Tiotp                 2.792   lbus_data<2>
                                                       iobuf_35/OBUFT
                                                       lbus_data<2>
    -------------------------------------------------  ---------------------------
    Total                                      9.461ns (3.166ns logic, 6.295ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<3>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 1 timing error detected.
 Minimum allowable offset is   9.095ns.
--------------------------------------------------------------------------------
Slack:                  -0.095ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n (FF)
  Destination:          lbus_data<3> (PAD)
  Source Clock:         CLKOPB rising at 0.000ns
  Requirement:          9.000ns
  Data Path Delay:      9.461ns (Levels of Logic = 1)
  Clock Path Delay:     -0.366ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: fpga_opb_clk to opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AT21.I               Tiopi                 0.942   fpga_opb_clk
                                                       fpga_opb_clk
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_opb
    DCM_X4Y0.CLKIN       net (fanout=1)        0.823   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_opb_clk_in
    DCM_X4Y0.CLK0        Tdcmino              -5.598   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/opb_dcm
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/opb_dcm
    BUFGMUX1S.I0         net (fanout=1)        1.393   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkopb_i
    BUFGMUX1S.O          Tgi0o                 0.057   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkopb_bufg
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkopb_bufg
    SLICE_X89Y237.CLK    net (fanout=778)      2.017   CLKOPB
    -------------------------------------------------  ---------------------------
    Total                                     -0.366ns (-4.599ns logic, 4.233ns route)

  Maximum Data Path: opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n to lbus_data<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y237.XQ     Tcko                  0.374   lbus_data_T
                                                       opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n
    AW9.T1               net (fanout=19)       6.295   lbus_data_T
    AW9.PAD              Tiotp                 2.792   lbus_data<3>
                                                       iobuf_36/OBUFT
                                                       lbus_data<3>
    -------------------------------------------------  ---------------------------
    Total                                      9.461ns (3.166ns logic, 6.295ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<4>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   8.951ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<5>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   8.951ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<6>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   8.948ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<7>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   8.948ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<8>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.967ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<9>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.762ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<10>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.692ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<11>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.811ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<12>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.906ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<13>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.510ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<14>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   6.113ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<15>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.913ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<0>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   7.780ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<1>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   7.780ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<2>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.468ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<3>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.468ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<4>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.468ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<5>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.468ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<6>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.243ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<7>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.243ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<8>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.243ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<9>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.243ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<10>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.017ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<11>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.017ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<12>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.243ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<13>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.243ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<14>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.243ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<15>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.237ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<16>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.237ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<17>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.237ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<18>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.237ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<19>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.465ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<20>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.465ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<21>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.465ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<22>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.465ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<23>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.695ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<24>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.695ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "psb_bg_n" OFFSET = IN 7.3 ns BEFORE COMP 
"fpga_plb_clk";

 92 items analyzed, 2 timing errors detected. (2 setup errors, 0 hold errors)
 Minimum allowable offset is   8.401ns.
--------------------------------------------------------------------------------
Slack:                  -1.101ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               psb_bg_n (PAD)
  Destination:          plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1 (FF)
  Destination Clock:    CLKPLB rising at 0.000ns
  Requirement:          7.300ns
  Data Path Delay:      7.853ns (Levels of Logic = 3)
  Clock Path Delay:     -0.548ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: psb_bg_n to plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK7.I                Tiopi                 0.942   psb_bg_n
                                                       psb_bg_n
                                                       psb_bg_n_IBUF
    SLICE_X187Y58.G3     net (fanout=3)        0.415   psb_bg_n_IBUF
    SLICE_X187Y58.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg_s
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg1
    SLICE_X136Y92.F3     net (fanout=45)       3.177   plb_psb_bridge_i/debug_bus<1>
    SLICE_X136Y92.X      Tilo                  0.288   plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_mux0000<1>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_mux0000<1>1
    AJ10.O1              net (fanout=1)        2.464   plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_mux0000<1>
    AJ10.OTCLK1          Tioock                0.254   psb_tt<1>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1
    -------------------------------------------------  ---------------------------
    Total                                      7.853ns (1.797ns logic, 6.056ns route)
                                                       (22.9% logic, 77.1% route)

  Minimum Clock Path: fpga_plb_clk to plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AU21.I               Tiopi                 0.768   fpga_plb_clk
                                                       fpga_plb_clk
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb
    DCM_X5Y0.CLKIN       net (fanout=1)        0.791   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in
    DCM_X5Y0.CLK0        Tdcmino              -5.984   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
    BUFGMUX3S.I0         net (fanout=1)        1.785   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i
    BUFGMUX3S.O          Tgi0o                 0.049   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
    AJ10.OTCLK1          net (fanout=3454)     2.043   CLKPLB
    -------------------------------------------------  ---------------------------
    Total                                     -0.548ns (-5.167ns logic, 4.619ns route)

--------------------------------------------------------------------------------
Slack:                  -0.391ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               psb_bg_n (PAD)
  Destination:          plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_2 (FF)
  Destination Clock:    CLKPLB rising at 0.000ns
  Requirement:          7.300ns
  Data Path Delay:      7.139ns (Levels of Logic = 4)
  Clock Path Delay:     -0.552ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: psb_bg_n to plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK7.I                Tiopi                 0.942   psb_bg_n
                                                       psb_bg_n
                                                       psb_bg_n_IBUF
    SLICE_X187Y58.G3     net (fanout=3)        0.415   psb_bg_n_IBUF
    SLICE_X187Y58.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg_s
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg1
    SLICE_X187Y58.F3     net (fanout=45)       0.167   plb_psb_bridge_i/debug_bus<1>
    SLICE_X187Y58.X      Tilo                  0.288   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg_s
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/plb_psb_tsiz<2>248_SW0
    SLICE_X152Y93.G1     net (fanout=2)        2.420   plb_psb_bridge_i/debug_bus<48>
    SLICE_X152Y93.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_mux0000<2>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_mux0000<2>1
    AJ5.O1               net (fanout=1)        2.027   plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_mux0000<2>
    AJ5.OTCLK1           Tioock                0.254   psb_tsiz<2>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_2
    -------------------------------------------------  ---------------------------
    Total                                      7.139ns (2.110ns logic, 5.029ns route)
                                                       (29.6% logic, 70.4% route)

  Minimum Clock Path: fpga_plb_clk to plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AU21.I               Tiopi                 0.768   fpga_plb_clk
                                                       fpga_plb_clk
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb
    DCM_X5Y0.CLKIN       net (fanout=1)        0.791   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in
    DCM_X5Y0.CLK0        Tdcmino              -5.984   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
    BUFGMUX3S.I0         net (fanout=1)        1.785   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i
    BUFGMUX3S.O          Tgi0o                 0.049   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
    AJ5.OTCLK1           net (fanout=3454)     2.039   CLKPLB
    -------------------------------------------------  ---------------------------
    Total                                     -0.552ns (-5.167ns logic, 4.615ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "psb_dbg_n" OFFSET = IN 7.3 ns BEFORE COMP 
"fpga_plb_clk";

 130 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.115ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "flash_cs_n" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 1 item analyzed, 0 timing errors detected.
 Minimum allowable offset is   6.598ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "sysace_cs_n" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 1 item analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.592ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "cpld_bg_n" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 1 item analyzed, 0 timing errors detected.
 Minimum allowable offset is   2.824ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "cpld_cs_n" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 1 item analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.285ns.
--------------------------------------------------------------------------------


11 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock fpga_plb_clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
psb_aack_n  |    7.303(R)|   -0.884(R)|CLKPLB            |   0.000|
psb_abb_n   |    8.323(R)|   -1.206(R)|CLKPLB            |   0.000|
psb_artry_n |    8.222(R)|   -0.884(R)|CLKPLB            |   0.000|
psb_bg_n    |    8.401(R)|   -1.269(R)|CLKPLB            |   0.000|
psb_dbb_n   |    7.225(R)|   -0.891(R)|CLKPLB            |   0.000|
psb_dbg_n   |    7.115(R)|   -0.894(R)|CLKPLB            |   0.000|
psb_ta_n    |    9.391(R)|   -0.891(R)|CLKPLB            |   0.000|
psb_tea_n   |    9.370(R)|   -0.891(R)|CLKPLB            |   0.000|
------------+------------+------------+------------------+--------+

Clock fpga_opb_clk to Pad
----------------------+------------+------------------+--------+
                      | clk (edge) |                  | Clock  |
Destination           |   to PAD   |Internal Clock(s) | Phase  |
----------------------+------------+------------------+--------+
cpld_bg_n             |    2.824(R)|CLKOPB            |   0.000|
cpld_cs_n             |    5.285(R)|CLKOPB            |   0.000|
flash_cs_n            |    6.598(R)|CLKOPB            |   0.000|
fpga_config_flash_cs_n|    5.028(R)|CLKOPB            |   0.000|
lbus_addr<0>          |    7.780(R)|CLKOPB            |   0.000|
lbus_addr<1>          |    7.780(R)|CLKOPB            |   0.000|
lbus_addr<2>          |    5.468(R)|CLKOPB            |   0.000|
lbus_addr<3>          |    5.468(R)|CLKOPB            |   0.000|
lbus_addr<4>          |    5.468(R)|CLKOPB            |   0.000|
lbus_addr<5>          |    5.468(R)|CLKOPB            |   0.000|
lbus_addr<6>          |    5.243(R)|CLKOPB            |   0.000|
lbus_addr<7>          |    5.243(R)|CLKOPB            |   0.000|
lbus_addr<8>          |    5.243(R)|CLKOPB            |   0.000|
lbus_addr<9>          |    5.243(R)|CLKOPB            |   0.000|
lbus_addr<10>         |    5.017(R)|CLKOPB            |   0.000|
lbus_addr<11>         |    5.017(R)|CLKOPB            |   0.000|
lbus_addr<12>         |    5.243(R)|CLKOPB            |   0.000|
lbus_addr<13>         |    5.243(R)|CLKOPB            |   0.000|
lbus_addr<14>         |    5.243(R)|CLKOPB            |   0.000|
lbus_addr<15>         |    5.237(R)|CLKOPB            |   0.000|
lbus_addr<16>         |    5.237(R)|CLKOPB            |   0.000|
lbus_addr<17>         |    5.237(R)|CLKOPB            |   0.000|
lbus_addr<18>         |    5.237(R)|CLKOPB            |   0.000|
lbus_addr<19>         |    5.465(R)|CLKOPB            |   0.000|
lbus_addr<20>         |    5.465(R)|CLKOPB            |   0.000|
lbus_addr<21>         |    5.465(R)|CLKOPB            |   0.000|
lbus_addr<22>         |    5.465(R)|CLKOPB            |   0.000|
lbus_addr<23>         |    5.695(R)|CLKOPB            |   0.000|
lbus_addr<24>         |    5.695(R)|CLKOPB            |   0.000|
lbus_data<0>          |    9.116(R)|CLKOPB            |   0.000|
lbus_data<1>          |    9.116(R)|CLKOPB            |   0.000|
lbus_data<2>          |    9.095(R)|CLKOPB            |   0.000|
lbus_data<3>          |    9.095(R)|CLKOPB            |   0.000|
lbus_data<4>          |    8.951(R)|CLKOPB            |   0.000|
lbus_data<5>          |    8.951(R)|CLKOPB            |   0.000|
lbus_data<6>          |    8.948(R)|CLKOPB            |   0.000|
lbus_data<7>          |    8.948(R)|CLKOPB            |   0.000|
lbus_data<8>          |    5.967(R)|CLKOPB            |   0.000|
lbus_data<9>          |    5.762(R)|CLKOPB            |   0.000|
lbus_data<10>         |    5.692(R)|CLKOPB            |   0.000|
lbus_data<11>         |    5.811(R)|CLKOPB            |   0.000|
lbus_data<12>         |    5.906(R)|CLKOPB            |   0.000|
lbus_data<13>         |    5.510(R)|CLKOPB            |   0.000|
lbus_data<14>         |    6.113(R)|CLKOPB            |   0.000|
lbus_data<15>         |    5.913(R)|CLKOPB            |   0.000|
lbus_oe_n             |    7.488(R)|CLKOPB            |   0.000|
lbus_we_n             |    7.488(R)|CLKOPB            |   0.000|
sysace_cs_n           |    5.592(R)|CLKOPB            |   0.000|
----------------------+------------+------------------+--------+

Clock to Setup on destination clock ddr1_clk_fb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr1_clk_fb    |    6.596|    5.342|    5.394|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_opb_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_opb_clk   |   12.928|    1.532|         |         |
fpga_plb_clk   |    5.659|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_plb_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_opb_clk   |    7.588|         |         |         |
fpga_plb_clk   |   13.946|    4.973|    5.705|    4.973|
---------------+---------+---------+---------+---------+

COMP "lbus_oe_n" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 1.512 ns; Smallest slack: 1.512 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_oe_n                                      |        1.512|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "fpga_config_flash_cs_n" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.972 ns; Smallest slack: 3.972 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
fpga_config_flash_cs_n                         |        3.972|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_we_n" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 1.512 ns; Smallest slack: 1.512 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_we_n                                      |        1.512|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<0>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: -0.116 ns; Smallest slack: -0.116 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<0>                                   |       -0.116|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<1>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: -0.116 ns; Smallest slack: -0.116 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<1>                                   |       -0.116|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<2>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: -0.095 ns; Smallest slack: -0.095 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<2>                                   |       -0.095|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<3>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: -0.095 ns; Smallest slack: -0.095 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<3>                                   |       -0.095|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<4>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 0.049 ns; Smallest slack: 0.049 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<4>                                   |        0.049|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<5>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 0.049 ns; Smallest slack: 0.049 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<5>                                   |        0.049|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<6>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 0.052 ns; Smallest slack: 0.052 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<6>                                   |        0.052|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<7>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 0.052 ns; Smallest slack: 0.052 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<7>                                   |        0.052|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<8>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.033 ns; Smallest slack: 3.033 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<8>                                   |        3.033|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<9>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.238 ns; Smallest slack: 3.238 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<9>                                   |        3.238|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<10>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.308 ns; Smallest slack: 3.308 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<10>                                  |        3.308|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<11>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.189 ns; Smallest slack: 3.189 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<11>                                  |        3.189|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<12>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.094 ns; Smallest slack: 3.094 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<12>                                  |        3.094|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<13>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.490 ns; Smallest slack: 3.490 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<13>                                  |        3.490|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<14>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 2.887 ns; Smallest slack: 2.887 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<14>                                  |        2.887|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<15>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.087 ns; Smallest slack: 3.087 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<15>                                  |        3.087|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<0>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 1.220 ns; Smallest slack: 1.220 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<0>                                   |        1.220|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<1>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 1.220 ns; Smallest slack: 1.220 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<1>                                   |        1.220|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<2>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.532 ns; Smallest slack: 3.532 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<2>                                   |        3.532|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<3>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.532 ns; Smallest slack: 3.532 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<3>                                   |        3.532|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<4>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.532 ns; Smallest slack: 3.532 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<4>                                   |        3.532|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<5>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.532 ns; Smallest slack: 3.532 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<5>                                   |        3.532|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<6>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.757 ns; Smallest slack: 3.757 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<6>                                   |        3.757|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<7>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.757 ns; Smallest slack: 3.757 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<7>                                   |        3.757|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<8>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.757 ns; Smallest slack: 3.757 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<8>                                   |        3.757|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<9>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.757 ns; Smallest slack: 3.757 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<9>                                   |        3.757|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<10>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.983 ns; Smallest slack: 3.983 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<10>                                  |        3.983|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<11>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.983 ns; Smallest slack: 3.983 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<11>                                  |        3.983|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<12>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.757 ns; Smallest slack: 3.757 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<12>                                  |        3.757|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<13>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.757 ns; Smallest slack: 3.757 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<13>                                  |        3.757|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<14>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.757 ns; Smallest slack: 3.757 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<14>                                  |        3.757|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<15>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.763 ns; Smallest slack: 3.763 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<15>                                  |        3.763|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<16>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.763 ns; Smallest slack: 3.763 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<16>                                  |        3.763|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<17>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.763 ns; Smallest slack: 3.763 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<17>                                  |        3.763|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<18>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.763 ns; Smallest slack: 3.763 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<18>                                  |        3.763|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<19>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.535 ns; Smallest slack: 3.535 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<19>                                  |        3.535|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<20>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.535 ns; Smallest slack: 3.535 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<20>                                  |        3.535|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<21>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.535 ns; Smallest slack: 3.535 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<21>                                  |        3.535|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<22>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.535 ns; Smallest slack: 3.535 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<22>                                  |        3.535|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<23>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.305 ns; Smallest slack: 3.305 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<23>                                  |        3.305|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<24>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.305 ns; Smallest slack: 3.305 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<24>                                  |        3.305|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "flash_cs_n" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 2.402 ns; Smallest slack: 2.402 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
flash_cs_n                                     |        2.402|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "sysace_cs_n" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.408 ns; Smallest slack: 3.408 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
sysace_cs_n                                    |        3.408|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "cpld_bg_n" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 6.176 ns; Smallest slack: 6.176 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
cpld_bg_n                                      |        6.176|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "cpld_cs_n" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.715 ns; Smallest slack: 3.715 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
cpld_cs_n                                      |        3.715|        0.000|
-----------------------------------------------+-------------+-------------+


Timing summary:
---------------

Timing errors: 140  Score: 74005

Constraints cover 461905 paths, 0 nets, and 47491 connections

Design statistics:
   Minimum period:  13.946ns   (Maximum frequency:  71.705MHz)
   Maximum path delay from/to any node:   7.975ns
   Minimum input required time before clock:   9.391ns
   Minimum output required time after clock:   9.116ns


Analysis completed Tue Feb 16 14:14:06 2010 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 647 MB



