Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Dec  7 16:29:07 2021
| Host         : DESKTOP-B55N7T0 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/sigmoid_top_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_926_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 2.860ns (80.648%)  route 0.686ns (19.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/ap_clk
    DSP48_X0Y65          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      2.860     3.397 r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/P[10]
                         net (fo=2, routed)           0.686     4.083    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2_n_1
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    DSP48_X0Y63          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.261     5.214    bd_0_i/hls_inst/inst/j_reg_926_reg
  -------------------------------------------------------------------
                         required time                          5.214    
                         arrival time                          -4.083    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_926_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 2.860ns (81.346%)  route 0.656ns (18.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/ap_clk
    DSP48_X0Y65          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      2.860     3.397 r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/P[11]
                         net (fo=2, routed)           0.656     4.053    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2_n_0
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    DSP48_X0Y63          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.261     5.214    bd_0_i/hls_inst/inst/j_reg_926_reg
  -------------------------------------------------------------------
                         required time                          5.214    
                         arrival time                          -4.053    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_926_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 2.860ns (82.878%)  route 0.591ns (17.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/ap_clk
    DSP48_X0Y65          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      2.860     3.397 r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/P[5]
                         net (fo=2, routed)           0.591     3.988    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2_n_6
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    DSP48_X0Y63          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.261     5.214    bd_0_i/hls_inst/inst/j_reg_926_reg
  -------------------------------------------------------------------
                         required time                          5.214    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_926_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 2.860ns (83.046%)  route 0.584ns (16.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/ap_clk
    DSP48_X0Y65          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      2.860     3.397 r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/P[6]
                         net (fo=2, routed)           0.584     3.981    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2_n_5
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    DSP48_X0Y63          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.261     5.214    bd_0_i/hls_inst/inst/j_reg_926_reg
  -------------------------------------------------------------------
                         required time                          5.214    
                         arrival time                          -3.981    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_926_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 2.860ns (84.209%)  route 0.536ns (15.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/ap_clk
    DSP48_X0Y65          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      2.860     3.397 r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/P[4]
                         net (fo=2, routed)           0.536     3.933    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2_n_7
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    DSP48_X0Y63          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.261     5.214    bd_0_i/hls_inst/inst/j_reg_926_reg
  -------------------------------------------------------------------
                         required time                          5.214    
                         arrival time                          -3.933    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_926_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 2.860ns (84.209%)  route 0.536ns (15.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/ap_clk
    DSP48_X0Y65          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      2.860     3.397 r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/P[7]
                         net (fo=2, routed)           0.536     3.933    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2_n_4
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    DSP48_X0Y63          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.261     5.214    bd_0_i/hls_inst/inst/j_reg_926_reg
  -------------------------------------------------------------------
                         required time                          5.214    
                         arrival time                          -3.933    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_926_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 2.860ns (84.209%)  route 0.536ns (15.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/ap_clk
    DSP48_X0Y65          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      2.860     3.397 r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/P[9]
                         net (fo=2, routed)           0.536     3.933    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2_n_2
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    DSP48_X0Y63          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.261     5.214    bd_0_i/hls_inst/inst/j_reg_926_reg
  -------------------------------------------------------------------
                         required time                          5.214    
                         arrival time                          -3.933    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_926_reg/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 2.860ns (84.287%)  route 0.533ns (15.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/ap_clk
    DSP48_X0Y65          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      2.860     3.397 r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/P[8]
                         net (fo=2, routed)           0.533     3.930    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2_n_3
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y63          DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    DSP48_X0Y63          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.261     5.214    bd_0_i/hls_inst/inst/j_reg_926_reg
  -------------------------------------------------------------------
                         required time                          5.214    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/r_V_2_reg_951_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.529ns (23.955%)  route 1.679ns (76.045%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y64          DSP48E1                                      r  bd_0_i/hls_inst/inst/r_V_2_reg_951_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y64          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.348     0.885 r  bd_0_i/hls_inst/inst/r_V_2_reg_951_reg/P[15]
                         net (fo=14, routed)          0.690     1.575    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/P[9]
    SLICE_X12Y161        LUT5 (Prop_lut5_I2_O)        0.047     1.622 r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg_i_12/O
                         net (fo=4, routed)           0.478     2.099    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg_i_12_n_0
    SLICE_X11Y161        LUT6 (Prop_lut6_I3_O)        0.134     2.233 r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg_i_4/O
                         net (fo=1, routed)           0.512     2.745    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/sext_ln1245_fu_755_p1[4]
    DSP48_X0Y67          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/ap_clk
    DSP48_X0Y67          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    DSP48_X0Y67          DSP48E1 (Setup_dsp48e1_CLK_D[4])
                                                     -1.159     4.316    bd_0_i/hls_inst/inst/mac_mulsub_9s_16ns_19ns_19_4_1_U6/sigmoid_top_mac_mulsub_9s_16ns_19ns_19_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          4.316    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/r_V_reg_905_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 2.860ns (85.674%)  route 0.478ns (14.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/ap_clk
    DSP48_X0Y65          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      2.860     3.397 r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/P[10]
                         net (fo=2, routed)           0.478     3.875    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2_n_1
    SLICE_X11Y160        FDRE                                         r  bd_0_i/hls_inst/inst/r_V_reg_905_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y160        FDRE                                         r  bd_0_i/hls_inst/inst/r_V_reg_905_reg[10]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X11Y160        FDRE (Setup_fdre_C_D)       -0.022     5.453    bd_0_i/hls_inst/inst/r_V_reg_905_reg[10]
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -3.875    
  -------------------------------------------------------------------
                         slack                                  1.578    




