// Seed: 3519463252
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    output wand id_3,
    input supply1 id_4,
    input wor id_5,
    input wire id_6,
    input supply1 id_7,
    input wire id_8,
    input wor id_9,
    input wire id_10,
    output wand id_11,
    input wand id_12,
    input tri id_13,
    input wand id_14,
    output wand id_15,
    output tri0 id_16,
    input wire id_17,
    output uwire id_18,
    output supply1 id_19,
    output wand id_20,
    input wor id_21,
    output tri id_22,
    input tri0 id_23,
    input tri id_24
);
  wire id_26;
  wire id_27;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    output tri0 id_2,
    input tri1 id_3,
    input wor id_4,
    output supply0 id_5
);
  assign id_5 = id_3;
  wire id_7;
  module_0(
      id_3,
      id_5,
      id_4,
      id_2,
      id_3,
      id_3,
      id_1,
      id_1,
      id_1,
      id_4,
      id_3,
      id_2,
      id_4,
      id_4,
      id_1,
      id_5,
      id_2,
      id_3,
      id_2,
      id_0,
      id_5,
      id_3,
      id_2,
      id_4,
      id_1
  );
endmodule
