/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire [16:0] _08_;
  reg [13:0] _09_;
  wire [10:0] _10_;
  wire [6:0] _11_;
  wire [30:0] _12_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [15:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire [13:0] celloutsig_0_21z;
  wire [9:0] celloutsig_0_23z;
  wire [10:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire [7:0] celloutsig_0_37z;
  wire [9:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_41z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_72z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_81z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [11:0] celloutsig_1_13z;
  wire [12:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_28z = !(celloutsig_0_25z ? celloutsig_0_3z[0] : celloutsig_0_16z[9]);
  assign celloutsig_0_34z = !(_00_ ? celloutsig_0_21z[2] : celloutsig_0_15z);
  assign celloutsig_0_5z = !(_04_ ? in_data[80] : _03_);
  assign celloutsig_0_7z = !(celloutsig_0_4z[2] ? celloutsig_0_4z[8] : celloutsig_0_2z);
  assign celloutsig_0_79z = !(celloutsig_0_56z ? celloutsig_0_24z[5] : celloutsig_0_39z);
  assign celloutsig_0_80z = !(celloutsig_0_7z ? celloutsig_0_60z[5] : celloutsig_0_38z[7]);
  assign celloutsig_0_81z = !(celloutsig_0_80z ? celloutsig_0_79z : celloutsig_0_72z[2]);
  assign celloutsig_0_8z = !(celloutsig_0_5z ? _05_ : celloutsig_0_2z);
  assign celloutsig_1_2z = !(in_data[105] ? in_data[140] : celloutsig_1_0z);
  assign celloutsig_1_6z = !(celloutsig_1_4z[2] ? celloutsig_1_0z : in_data[177]);
  assign celloutsig_0_14z = !(celloutsig_0_5z ? celloutsig_0_4z[10] : _06_);
  assign celloutsig_0_25z = !(celloutsig_0_6z ? celloutsig_0_14z : _07_);
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _09_ <= 14'h0000;
    else _09_ <= { in_data[171:160], celloutsig_1_2z, celloutsig_1_2z };
  reg [10:0] _26_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _26_ <= 11'h000;
    else _26_ <= { celloutsig_0_3z[2], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign { _10_[10:4], _06_, _10_[2:0] } = _26_;
  reg [5:0] _27_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _27_ <= 6'h00;
    else _27_ <= { celloutsig_1_4z[0], celloutsig_1_14z[2], celloutsig_1_15z };
  assign out_data[101:96] = _27_;
  reg [30:0] _28_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _28_ <= 31'h00000000;
    else _28_ <= { in_data[89:60], celloutsig_0_0z };
  assign { _12_[30:17], _04_, _12_[15:12], _02_, _12_[10:6], _00_, _05_, _03_, _12_[2:0] } = _28_;
  reg [6:0] _29_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _29_ <= 7'h00;
    else _29_ <= { _10_[10], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_2z };
  assign { _11_[6:2], _01_, _11_[0] } = _29_;
  reg [5:0] _30_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _30_ <= 6'h00;
    else _30_ <= { celloutsig_0_16z[7:3], celloutsig_0_5z };
  assign { _08_[5:1], _07_ } = _30_;
  assign celloutsig_0_0z = in_data[85:68] && in_data[64:47];
  assign celloutsig_0_27z = celloutsig_0_16z[15:1] && in_data[44:30];
  assign celloutsig_0_30z = in_data[71:66] && { _10_[5:4], _06_, _10_[2:0] };
  assign celloutsig_1_1z = in_data[127:124] && { in_data[105:103], celloutsig_1_0z };
  assign celloutsig_1_10z = celloutsig_1_7z[3:1] && { _09_[7:6], celloutsig_1_0z };
  assign celloutsig_0_15z = { _11_[6:2], celloutsig_0_10z } && { _10_[9:5], celloutsig_0_0z };
  assign celloutsig_0_17z = celloutsig_0_16z[13:7] && celloutsig_0_16z[14:8];
  assign celloutsig_0_2z = { _12_[27:24], celloutsig_0_0z, celloutsig_0_0z } && { _12_[27:24], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_37z = { celloutsig_0_24z[10], celloutsig_0_6z, _08_[5:1], _07_ } <<< { celloutsig_0_23z[7:1], celloutsig_0_8z };
  assign celloutsig_0_38z = { celloutsig_0_3z[2], celloutsig_0_18z, _08_[5:1], _07_, celloutsig_0_28z, celloutsig_0_28z } <<< { celloutsig_0_21z[12:6], celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_28z };
  assign celloutsig_0_41z = { celloutsig_0_37z[3:2], celloutsig_0_30z } <<< celloutsig_0_24z[5:3];
  assign celloutsig_0_4z = { in_data[68:58], celloutsig_0_0z, celloutsig_0_2z } <<< { in_data[26:20], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_60z = { celloutsig_0_24z[10:5], celloutsig_0_57z } <<< { _08_[5:1], celloutsig_0_14z, celloutsig_0_34z };
  assign celloutsig_0_72z = { celloutsig_0_24z[8:7], celloutsig_0_5z } <<< celloutsig_0_60z[2:0];
  assign celloutsig_1_4z = { in_data[114], celloutsig_1_0z, celloutsig_1_0z } <<< { _09_[10:9], celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_4z[0], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z } <<< celloutsig_1_5z[8:5];
  assign celloutsig_1_9z = { _09_[4:1], celloutsig_1_8z, celloutsig_1_8z } <<< { in_data[118:110], celloutsig_1_0z };
  assign celloutsig_0_23z = celloutsig_0_4z[9:0] <<< { celloutsig_0_3z, _11_[6:2], _01_, _11_[0] };
  assign celloutsig_0_24z = { celloutsig_0_21z[13:4], celloutsig_0_5z } <<< { _10_[6:4], _06_, _10_[2], _08_[5:1], _07_ };
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z } ^ _12_[15:13];
  assign celloutsig_1_5z = _09_[12:0] ^ { celloutsig_1_4z[2:1], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_8z = _09_[10:8] ^ in_data[164:162];
  assign celloutsig_1_15z = { in_data[102:101], celloutsig_1_1z, celloutsig_1_2z } ^ celloutsig_1_14z[7:4];
  assign celloutsig_1_18z = { celloutsig_1_7z[2:1], celloutsig_1_1z } ^ { celloutsig_1_9z[6:5], celloutsig_1_6z };
  assign celloutsig_0_16z = { celloutsig_0_3z[2:1], celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_2z, _10_[10:4], _06_, _10_[2:0] } ^ { celloutsig_0_3z[1:0], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_19z = _12_[29:19] ^ { _12_[24:17], _04_, _12_[15:14] };
  assign celloutsig_0_21z = { celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_7z } ^ { celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_13z, _10_[10:4], _06_, _10_[2:0] };
  assign celloutsig_0_31z = ~((celloutsig_0_10z & celloutsig_0_27z) | celloutsig_0_10z);
  assign celloutsig_0_39z = ~((celloutsig_0_5z & celloutsig_0_31z) | celloutsig_0_19z[1]);
  assign celloutsig_0_56z = ~((celloutsig_0_41z[2] & celloutsig_0_28z) | celloutsig_0_23z[5]);
  assign celloutsig_0_57z = ~((_10_[0] & celloutsig_0_4z[7]) | celloutsig_0_13z);
  assign celloutsig_0_6z = ~((in_data[9] & celloutsig_0_3z[2]) | celloutsig_0_4z[7]);
  assign celloutsig_1_0z = ~((in_data[120] & in_data[159]) | in_data[106]);
  assign celloutsig_0_10z = ~((_12_[18] & celloutsig_0_3z[0]) | celloutsig_0_2z);
  assign celloutsig_0_13z = ~((celloutsig_0_6z & celloutsig_0_6z) | celloutsig_0_2z);
  assign celloutsig_0_18z = ~((celloutsig_0_12z[4] & celloutsig_0_3z[2]) | _10_[8]);
  assign { celloutsig_0_12z[0], celloutsig_0_12z[1], celloutsig_0_12z[2], celloutsig_0_12z[8:4] } = { celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_5z, _12_[27:23] } ^ { celloutsig_0_3z[0], celloutsig_0_3z[1], celloutsig_0_3z[2], in_data[9:6], celloutsig_0_6z };
  assign { celloutsig_1_13z[5], celloutsig_1_13z[11:6], celloutsig_1_13z[2:0], celloutsig_1_13z[4] } = { celloutsig_1_10z, celloutsig_1_5z[9:4], celloutsig_1_4z, celloutsig_1_2z } ^ { celloutsig_1_4z[1], celloutsig_1_7z[1], celloutsig_1_7z, celloutsig_1_4z[2], celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_4z[0] };
  assign { celloutsig_1_14z[12], celloutsig_1_14z[5], celloutsig_1_14z[11:6], celloutsig_1_14z[2:0], celloutsig_1_14z[4] } = { celloutsig_1_0z, celloutsig_1_13z[5], celloutsig_1_13z[11:6], celloutsig_1_13z[2:0], celloutsig_1_13z[4] } ^ { celloutsig_1_5z[8], celloutsig_1_4z[2], celloutsig_1_5z[7:2], celloutsig_1_8z, celloutsig_1_4z[1] };
  assign { _08_[16:6], _08_[0] } = { celloutsig_0_12z[5:4], 1'h0, celloutsig_0_12z[2:0], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_3z, _07_ };
  assign _10_[3] = _06_;
  assign _11_[1] = _01_;
  assign { _12_[16], _12_[11], _12_[5:3] } = { _04_, _02_, _00_, _05_, _03_ };
  assign celloutsig_0_12z[3] = 1'h0;
  assign celloutsig_1_13z[3] = 1'h0;
  assign celloutsig_1_14z[3] = celloutsig_1_4z[0];
  assign { out_data[130:128], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
