pcireg_intr_enable_bit_clr	,	F_9
ate_index	,	V_32
__iomem	,	T_2
"pcireg_force_intr_set: unknown bridgetype bridge 0x%p"	,	L_9
pic	,	V_12
cp_tflush	,	V_15
p_wid_control	,	V_13
__sn_clrq_relaxed	,	F_2
p_int_status	,	V_18
"pcireg_intr_enable_bit_clr: unknown bridgetype bridge 0x%p"	,	L_6
cp_int_ate_ram	,	V_34
cp_control	,	V_10
p_wr_req_buf	,	V_31
"pcireg_int_ate_addr: unknown bridgetype bridge 0x%p"	,	L_12
p_int_addr	,	V_25
tio	,	V_9
TIOCP_HOST_INTR_ADDR	,	V_24
ret	,	V_14
val	,	V_33
bits	,	V_2
p_int_enable	,	V_20
"pcireg_intr_addr_addr_get: unknown bridgetype bridge 0x%p"	,	L_8
PIC_HOST_INTR_ADDR	,	V_26
pcireg_int_ate_set	,	F_15
panic	,	F_3
"pcireg_intr_enable_bit_set: unknown bridgetype bridge 0x%p"	,	L_7
pcireg_control_bit_set	,	F_4
cp_int_enable	,	V_19
cp_wr_req_buf	,	V_30
PCIBR_BRIDGETYPE_TIOCP	,	V_8
"pcireg_tflush_get: unknown bridgetype bridge 0x%p"	,	L_3
pcireg_intr_addr_addr_set	,	F_11
bs_base	,	V_6
PCIBR_BRIDGETYPE_PIC	,	V_11
device	,	V_29
p_wid_tflush	,	V_16
p_int_ate_ram	,	V_35
pcireg_intr_status_get	,	F_8
cp_int_addr	,	V_23
pbi_buscommon	,	V_5
"pcireg_tflush_get:Target Flush failed\n"	,	L_4
br_ptr	,	V_3
__sn_readq_relaxed	,	F_7
"pcireg_control_bit_set: unknown bridgetype bridge 0x%p"	,	L_2
pcireg_int_ate_addr	,	F_16
pcireg_intr_enable_bit_set	,	F_10
"pcireg_wrb_flush_get: unknown bridgetype bridge 0x%p"	,	L_10
p_force_pin	,	V_28
cp_int_status	,	V_17
addr	,	V_22
pcireg_tflush_get	,	F_6
int_n	,	V_21
pcireg_control_bit_clr	,	F_1
pbi_bridge_type	,	V_7
ptr	,	V_4
"pcireg_int_ate_set: unknown bridgetype bridge 0x%p"	,	L_11
u64	,	T_1
"pcireg_control_bit_clr: unknown bridgetype bridge 0x%p"	,	L_1
cp_force_pin	,	V_27
pcireg_force_intr_set	,	F_12
__sn_setq_relaxed	,	F_5
writeq	,	F_13
"pcireg_intr_status_get: unknown bridgetype bridge 0x%p"	,	L_5
pcireg_wrb_flush_get	,	F_14
pcibus_info	,	V_1
