#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x6542e296af30 .scope module, "tb_RegisterFile" "tb_RegisterFile" 2 3;
 .timescale -9 -12;
v0x6542e298df70_0 .net "BusA", 63 0, L_0x6542e295b3f0;  1 drivers
v0x6542e298e050_0 .net "BusB", 63 0, L_0x6542e295d570;  1 drivers
v0x6542e298e0f0_0 .var "BusW", 63 0;
v0x6542e298e190_0 .var "Clk", 0 0;
v0x6542e298e230_0 .var "RA", 4 0;
v0x6542e298e2d0_0 .var "RB", 4 0;
v0x6542e298e3a0_0 .var "RW", 4 0;
v0x6542e298e470_0 .var "RegWr", 0 0;
v0x6542e298e540 .array "golden", 0 31, 63 0;
v0x6542e298e670_0 .var/i "r", 31 0;
v0x6542e298e710_0 .var "rand_val", 63 0;
S_0x6542e296b0c0 .scope module, "dut" "RegisterFile" 2 14, 3 1 0, S_0x6542e296af30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "BusA";
    .port_info 1 /OUTPUT 64 "BusB";
    .port_info 2 /INPUT 64 "BusW";
    .port_info 3 /INPUT 5 "RA";
    .port_info 4 /INPUT 5 "RB";
    .port_info 5 /INPUT 5 "RW";
    .port_info 6 /INPUT 1 "RegWr";
    .port_info 7 /INPUT 1 "Clk";
L_0x6542e295b3f0 .functor BUFZ 64, v0x6542e298d7f0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x6542e295d570 .functor BUFZ 64, v0x6542e298d8d0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x6542e295b510_0 .net "BusA", 63 0, L_0x6542e295b3f0;  alias, 1 drivers
v0x6542e295d690_0 .net "BusB", 63 0, L_0x6542e295d570;  alias, 1 drivers
v0x6542e298d2c0_0 .net "BusW", 63 0, v0x6542e298e0f0_0;  1 drivers
v0x6542e298d380_0 .net "Clk", 0 0, v0x6542e298e190_0;  1 drivers
v0x6542e298d440_0 .net "RA", 4 0, v0x6542e298e230_0;  1 drivers
v0x6542e298d570_0 .net "RB", 4 0, v0x6542e298e2d0_0;  1 drivers
v0x6542e298d650_0 .net "RW", 4 0, v0x6542e298e3a0_0;  1 drivers
v0x6542e298d730_0 .net "RegWr", 0 0, v0x6542e298e470_0;  1 drivers
v0x6542e298d7f0_0 .var "readA", 63 0;
v0x6542e298d8d0_0 .var "readB", 63 0;
v0x6542e298d9b0 .array "regs", 0 31, 63 0;
E_0x6542e2967e00 .event posedge, v0x6542e298d380_0;
v0x6542e298d9b0_0 .array/port v0x6542e298d9b0, 0;
v0x6542e298d9b0_1 .array/port v0x6542e298d9b0, 1;
v0x6542e298d9b0_2 .array/port v0x6542e298d9b0, 2;
E_0x6542e2968890/0 .event edge, v0x6542e298d440_0, v0x6542e298d9b0_0, v0x6542e298d9b0_1, v0x6542e298d9b0_2;
v0x6542e298d9b0_3 .array/port v0x6542e298d9b0, 3;
v0x6542e298d9b0_4 .array/port v0x6542e298d9b0, 4;
v0x6542e298d9b0_5 .array/port v0x6542e298d9b0, 5;
v0x6542e298d9b0_6 .array/port v0x6542e298d9b0, 6;
E_0x6542e2968890/1 .event edge, v0x6542e298d9b0_3, v0x6542e298d9b0_4, v0x6542e298d9b0_5, v0x6542e298d9b0_6;
v0x6542e298d9b0_7 .array/port v0x6542e298d9b0, 7;
v0x6542e298d9b0_8 .array/port v0x6542e298d9b0, 8;
v0x6542e298d9b0_9 .array/port v0x6542e298d9b0, 9;
v0x6542e298d9b0_10 .array/port v0x6542e298d9b0, 10;
E_0x6542e2968890/2 .event edge, v0x6542e298d9b0_7, v0x6542e298d9b0_8, v0x6542e298d9b0_9, v0x6542e298d9b0_10;
v0x6542e298d9b0_11 .array/port v0x6542e298d9b0, 11;
v0x6542e298d9b0_12 .array/port v0x6542e298d9b0, 12;
v0x6542e298d9b0_13 .array/port v0x6542e298d9b0, 13;
v0x6542e298d9b0_14 .array/port v0x6542e298d9b0, 14;
E_0x6542e2968890/3 .event edge, v0x6542e298d9b0_11, v0x6542e298d9b0_12, v0x6542e298d9b0_13, v0x6542e298d9b0_14;
v0x6542e298d9b0_15 .array/port v0x6542e298d9b0, 15;
v0x6542e298d9b0_16 .array/port v0x6542e298d9b0, 16;
v0x6542e298d9b0_17 .array/port v0x6542e298d9b0, 17;
v0x6542e298d9b0_18 .array/port v0x6542e298d9b0, 18;
E_0x6542e2968890/4 .event edge, v0x6542e298d9b0_15, v0x6542e298d9b0_16, v0x6542e298d9b0_17, v0x6542e298d9b0_18;
v0x6542e298d9b0_19 .array/port v0x6542e298d9b0, 19;
v0x6542e298d9b0_20 .array/port v0x6542e298d9b0, 20;
v0x6542e298d9b0_21 .array/port v0x6542e298d9b0, 21;
v0x6542e298d9b0_22 .array/port v0x6542e298d9b0, 22;
E_0x6542e2968890/5 .event edge, v0x6542e298d9b0_19, v0x6542e298d9b0_20, v0x6542e298d9b0_21, v0x6542e298d9b0_22;
v0x6542e298d9b0_23 .array/port v0x6542e298d9b0, 23;
v0x6542e298d9b0_24 .array/port v0x6542e298d9b0, 24;
v0x6542e298d9b0_25 .array/port v0x6542e298d9b0, 25;
v0x6542e298d9b0_26 .array/port v0x6542e298d9b0, 26;
E_0x6542e2968890/6 .event edge, v0x6542e298d9b0_23, v0x6542e298d9b0_24, v0x6542e298d9b0_25, v0x6542e298d9b0_26;
v0x6542e298d9b0_27 .array/port v0x6542e298d9b0, 27;
v0x6542e298d9b0_28 .array/port v0x6542e298d9b0, 28;
v0x6542e298d9b0_29 .array/port v0x6542e298d9b0, 29;
v0x6542e298d9b0_30 .array/port v0x6542e298d9b0, 30;
E_0x6542e2968890/7 .event edge, v0x6542e298d9b0_27, v0x6542e298d9b0_28, v0x6542e298d9b0_29, v0x6542e298d9b0_30;
v0x6542e298d9b0_31 .array/port v0x6542e298d9b0, 31;
E_0x6542e2968890/8 .event edge, v0x6542e298d9b0_31, v0x6542e298d570_0;
E_0x6542e2968890 .event/or E_0x6542e2968890/0, E_0x6542e2968890/1, E_0x6542e2968890/2, E_0x6542e2968890/3, E_0x6542e2968890/4, E_0x6542e2968890/5, E_0x6542e2968890/6, E_0x6542e2968890/7, E_0x6542e2968890/8;
    .scope S_0x6542e296b0c0;
T_0 ;
    %wait E_0x6542e2968890;
    %load/vec4 v0x6542e298d440_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x6542e298d7f0_0, 0, 64;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6542e298d440_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6542e298d9b0, 4;
    %store/vec4 v0x6542e298d7f0_0, 0, 64;
T_0.1 ;
    %load/vec4 v0x6542e298d570_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x6542e298d8d0_0, 0, 64;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x6542e298d570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6542e298d9b0, 4;
    %store/vec4 v0x6542e298d8d0_0, 0, 64;
T_0.3 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x6542e296b0c0;
T_1 ;
    %wait E_0x6542e2967e00;
    %load/vec4 v0x6542e298d730_0;
    %load/vec4 v0x6542e298d650_0;
    %pushi/vec4 31, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x6542e298d2c0_0;
    %load/vec4 v0x6542e298d650_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6542e298d9b0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x6542e296af30;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6542e298e190_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v0x6542e298e190_0;
    %inv;
    %store/vec4 v0x6542e298e190_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x6542e296af30;
T_3 ;
    %vpi_call 2 37 "$dumpfile", "RegisterFile_tb.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x6542e296af30 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x6542e296af30;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6542e298e670_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x6542e298e670_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x6542e298e670_0;
    %store/vec4a v0x6542e298e540, 4, 0;
    %load/vec4 v0x6542e298e670_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6542e298e670_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 2 53 "$display", "---- Testing with RegWr = 1 ----" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6542e298e470_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6542e298e670_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x6542e298e670_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %vpi_func 2 56 "$random" 32 {0 0 0};
    %pad/s 64;
    %store/vec4 v0x6542e298e710_0, 0, 64;
    %load/vec4 v0x6542e298e710_0;
    %vpi_func 2 57 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %store/vec4 v0x6542e298e710_0, 0, 64;
    %load/vec4 v0x6542e298e670_0;
    %pad/s 5;
    %store/vec4 v0x6542e298e3a0_0, 0, 5;
    %load/vec4 v0x6542e298e710_0;
    %store/vec4 v0x6542e298e0f0_0, 0, 64;
    %wait E_0x6542e2967e00;
    %load/vec4 v0x6542e298e670_0;
    %cmpi/ne 31, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x6542e298e710_0;
    %ix/getv/s 4, v0x6542e298e670_0;
    %store/vec4a v0x6542e298e540, 4, 0;
T_4.4 ;
    %load/vec4 v0x6542e298e670_0;
    %pad/s 5;
    %store/vec4 v0x6542e298e230_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v0x6542e298df70_0;
    %ix/getv/s 4, v0x6542e298e670_0;
    %load/vec4a v0x6542e298e540, 4;
    %cmp/ne;
    %jmp/0xz  T_4.6, 6;
    %vpi_call 2 73 "$display", "ERROR: Write enabled, Reg[%0d] expected %h, got %h", v0x6542e298e670_0, &A<v0x6542e298e540, v0x6542e298e670_0 >, v0x6542e298df70_0 {0 0 0};
    %vpi_call 2 75 "$stop" {0 0 0};
T_4.6 ;
    %load/vec4 v0x6542e298e670_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6542e298e670_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %vpi_call 2 81 "$display", "---- Testing with RegWr = 0 ----" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6542e298e470_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6542e298e670_0, 0, 32;
T_4.8 ;
    %load/vec4 v0x6542e298e670_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.9, 5;
    %vpi_func 2 84 "$random" 32 {0 0 0};
    %vpi_func 2 84 "$random" 32 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6542e298e710_0, 0, 64;
    %load/vec4 v0x6542e298e670_0;
    %pad/s 5;
    %store/vec4 v0x6542e298e3a0_0, 0, 5;
    %load/vec4 v0x6542e298e710_0;
    %store/vec4 v0x6542e298e0f0_0, 0, 64;
    %wait E_0x6542e2967e00;
    %load/vec4 v0x6542e298e670_0;
    %pad/s 5;
    %store/vec4 v0x6542e298e2d0_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v0x6542e298e050_0;
    %ix/getv/s 4, v0x6542e298e670_0;
    %load/vec4a v0x6542e298e540, 4;
    %cmp/ne;
    %jmp/0xz  T_4.10, 6;
    %vpi_call 2 95 "$display", "ERROR: Write disabled, Reg[%0d] expected %h, got %h", v0x6542e298e670_0, &A<v0x6542e298e540, v0x6542e298e670_0 >, v0x6542e298e050_0 {0 0 0};
    %vpi_call 2 97 "$stop" {0 0 0};
T_4.10 ;
    %load/vec4 v0x6542e298e670_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6542e298e670_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
    %vpi_call 2 101 "$display", "All randomized tests PASSED!" {0 0 0};
    %vpi_call 2 102 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RegisterFile_tb.v";
    "RegisterFile.v";
