Flow report for top
Wed Jul 29 20:12:58 2020
Quartus Prime Version 20.2.0 Build 50 06/11/2020 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Parallel Compilation
  2. Legal Notice
  3. Flow Summary
  4. Flow Settings
  5. Flow Non-Default Global Settings
  6. Flow Elapsed Time
  7. Flow OS Summary
  8. Flow Log



+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 40     ;
; Maximum allowed            ; 16     ;
+----------------------------+--------+


----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Flow Summary                                                                ;
+---------------------------------+-------------------------------------------+
; Flow Status                     ; Successful - Wed Jul 29 20:12:58 2020     ;
; Quartus Prime Version           ; 20.2.0 Build 50 06/11/2020 SC Pro Edition ;
; Revision Name                   ; top                                       ;
; Top-level Entity Name           ; top                                       ;
; Family                          ; Stratix 10                                ;
; Device                          ; 1SG280LU2F50E2VG                          ;
; Timing Models                   ; Final                                     ;
; Power Models                    ; Final                                     ;
; Device Status                   ; Final                                     ;
; Logic utilization (in ALMs)     ; 8,901 / 933,120 ( < 1 % )                 ;
; Total dedicated logic registers ; 9551                                      ;
; Total pins                      ; 9 / 1,152 ( < 1 % )                       ;
; Total block memory bits         ; 230,784 / 240,046,080 ( < 1 % )           ;
; Total RAM Blocks                ; 16 / 11,721 ( < 1 % )                     ;
; Total DSP Blocks                ; 2 / 5,760 ( < 1 % )                       ;
; Total DIB Channels              ; 0 / 75 ( 0 % )                            ;
; Total HSSI RX channels          ; 0 / 96 ( 0 % )                            ;
; Total HSSI TX channels          ; 0 / 96 ( 0 % )                            ;
; Total HSSI PCIEs                ; 0 / 4 ( 0 % )                             ;
; Total PLLs                      ; 0 / 184 ( 0 % )                           ;
+---------------------------------+-------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 07/29/2020 19:39:10 ;
; Main task         ; Compilation         ;
; Revision Name     ; top                 ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                         ;
+--------------------------+------------------------------------------------+---------------+-------------+----------------+
; Assignment Name          ; Value                                          ; Default Value ; Entity Name ; Section Id     ;
+--------------------------+------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID    ; 161345127183.159607315041673                   ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT   ; Verilog Hdl                                    ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL      ; ModelSim-Altera (Verilog)                      ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE           ; 1 ps                                           ; --            ; --          ; eda_simulation ;
; FAST_PRESERVE            ; Off                                            ; --            ; --          ; --             ;
; FITTER_EARLY_RETIMING    ; Off                                            ; On            ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP   ; 100                                            ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP   ; 0                                              ; --            ; --          ; --             ;
; MISC_FILE                ; rom/rom.cmp                                    ; --            ; --          ; --             ;
; MISC_FILE                ; rom/../rom.ip                                  ; --            ; --          ; --             ;
; MISC_FILE                ; vJTAG/vJTAG.cmp                                ; --            ; --          ; --             ;
; MISC_FILE                ; vJTAG/../vJTAG.ip                              ; --            ; --          ; --             ;
; NUM_PARALLEL_PROCESSORS  ; 16                                             ; --            ; --          ; --             ;
; OPTIMIZATION_MODE        ; Optimize Netlist for Routability               ; Balanced      ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY ; output_files                                   ; --            ; --          ; --             ;
; SLD_INFO                 ; QSYS_NAME rom HAS_SOPCINFO 1 GENERATION_ID 0   ; --            ; rom         ; --             ;
; SLD_INFO                 ; QSYS_NAME vJTAG HAS_SOPCINFO 1 GENERATION_ID 0 ; --            ; vJTAG       ; --             ;
; SOPCINFO_FILE            ; rom/rom.sopcinfo                               ; --            ; --          ; --             ;
; SOPCINFO_FILE            ; vJTAG/vJTAG.sopcinfo                           ; --            ; --          ; --             ;
; VERILOG_MACRO            ; SYNTHESIS=1                                    ; --            ; --          ; --             ;
+--------------------------+------------------------------------------------+---------------+-------------+----------------+


+---------------------------------------------------------+
; Flow Elapsed Time                                       ;
+--------------------+--------------+---------------------+
; Module Name        ; Elapsed Time ; Peak Virtual Memory ;
+--------------------+--------------+---------------------+
; Synthesis          ; 00:01:23     ; 1964 MB             ;
; Fitter             ; 00:14:57     ; 21731 MB            ;
; Timing Analyzer    ; 00:00:25     ; 6556 MB             ;
; Assembler          ; 00:01:06     ; 9877 MB             ;
; EDA Netlist Writer ; 00:00:18     ; 4550 MB             ;
; Total              ; 00:18:09     ; --                  ;
+--------------------+--------------+---------------------+


+--------------------------------------------------------------------------------------+
; Flow OS Summary                                                                      ;
+--------------------+------------------+----------------+------------+----------------+
; Module Name        ; Machine Hostname ; OS Name        ; OS Version ; Processor type ;
+--------------------+------------------+----------------+------------+----------------+
; Synthesis          ; skynetAI         ; Ubuntu 20.04.1 ; 20         ; x86_64         ;
; Fitter             ; skynetAI         ; Ubuntu 20.04.1 ; 20         ; x86_64         ;
; Timing Analyzer    ; skynetAI         ; Ubuntu 20.04.1 ; 20         ; x86_64         ;
; Assembler          ; skynetAI         ; Ubuntu 20.04.1 ; 20         ; x86_64         ;
; EDA Netlist Writer ; skynetAI         ; Ubuntu 20.04.1 ; 20         ; x86_64         ;
+--------------------+------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_syn --read_settings_files=on --write_settings_files=off top -c top
quartus_fit --read_settings_files=on --write_settings_files=off top -c top
quartus_sta top -c top --mode=finalize
quartus_asm --read_settings_files=on --write_settings_files=off top -c top
quartus_eda --read_settings_files=on --write_settings_files=off top -c top



