<p>
    [1] J. Deng and H.-S. P. Wong, "A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application Part I: Model of the Intrinsic Channel Region," IEEE Transactions on Electron Devices, vol. 54, pp. 3186-3194,
    2007.
    <a href="http://dx.doi.org/10.1109/TED.2007.909030" target="_blank">(link)</a>
    <br> [2] J. Deng, H.-S. P. Wong, “A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application - Part II: Full Device Model and Circuit Performance Benchmarking,” IEEE Trans. Electron Devices, vol. 54,
    pp. 3195-3205, 2007.
    <a href="http://dx.doi.org/10.1109/TED.2007.909043" target="_blank">(link)</a>
    <br> [3] J. Deng and H.-S. P. Wong, "Modeling and Analysis of Planar Gate Capacitance for 1-D FET with Multiple Cylindrical Conducting Channels", IEEE Transactions on Electron Devices, vol. 54, pp. 2377-2385, 2007.
    <a href="http://dx.doi.org/10.1109/TED.2007.902047" target="_blank">(link)</a>

    <h4>Examples of analyses using the Stanford CNFET SPICE Model</h4>
    <br> [4] N. Patil, J. Deng, S. Mitra and H.-S. P. Wong, "Circuit-Level Performance Benchmarking and Scalability Analysis of Carbon Nanotube Transistor Circuits," IEEE Transactions on Nanotechnology, vol.8, no.1, pp.37-45, Jan. 2009.
    <a href="http://dx.doi.org/10.1109/TNANO.2008.2006903" target="_blank">(link)</a>
    <br> [5] J. Zhang, A. Lin, N. Patil, H. Wei, L. Wei, H.-S.P. Wong, and S. Mitra, "Carbon Nanotube Robust Digital VLSI," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.31, no.4, pp.453-471, April 2012.
    <a href="http://dx.doi.org/10.1109/TCAD.2012.2187527" target="_blank">(link)</a>
    <br>
</p>
