// Seed: 3309665506
module module_0 (
    output tri0 id_0,
    input wand id_1,
    input tri1 id_2,
    input wire module_0,
    output supply1 id_4,
    input supply1 id_5,
    input wor id_6,
    input tri id_7,
    output supply0 id_8,
    input tri0 id_9,
    input supply0 id_10,
    output supply1 id_11,
    output tri0 id_12
    , id_17,
    input wand id_13,
    output wire id_14,
    input tri id_15
);
  wire id_18;
  assign {id_9, 1} = id_17 ? 1 : 1'h0;
  wire id_19;
endmodule
module module_1 (
    output uwire id_0,
    output wire id_1,
    input uwire id_2,
    input uwire id_3,
    input uwire id_4,
    input uwire id_5,
    input supply0 id_6,
    input wand id_7,
    input tri id_8,
    input wire id_9,
    output wand id_10,
    input wand id_11,
    input uwire id_12,
    output wand id_13
);
  assign id_13 = 1'b0;
  module_0(
      id_0,
      id_4,
      id_6,
      id_9,
      id_13,
      id_9,
      id_6,
      id_5,
      id_10,
      id_2,
      id_12,
      id_0,
      id_13,
      id_3,
      id_0,
      id_4
  );
endmodule
