Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /usr/local.nfs/pas/sw/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 518d5e11f5c042ec85026e2326fd2411 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot sim_run_length_encoder_behav xil_defaultlib.sim_run_length_encoder -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.run_length_encoder [run_length_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_run_length_encoder
Built simulation snapshot sim_run_length_encoder_behav
