INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14435/Desktop/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2
INFO: [VRFC 10-311] analyzing module MUX_4
INFO: [VRFC 10-311] analyzing module MUX_16
INFO: [VRFC 10-311] analyzing module MUX_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14435/Desktop/ECE385/Lab5/Lab5/Lab5.srcs/sources_1/new/Register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14435/Desktop/ECE385/Lab5/lab5_provided_sp24/srcs/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14435/Desktop/ECE385/Lab5/lab5_provided_sp24/srcs/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14435/Desktop/ECE385/Lab5/lab5_provided_sp24/srcs/cpu_to_io.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_to_io
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14435/Desktop/ECE385/Lab5/lab5_provided_sp24/srcs/hex_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_driver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14435/Desktop/ECE385/Lab5/lab5_provided_sp24/srcs/instantiate_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instantiate_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14435/Desktop/ECE385/Lab5/lab5_provided_sp24/srcs/load_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14435/Desktop/ECE385/Lab5/lab5_provided_sp24/srcs/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14435/Desktop/ECE385/Lab5/lab5_provided_sp24/srcs/processor_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14435/Desktop/ECE385/Lab5/lab5_provided_sp24/srcs/slc3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slc3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14435/Desktop/ECE385/Lab5/lab5_provided_sp24/srcs/sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_debounce
INFO: [VRFC 10-311] analyzing module sync_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14435/Desktop/ECE385/Lab5/lab5_provided_sp24/srcs/test_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/14435/Desktop/ECE385/Lab5/Lab5/Lab5.srcs/sim_1/new/week1test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module week1test
