RISC-V
======

A Free and Open RISC Instruction Set Architecture.


Resources
---------

 - [RISC-V](https://riscv.org/)
 - [RISC-V Specifications](https://riscv.org/specifications/)

 - [Forth.gr](https://riscv.ics.forth.gr/)
 - [QEMU](https://wiki.qemu.org/Documentation/Platforms/RISCV)
 - [Debian](https://wiki.debian.org/RISC-V)

 - [HiFive Unleashed](https://www.sifive.com/boards/hifive-unleashed)


Projects
--------
 - [Adventures of OS: Making a RISC-V OS using Rust](http://osblog.stephenmarz.com/)
 - [Risc-V and Rust](https://github.com/takahirox/riscv-rust):
   A RISC-V emulator written in Rust and compiled into Webassembly.
   Plenty of resources and information.


Boards
------

 - Microchip's PolarFire SoC Icicle kit (includes 4 RISC-V cores)
