
**** 11/25/20 22:23:36 *********** Evaluation PSpice (Nov 1999) **************

 * F:\Study\2nd year\Analog electronic circuit\lab\LAB 4\6A.sch


 ****     CIRCUIT DESCRIPTION


******************************************************************************




* Schematics Version 9.1 - Web Update 1
* Thu Nov 19 00:49:57 2020



** Analysis setup **
.tran 0ns 5ms


* From [PSPICE NETLIST] section of pspiceev.ini:
.lib "nom.lib"

.INC "6A.net"

**** INCLUDING 6A.net ****
* Schematics Netlist *



D_D1         $N_0001 $N_0002 D1N4002 
X_X1         0 $N_0002 $N_0003 $N_0004 $N_0005 $N_0002 $N_0001 $N_0004 555D
+  PARAMS: MAXFREQ=3E6
R_R3         $N_0003 0  1k  
R_R1         $N_0001 $N_0004  2.9k  
R_R2         $N_0002 $N_0001  5.8k  
C_C1         0 $N_0002  0.1u  
V_V1         $N_0004 0 5
C_C2         $N_0005 0  0.01u  

**** RESUMING 6A.cir ****
.INC "6A.als"



**** INCLUDING 6A.als ****
* Schematics Aliases *

.ALIASES
D_D1            D1(1=$N_0001 2=$N_0002 )
X_X1            X1(GND=0 TRIGGER=$N_0002 OUTPUT=$N_0003 RESET=$N_0004
+  CONTROL=$N_0005 THRESHOLD=$N_0002 DISCHARGE=$N_0001 VCC=$N_0004 )
R_R3            R3(1=$N_0003 2=0 )
R_R1            R1(1=$N_0001 2=$N_0004 )
R_R2            R2(1=$N_0002 2=$N_0001 )
C_C1            C1(1=0 2=$N_0002 )
V_V1            V1(+=$N_0004 -=0 )
C_C2            C2(1=$N_0005 2=0 )
.ENDALIASES


**** RESUMING 6A.cir ****
.probe


.END


**** Generated AtoD and DtoA Interfaces ****

*
* Analog/Digital interface for node $N_0003
*
* Moving X_X1.u1:Q1 from analog node $N_0003 to new digital node $N_0003$DtoA
X$$N_0003_DtoA1
+ $N_0003$DtoA
+ $N_0003
+ $N_0004
+ 0
+ dtoa_555
+       PARAMS: DRVH=  96.4   DRVL= 104    CAPACITANCE=   0     
*
* Analog/Digital interface for node $N_0004
*
* Moving X_X1.u1:CLRBAR from analog node $N_0004 to new digital node $N_0004$AtoD
X$$N_0004_AtoD1
+ $N_0004
+ $N_0004$AtoD
+ $N_0004
+ 0
+ atod_555
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node X_X1.qb
*
* Moving X_X1.u1:QBAR1 from analog node X_X1.qb to new digital node X_X1.qb$DtoA
X$X_X1.qb_DtoA1
+ X_X1.qb$DtoA
+ X_X1.qb
+ $N_0004
+ 0
+ dtoa_555
+       PARAMS: DRVH=  96.4   DRVL= 104    CAPACITANCE=   0     
*
* Analog/Digital interface power supply subcircuits
*

X$DIGIFPWR 0 DIGIFPWR

**** 11/25/20 22:23:36 *********** Evaluation PSpice (Nov 1999) **************

 * F:\Study\2nd year\Analog electronic circuit\lab\LAB 4\6A.sch


 ****     Diode MODEL PARAMETERS


******************************************************************************




               D1N4002         
          IS   14.110000E-09 
           N    1.984        
         ISR  100.000000E-12 
         IKF   94.81         
          BV  100.1          
         IBV   10            
          RS     .03389      
          TT    4.761000E-06 
         CJO   51.170000E-12 
          VJ     .3905       
           M     .2762       


**** 11/25/20 22:23:36 *********** Evaluation PSpice (Nov 1999) **************

 * F:\Study\2nd year\Analog electronic circuit\lab\LAB 4\6A.sch


 ****     MOSFET MODEL PARAMETERS


******************************************************************************




               X_X1.nchan      
               NMOS            
       LEVEL    1            
           L  100.000000E-06 
           W  100.000000E-06 
         VTO    0            
          KP   20.000000E-06 
       GAMMA    0            
         PHI     .6          
      LAMBDA    0            
          IS   10.000000E-15 
          JS    0            
          PB     .8          
        PBSW     .8          
          CJ    0            
        CJSW    0            
        CGSO    1.000000E-12 
        CGDO    1.000000E-12 
        CGBO    1.000000E-12 
         TOX    0            
          XJ    0            
       UCRIT   10.000000E+03 
      DIOMOD    1            
         VFB    0            
        LETA    0            
        WETA    0            
          U0    0            
        TEMP    0            
         VDD    0            
       XPART    0            


**** 11/25/20 22:23:36 *********** Evaluation PSpice (Nov 1999) **************

 * F:\Study\2nd year\Analog electronic circuit\lab\LAB 4\6A.sch


 ****     Digital Input MODEL PARAMETERS


******************************************************************************




               din555          
        FILE DSO_DTOA        
      FORMAT    6            
    TIMESTEP  100.000000E-12 
      S0NAME 0               
       S0TSW  700.000000E-12 
       S0RLO  100            
       S0RHI    1.000000E+06 
      S1NAME 1               
       S1TSW  700.000000E-12 
       S1RLO    1.000000E+06 
       S1RHI  300            
      S2NAME x               
       S2TSW  700.000000E-12 
       S2RLO  200            
       S2RHI  200            
      S3NAME r               
       S3TSW  700.000000E-12 
       S3RLO  200            
       S3RHI  200            
      S4NAME f               
       S4TSW  700.000000E-12 
       S4RLO  200            
       S4RHI  200            
      S5NAME z               
       S5TSW  700.000000E-12 
       S5RLO  200.000000E+03 
       S5RHI  200.000000E+03 


**** 11/25/20 22:23:36 *********** Evaluation PSpice (Nov 1999) **************

 * F:\Study\2nd year\Analog electronic circuit\lab\LAB 4\6A.sch


 ****     Digital Output MODEL PARAMETERS


******************************************************************************




               X_X1.cmp        do555           
        FILE DSO_ATOD        DSO_ATOD        
      FORMAT    6               6            
     CHGONLY    1               1            
    TIMESTEP  100.000000E-12  100.000000E-12 
      S0NAME 0               X               
       S0VHI                    2            
       S0VLO -500                .8          
      S1NAME 1               0               
       S1VHI  500                .8          
       S1VLO                   -1.5          
      S2NAME                 R               
       S2VHI                    1.4          
       S2VLO                     .8          
      S3NAME                 R               
       S3VHI                    2            
       S3VLO                    1.3          
      S4NAME                 X               
       S4VHI                    2            
       S4VLO                     .8          
      S5NAME                 1               
       S5VHI                   50            
       S5VLO                    2            
      S6NAME                 F               
       S6VHI                    2            
       S6VLO                    1.3          
      S7NAME                 F               
       S7VHI                    1.4          
       S7VLO                     .8          


**** 11/25/20 22:23:36 *********** Evaluation PSpice (Nov 1999) **************

 * F:\Study\2nd year\Analog electronic circuit\lab\LAB 4\6A.sch


 ****     Digital Gated FF MODEL PARAMETERS


******************************************************************************




               X_X1.t_srff     
    TPDQLHMN    0            
    TPDQLHTY    0            
    TPDQLHMX    0            
    TPDQHLMN    0            
    TPDQHLTY    0            
    TPDQHLMX    0            
    TPGQLHMN    0            
    TPGQLHTY    0            
    TPGQLHMX    0            
    TPGQHLMN    0            
    TPGQHLTY    0            
    TPGQHLMX    0            
   TPPCQLHMN   48.000000E-09 
   TPPCQLHTY  120.000000E-09 
   TPPCQLHMX  192.000000E-09 
   TPPCQHLMN    0            
   TPPCQHLTY    0            
   TPPCQHLMX    0            
      TWGHMN    0            
      TWGHTY    0            
      TWGHMX    0            
     TWPCLMN    0            
     TWPCLTY    0            
     TWPCLMX    0            
     TSUDGMN    0            
     TSUDGTY    0            
     TSUDGMX    0            
   TSUPCGHMN    0            
   TSUPCGHTY    0            
   TSUPCGHMX    0            
      THDGMN    0            
      THDGTY    0            
      THDGMX    0            


**** 11/25/20 22:23:36 *********** Evaluation PSpice (Nov 1999) **************

 * F:\Study\2nd year\Analog electronic circuit\lab\LAB 4\6A.sch


 ****     Digital Delay Line MODEL PARAMETERS


******************************************************************************




               X_X1.dlymod     
       DLYMN  166.666700E-09 
       DLYTY  166.666700E-09 
       DLYMX  166.666700E-09 


**** 11/25/20 22:23:36 *********** Evaluation PSpice (Nov 1999) **************

 * F:\Study\2nd year\Analog electronic circuit\lab\LAB 4\6A.sch


 ****     Digital IO  MODEL PARAMETERS


******************************************************************************




               X_X1.io_555     io_std          io_stm          
        DRVL  104             104               0            
        DRVH   96.4            96.4             0            
       AtoD1 atod_555        AtoD_STD                        
       AtoD2 atod_555        AtoD_STD_NX                     
       AtoD3 atod_555        AtoD_STD                        
       AtoD4 atod_555        AtoD_STD_NX                     
       DtoA1 dtoa_555        DtoA_STD        DtoA_STM        
       DtoA2 dtoa_555        DtoA_STD        DtoA_STM        
       DtoA3 dtoa_555        DtoA_STD        DtoA_STM        
       DtoA4 dtoa_555        DtoA_STD        DtoA_STM        
      TSWHL1                    1.373000E-09                 
      TSWHL2                    1.346000E-09                 
      TSWHL3                    1.511000E-09                 
      TSWHL4                    1.487000E-09                 
      TSWLH1                    3.382000E-09                 
      TSWLH2                    3.424000E-09                 
      TSWLH3                    3.517000E-09                 
      TSWLH4                    3.564000E-09                 
       TPWRT  100.000000E+03  100.000000E+03  100.000000E+03 


**** 11/25/20 22:23:36 *********** Evaluation PSpice (Nov 1999) **************

 * F:\Study\2nd year\Analog electronic circuit\lab\LAB 4\6A.sch


 ****     INITIAL TRANSIENT SOLUTION       TEMPERATURE =   27.000 DEG C


******************************************************************************



 NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE


($G_DGND)    0.0000                   ($G_DPWR)    5.0000                       

($N_0001)    5.0000                   ($N_0002)    5.0000                       

($N_0003)    3.8453                   ($N_0004)    5.0000                       

($N_0005)    3.3333                   (X_X1.qb) 500.0E-06                       

(X_X1.botm)    1.6667                 



 DGTL NODE : STATE  DGTL NODE : STATE  DGTL NODE : STATE  DGTL NODE : STATE


($N_0003$DtoA) : 1                    ($N_0004$AtoD) : 1                        

(  X_X1.r) : 1     ( X_X1.sd) : 0     ( X_X1.rd) : 1     (X_X1.strt) : 0        

(  X_X1.s) : 0     ( X_X1.hi) : 1     (X_X1.qb$DtoA) : 0                    




    VOLTAGE SOURCE CURRENTS
    NAME         CURRENT

    V_V1        -3.982E-03
    X$DIGIFPWR.VDPWR  -5.000E-06
    X$DIGIFPWR.VDGND  -5.000E-06

    TOTAL POWER DISSIPATION   1.99E-02  WATTS



          JOB CONCLUDED

          TOTAL JOB TIME             .06
