/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Rec1 */
#define Rec1__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Rec1__0__MASK 0x40u
#define Rec1__0__PC CYREG_PRT0_PC6
#define Rec1__0__PORT 0u
#define Rec1__0__SHIFT 6u
#define Rec1__AG CYREG_PRT0_AG
#define Rec1__AMUX CYREG_PRT0_AMUX
#define Rec1__BIE CYREG_PRT0_BIE
#define Rec1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Rec1__BYP CYREG_PRT0_BYP
#define Rec1__CTL CYREG_PRT0_CTL
#define Rec1__DM0 CYREG_PRT0_DM0
#define Rec1__DM1 CYREG_PRT0_DM1
#define Rec1__DM2 CYREG_PRT0_DM2
#define Rec1__DR CYREG_PRT0_DR
#define Rec1__INP_DIS CYREG_PRT0_INP_DIS
#define Rec1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Rec1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Rec1__LCD_EN CYREG_PRT0_LCD_EN
#define Rec1__MASK 0x40u
#define Rec1__PORT 0u
#define Rec1__PRT CYREG_PRT0_PRT
#define Rec1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Rec1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Rec1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Rec1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Rec1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Rec1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Rec1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Rec1__PS CYREG_PRT0_PS
#define Rec1__SHIFT 6u
#define Rec1__SLW CYREG_PRT0_SLW

/* Rec2 */
#define Rec2__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Rec2__0__MASK 0x80u
#define Rec2__0__PC CYREG_PRT0_PC7
#define Rec2__0__PORT 0u
#define Rec2__0__SHIFT 7u
#define Rec2__AG CYREG_PRT0_AG
#define Rec2__AMUX CYREG_PRT0_AMUX
#define Rec2__BIE CYREG_PRT0_BIE
#define Rec2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Rec2__BYP CYREG_PRT0_BYP
#define Rec2__CTL CYREG_PRT0_CTL
#define Rec2__DM0 CYREG_PRT0_DM0
#define Rec2__DM1 CYREG_PRT0_DM1
#define Rec2__DM2 CYREG_PRT0_DM2
#define Rec2__DR CYREG_PRT0_DR
#define Rec2__INP_DIS CYREG_PRT0_INP_DIS
#define Rec2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Rec2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Rec2__LCD_EN CYREG_PRT0_LCD_EN
#define Rec2__MASK 0x80u
#define Rec2__PORT 0u
#define Rec2__PRT CYREG_PRT0_PRT
#define Rec2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Rec2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Rec2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Rec2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Rec2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Rec2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Rec2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Rec2__PS CYREG_PRT0_PS
#define Rec2__SHIFT 7u
#define Rec2__SLW CYREG_PRT0_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* Dis_A */
#define Dis_A__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Dis_A__0__MASK 0x04u
#define Dis_A__0__PC CYREG_PRT2_PC2
#define Dis_A__0__PORT 2u
#define Dis_A__0__SHIFT 2u
#define Dis_A__AG CYREG_PRT2_AG
#define Dis_A__AMUX CYREG_PRT2_AMUX
#define Dis_A__BIE CYREG_PRT2_BIE
#define Dis_A__BIT_MASK CYREG_PRT2_BIT_MASK
#define Dis_A__BYP CYREG_PRT2_BYP
#define Dis_A__CTL CYREG_PRT2_CTL
#define Dis_A__DM0 CYREG_PRT2_DM0
#define Dis_A__DM1 CYREG_PRT2_DM1
#define Dis_A__DM2 CYREG_PRT2_DM2
#define Dis_A__DR CYREG_PRT2_DR
#define Dis_A__INP_DIS CYREG_PRT2_INP_DIS
#define Dis_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Dis_A__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Dis_A__LCD_EN CYREG_PRT2_LCD_EN
#define Dis_A__MASK 0x04u
#define Dis_A__PORT 2u
#define Dis_A__PRT CYREG_PRT2_PRT
#define Dis_A__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Dis_A__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Dis_A__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Dis_A__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Dis_A__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Dis_A__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Dis_A__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Dis_A__PS CYREG_PRT2_PS
#define Dis_A__SHIFT 2u
#define Dis_A__SLW CYREG_PRT2_SLW

/* Dis_B */
#define Dis_B__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Dis_B__0__MASK 0x01u
#define Dis_B__0__PC CYREG_PRT2_PC0
#define Dis_B__0__PORT 2u
#define Dis_B__0__SHIFT 0u
#define Dis_B__AG CYREG_PRT2_AG
#define Dis_B__AMUX CYREG_PRT2_AMUX
#define Dis_B__BIE CYREG_PRT2_BIE
#define Dis_B__BIT_MASK CYREG_PRT2_BIT_MASK
#define Dis_B__BYP CYREG_PRT2_BYP
#define Dis_B__CTL CYREG_PRT2_CTL
#define Dis_B__DM0 CYREG_PRT2_DM0
#define Dis_B__DM1 CYREG_PRT2_DM1
#define Dis_B__DM2 CYREG_PRT2_DM2
#define Dis_B__DR CYREG_PRT2_DR
#define Dis_B__INP_DIS CYREG_PRT2_INP_DIS
#define Dis_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Dis_B__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Dis_B__LCD_EN CYREG_PRT2_LCD_EN
#define Dis_B__MASK 0x01u
#define Dis_B__PORT 2u
#define Dis_B__PRT CYREG_PRT2_PRT
#define Dis_B__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Dis_B__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Dis_B__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Dis_B__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Dis_B__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Dis_B__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Dis_B__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Dis_B__PS CYREG_PRT2_PS
#define Dis_B__SHIFT 0u
#define Dis_B__SLW CYREG_PRT2_SLW

/* Dis_C */
#define Dis_C__0__INTTYPE CYREG_PICU2_INTTYPE4
#define Dis_C__0__MASK 0x10u
#define Dis_C__0__PC CYREG_PRT2_PC4
#define Dis_C__0__PORT 2u
#define Dis_C__0__SHIFT 4u
#define Dis_C__AG CYREG_PRT2_AG
#define Dis_C__AMUX CYREG_PRT2_AMUX
#define Dis_C__BIE CYREG_PRT2_BIE
#define Dis_C__BIT_MASK CYREG_PRT2_BIT_MASK
#define Dis_C__BYP CYREG_PRT2_BYP
#define Dis_C__CTL CYREG_PRT2_CTL
#define Dis_C__DM0 CYREG_PRT2_DM0
#define Dis_C__DM1 CYREG_PRT2_DM1
#define Dis_C__DM2 CYREG_PRT2_DM2
#define Dis_C__DR CYREG_PRT2_DR
#define Dis_C__INP_DIS CYREG_PRT2_INP_DIS
#define Dis_C__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Dis_C__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Dis_C__LCD_EN CYREG_PRT2_LCD_EN
#define Dis_C__MASK 0x10u
#define Dis_C__PORT 2u
#define Dis_C__PRT CYREG_PRT2_PRT
#define Dis_C__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Dis_C__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Dis_C__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Dis_C__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Dis_C__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Dis_C__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Dis_C__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Dis_C__PS CYREG_PRT2_PS
#define Dis_C__SHIFT 4u
#define Dis_C__SLW CYREG_PRT2_SLW

/* Dis_D */
#define Dis_D__0__INTTYPE CYREG_PICU2_INTTYPE6
#define Dis_D__0__MASK 0x40u
#define Dis_D__0__PC CYREG_PRT2_PC6
#define Dis_D__0__PORT 2u
#define Dis_D__0__SHIFT 6u
#define Dis_D__AG CYREG_PRT2_AG
#define Dis_D__AMUX CYREG_PRT2_AMUX
#define Dis_D__BIE CYREG_PRT2_BIE
#define Dis_D__BIT_MASK CYREG_PRT2_BIT_MASK
#define Dis_D__BYP CYREG_PRT2_BYP
#define Dis_D__CTL CYREG_PRT2_CTL
#define Dis_D__DM0 CYREG_PRT2_DM0
#define Dis_D__DM1 CYREG_PRT2_DM1
#define Dis_D__DM2 CYREG_PRT2_DM2
#define Dis_D__DR CYREG_PRT2_DR
#define Dis_D__INP_DIS CYREG_PRT2_INP_DIS
#define Dis_D__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Dis_D__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Dis_D__LCD_EN CYREG_PRT2_LCD_EN
#define Dis_D__MASK 0x40u
#define Dis_D__PORT 2u
#define Dis_D__PRT CYREG_PRT2_PRT
#define Dis_D__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Dis_D__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Dis_D__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Dis_D__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Dis_D__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Dis_D__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Dis_D__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Dis_D__PS CYREG_PRT2_PS
#define Dis_D__SHIFT 6u
#define Dis_D__SLW CYREG_PRT2_SLW

/* Dis_E */
#define Dis_E__0__INTTYPE CYREG_PICU2_INTTYPE7
#define Dis_E__0__MASK 0x80u
#define Dis_E__0__PC CYREG_PRT2_PC7
#define Dis_E__0__PORT 2u
#define Dis_E__0__SHIFT 7u
#define Dis_E__AG CYREG_PRT2_AG
#define Dis_E__AMUX CYREG_PRT2_AMUX
#define Dis_E__BIE CYREG_PRT2_BIE
#define Dis_E__BIT_MASK CYREG_PRT2_BIT_MASK
#define Dis_E__BYP CYREG_PRT2_BYP
#define Dis_E__CTL CYREG_PRT2_CTL
#define Dis_E__DM0 CYREG_PRT2_DM0
#define Dis_E__DM1 CYREG_PRT2_DM1
#define Dis_E__DM2 CYREG_PRT2_DM2
#define Dis_E__DR CYREG_PRT2_DR
#define Dis_E__INP_DIS CYREG_PRT2_INP_DIS
#define Dis_E__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Dis_E__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Dis_E__LCD_EN CYREG_PRT2_LCD_EN
#define Dis_E__MASK 0x80u
#define Dis_E__PORT 2u
#define Dis_E__PRT CYREG_PRT2_PRT
#define Dis_E__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Dis_E__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Dis_E__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Dis_E__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Dis_E__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Dis_E__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Dis_E__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Dis_E__PS CYREG_PRT2_PS
#define Dis_E__SHIFT 7u
#define Dis_E__SLW CYREG_PRT2_SLW

/* Dis_F */
#define Dis_F__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Dis_F__0__MASK 0x02u
#define Dis_F__0__PC CYREG_PRT2_PC1
#define Dis_F__0__PORT 2u
#define Dis_F__0__SHIFT 1u
#define Dis_F__AG CYREG_PRT2_AG
#define Dis_F__AMUX CYREG_PRT2_AMUX
#define Dis_F__BIE CYREG_PRT2_BIE
#define Dis_F__BIT_MASK CYREG_PRT2_BIT_MASK
#define Dis_F__BYP CYREG_PRT2_BYP
#define Dis_F__CTL CYREG_PRT2_CTL
#define Dis_F__DM0 CYREG_PRT2_DM0
#define Dis_F__DM1 CYREG_PRT2_DM1
#define Dis_F__DM2 CYREG_PRT2_DM2
#define Dis_F__DR CYREG_PRT2_DR
#define Dis_F__INP_DIS CYREG_PRT2_INP_DIS
#define Dis_F__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Dis_F__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Dis_F__LCD_EN CYREG_PRT2_LCD_EN
#define Dis_F__MASK 0x02u
#define Dis_F__PORT 2u
#define Dis_F__PRT CYREG_PRT2_PRT
#define Dis_F__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Dis_F__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Dis_F__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Dis_F__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Dis_F__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Dis_F__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Dis_F__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Dis_F__PS CYREG_PRT2_PS
#define Dis_F__SHIFT 1u
#define Dis_F__SLW CYREG_PRT2_SLW

/* Dis_G */
#define Dis_G__0__INTTYPE CYREG_PICU2_INTTYPE3
#define Dis_G__0__MASK 0x08u
#define Dis_G__0__PC CYREG_PRT2_PC3
#define Dis_G__0__PORT 2u
#define Dis_G__0__SHIFT 3u
#define Dis_G__AG CYREG_PRT2_AG
#define Dis_G__AMUX CYREG_PRT2_AMUX
#define Dis_G__BIE CYREG_PRT2_BIE
#define Dis_G__BIT_MASK CYREG_PRT2_BIT_MASK
#define Dis_G__BYP CYREG_PRT2_BYP
#define Dis_G__CTL CYREG_PRT2_CTL
#define Dis_G__DM0 CYREG_PRT2_DM0
#define Dis_G__DM1 CYREG_PRT2_DM1
#define Dis_G__DM2 CYREG_PRT2_DM2
#define Dis_G__DR CYREG_PRT2_DR
#define Dis_G__INP_DIS CYREG_PRT2_INP_DIS
#define Dis_G__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Dis_G__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Dis_G__LCD_EN CYREG_PRT2_LCD_EN
#define Dis_G__MASK 0x08u
#define Dis_G__PORT 2u
#define Dis_G__PRT CYREG_PRT2_PRT
#define Dis_G__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Dis_G__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Dis_G__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Dis_G__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Dis_G__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Dis_G__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Dis_G__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Dis_G__PS CYREG_PRT2_PS
#define Dis_G__SHIFT 3u
#define Dis_G__SLW CYREG_PRT2_SLW

/* PGA_1 */
#define PGA_1_SC__BST CYREG_SC2_BST
#define PGA_1_SC__CLK CYREG_SC2_CLK
#define PGA_1_SC__CMPINV CYREG_SC_CMPINV
#define PGA_1_SC__CMPINV_MASK 0x04u
#define PGA_1_SC__CPTR CYREG_SC_CPTR
#define PGA_1_SC__CPTR_MASK 0x04u
#define PGA_1_SC__CR0 CYREG_SC2_CR0
#define PGA_1_SC__CR1 CYREG_SC2_CR1
#define PGA_1_SC__CR2 CYREG_SC2_CR2
#define PGA_1_SC__MSK CYREG_SC_MSK
#define PGA_1_SC__MSK_MASK 0x04u
#define PGA_1_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_1_SC__PM_ACT_MSK 0x04u
#define PGA_1_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_1_SC__PM_STBY_MSK 0x04u
#define PGA_1_SC__SR CYREG_SC_SR
#define PGA_1_SC__SR_MASK 0x04u
#define PGA_1_SC__SW0 CYREG_SC2_SW0
#define PGA_1_SC__SW10 CYREG_SC2_SW10
#define PGA_1_SC__SW2 CYREG_SC2_SW2
#define PGA_1_SC__SW3 CYREG_SC2_SW3
#define PGA_1_SC__SW4 CYREG_SC2_SW4
#define PGA_1_SC__SW6 CYREG_SC2_SW6
#define PGA_1_SC__SW7 CYREG_SC2_SW7
#define PGA_1_SC__SW8 CYREG_SC2_SW8
#define PGA_1_SC__WRK1 CYREG_SC_WRK1
#define PGA_1_SC__WRK1_MASK 0x04u

/* isr_6 */
#define isr_6__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_6__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_6__INTC_MASK 0x01u
#define isr_6__INTC_NUMBER 0u
#define isr_6__INTC_PRIOR_NUM 7u
#define isr_6__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_6__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_6__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Buzzer */
#define Buzzer__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Buzzer__0__MASK 0x08u
#define Buzzer__0__PC CYREG_PRT3_PC3
#define Buzzer__0__PORT 3u
#define Buzzer__0__SHIFT 3u
#define Buzzer__AG CYREG_PRT3_AG
#define Buzzer__AMUX CYREG_PRT3_AMUX
#define Buzzer__BIE CYREG_PRT3_BIE
#define Buzzer__BIT_MASK CYREG_PRT3_BIT_MASK
#define Buzzer__BYP CYREG_PRT3_BYP
#define Buzzer__CTL CYREG_PRT3_CTL
#define Buzzer__DM0 CYREG_PRT3_DM0
#define Buzzer__DM1 CYREG_PRT3_DM1
#define Buzzer__DM2 CYREG_PRT3_DM2
#define Buzzer__DR CYREG_PRT3_DR
#define Buzzer__INP_DIS CYREG_PRT3_INP_DIS
#define Buzzer__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Buzzer__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Buzzer__LCD_EN CYREG_PRT3_LCD_EN
#define Buzzer__MASK 0x08u
#define Buzzer__PORT 3u
#define Buzzer__PRT CYREG_PRT3_PRT
#define Buzzer__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Buzzer__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Buzzer__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Buzzer__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Buzzer__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Buzzer__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Buzzer__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Buzzer__PS CYREG_PRT3_PS
#define Buzzer__SHIFT 3u
#define Buzzer__SLW CYREG_PRT3_SLW

/* Comp_1 */
#define Comp_1_ctComp__CLK CYREG_CMP3_CLK
#define Comp_1_ctComp__CMP_MASK 0x08u
#define Comp_1_ctComp__CMP_NUMBER 3u
#define Comp_1_ctComp__CR CYREG_CMP3_CR
#define Comp_1_ctComp__LUT__CR CYREG_LUT3_CR
#define Comp_1_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_1_ctComp__LUT__MSK_MASK 0x08u
#define Comp_1_ctComp__LUT__MSK_SHIFT 3u
#define Comp_1_ctComp__LUT__MX CYREG_LUT3_MX
#define Comp_1_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_1_ctComp__LUT__SR_MASK 0x08u
#define Comp_1_ctComp__LUT__SR_SHIFT 3u
#define Comp_1_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_1_ctComp__PM_ACT_MSK 0x08u
#define Comp_1_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_1_ctComp__PM_STBY_MSK 0x08u
#define Comp_1_ctComp__SW0 CYREG_CMP3_SW0
#define Comp_1_ctComp__SW2 CYREG_CMP3_SW2
#define Comp_1_ctComp__SW3 CYREG_CMP3_SW3
#define Comp_1_ctComp__SW4 CYREG_CMP3_SW4
#define Comp_1_ctComp__SW6 CYREG_CMP3_SW6
#define Comp_1_ctComp__TR0 CYREG_CMP3_TR0
#define Comp_1_ctComp__TR1 CYREG_CMP3_TR1
#define Comp_1_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP3_TR0
#define Comp_1_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
#define Comp_1_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP3_TR1
#define Comp_1_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
#define Comp_1_ctComp__WRK CYREG_CMP_WRK
#define Comp_1_ctComp__WRK_MASK 0x08u
#define Comp_1_ctComp__WRK_SHIFT 3u

/* Dis_D1 */
#define Dis_D1__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Dis_D1__0__MASK 0x80u
#define Dis_D1__0__PC CYREG_PRT1_PC7
#define Dis_D1__0__PORT 1u
#define Dis_D1__0__SHIFT 7u
#define Dis_D1__AG CYREG_PRT1_AG
#define Dis_D1__AMUX CYREG_PRT1_AMUX
#define Dis_D1__BIE CYREG_PRT1_BIE
#define Dis_D1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Dis_D1__BYP CYREG_PRT1_BYP
#define Dis_D1__CTL CYREG_PRT1_CTL
#define Dis_D1__DM0 CYREG_PRT1_DM0
#define Dis_D1__DM1 CYREG_PRT1_DM1
#define Dis_D1__DM2 CYREG_PRT1_DM2
#define Dis_D1__DR CYREG_PRT1_DR
#define Dis_D1__INP_DIS CYREG_PRT1_INP_DIS
#define Dis_D1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Dis_D1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Dis_D1__LCD_EN CYREG_PRT1_LCD_EN
#define Dis_D1__MASK 0x80u
#define Dis_D1__PORT 1u
#define Dis_D1__PRT CYREG_PRT1_PRT
#define Dis_D1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Dis_D1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Dis_D1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Dis_D1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Dis_D1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Dis_D1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Dis_D1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Dis_D1__PS CYREG_PRT1_PS
#define Dis_D1__SHIFT 7u
#define Dis_D1__SLW CYREG_PRT1_SLW

/* Dis_D2 */
#define Dis_D2__0__INTTYPE CYREG_PICU1_INTTYPE5
#define Dis_D2__0__MASK 0x20u
#define Dis_D2__0__PC CYREG_PRT1_PC5
#define Dis_D2__0__PORT 1u
#define Dis_D2__0__SHIFT 5u
#define Dis_D2__AG CYREG_PRT1_AG
#define Dis_D2__AMUX CYREG_PRT1_AMUX
#define Dis_D2__BIE CYREG_PRT1_BIE
#define Dis_D2__BIT_MASK CYREG_PRT1_BIT_MASK
#define Dis_D2__BYP CYREG_PRT1_BYP
#define Dis_D2__CTL CYREG_PRT1_CTL
#define Dis_D2__DM0 CYREG_PRT1_DM0
#define Dis_D2__DM1 CYREG_PRT1_DM1
#define Dis_D2__DM2 CYREG_PRT1_DM2
#define Dis_D2__DR CYREG_PRT1_DR
#define Dis_D2__INP_DIS CYREG_PRT1_INP_DIS
#define Dis_D2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Dis_D2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Dis_D2__LCD_EN CYREG_PRT1_LCD_EN
#define Dis_D2__MASK 0x20u
#define Dis_D2__PORT 1u
#define Dis_D2__PRT CYREG_PRT1_PRT
#define Dis_D2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Dis_D2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Dis_D2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Dis_D2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Dis_D2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Dis_D2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Dis_D2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Dis_D2__PS CYREG_PRT1_PS
#define Dis_D2__SHIFT 5u
#define Dis_D2__SLW CYREG_PRT1_SLW

/* Dis_D3 */
#define Dis_D3__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Dis_D3__0__MASK 0x40u
#define Dis_D3__0__PC CYREG_PRT1_PC6
#define Dis_D3__0__PORT 1u
#define Dis_D3__0__SHIFT 6u
#define Dis_D3__AG CYREG_PRT1_AG
#define Dis_D3__AMUX CYREG_PRT1_AMUX
#define Dis_D3__BIE CYREG_PRT1_BIE
#define Dis_D3__BIT_MASK CYREG_PRT1_BIT_MASK
#define Dis_D3__BYP CYREG_PRT1_BYP
#define Dis_D3__CTL CYREG_PRT1_CTL
#define Dis_D3__DM0 CYREG_PRT1_DM0
#define Dis_D3__DM1 CYREG_PRT1_DM1
#define Dis_D3__DM2 CYREG_PRT1_DM2
#define Dis_D3__DR CYREG_PRT1_DR
#define Dis_D3__INP_DIS CYREG_PRT1_INP_DIS
#define Dis_D3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Dis_D3__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Dis_D3__LCD_EN CYREG_PRT1_LCD_EN
#define Dis_D3__MASK 0x40u
#define Dis_D3__PORT 1u
#define Dis_D3__PRT CYREG_PRT1_PRT
#define Dis_D3__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Dis_D3__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Dis_D3__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Dis_D3__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Dis_D3__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Dis_D3__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Dis_D3__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Dis_D3__PS CYREG_PRT1_PS
#define Dis_D3__SHIFT 6u
#define Dis_D3__SLW CYREG_PRT1_SLW

/* Dis_D4 */
#define Dis_D4__0__INTTYPE CYREG_PICU1_INTTYPE4
#define Dis_D4__0__MASK 0x10u
#define Dis_D4__0__PC CYREG_PRT1_PC4
#define Dis_D4__0__PORT 1u
#define Dis_D4__0__SHIFT 4u
#define Dis_D4__AG CYREG_PRT1_AG
#define Dis_D4__AMUX CYREG_PRT1_AMUX
#define Dis_D4__BIE CYREG_PRT1_BIE
#define Dis_D4__BIT_MASK CYREG_PRT1_BIT_MASK
#define Dis_D4__BYP CYREG_PRT1_BYP
#define Dis_D4__CTL CYREG_PRT1_CTL
#define Dis_D4__DM0 CYREG_PRT1_DM0
#define Dis_D4__DM1 CYREG_PRT1_DM1
#define Dis_D4__DM2 CYREG_PRT1_DM2
#define Dis_D4__DR CYREG_PRT1_DR
#define Dis_D4__INP_DIS CYREG_PRT1_INP_DIS
#define Dis_D4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Dis_D4__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Dis_D4__LCD_EN CYREG_PRT1_LCD_EN
#define Dis_D4__MASK 0x10u
#define Dis_D4__PORT 1u
#define Dis_D4__PRT CYREG_PRT1_PRT
#define Dis_D4__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Dis_D4__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Dis_D4__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Dis_D4__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Dis_D4__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Dis_D4__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Dis_D4__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Dis_D4__PS CYREG_PRT1_PS
#define Dis_D4__SHIFT 4u
#define Dis_D4__SLW CYREG_PRT1_SLW

/* Dis_DP */
#define Dis_DP__0__INTTYPE CYREG_PICU2_INTTYPE5
#define Dis_DP__0__MASK 0x20u
#define Dis_DP__0__PC CYREG_PRT2_PC5
#define Dis_DP__0__PORT 2u
#define Dis_DP__0__SHIFT 5u
#define Dis_DP__AG CYREG_PRT2_AG
#define Dis_DP__AMUX CYREG_PRT2_AMUX
#define Dis_DP__BIE CYREG_PRT2_BIE
#define Dis_DP__BIT_MASK CYREG_PRT2_BIT_MASK
#define Dis_DP__BYP CYREG_PRT2_BYP
#define Dis_DP__CTL CYREG_PRT2_CTL
#define Dis_DP__DM0 CYREG_PRT2_DM0
#define Dis_DP__DM1 CYREG_PRT2_DM1
#define Dis_DP__DM2 CYREG_PRT2_DM2
#define Dis_DP__DR CYREG_PRT2_DR
#define Dis_DP__INP_DIS CYREG_PRT2_INP_DIS
#define Dis_DP__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Dis_DP__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Dis_DP__LCD_EN CYREG_PRT2_LCD_EN
#define Dis_DP__MASK 0x20u
#define Dis_DP__PORT 2u
#define Dis_DP__PRT CYREG_PRT2_PRT
#define Dis_DP__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Dis_DP__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Dis_DP__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Dis_DP__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Dis_DP__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Dis_DP__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Dis_DP__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Dis_DP__PS CYREG_PRT2_PS
#define Dis_DP__SHIFT 5u
#define Dis_DP__SLW CYREG_PRT2_SLW

/* OP_Out */
#define OP_Out__0__INTTYPE CYREG_PICU3_INTTYPE0
#define OP_Out__0__MASK 0x01u
#define OP_Out__0__PC CYREG_PRT3_PC0
#define OP_Out__0__PORT 3u
#define OP_Out__0__SHIFT 0u
#define OP_Out__AG CYREG_PRT3_AG
#define OP_Out__AMUX CYREG_PRT3_AMUX
#define OP_Out__BIE CYREG_PRT3_BIE
#define OP_Out__BIT_MASK CYREG_PRT3_BIT_MASK
#define OP_Out__BYP CYREG_PRT3_BYP
#define OP_Out__CTL CYREG_PRT3_CTL
#define OP_Out__DM0 CYREG_PRT3_DM0
#define OP_Out__DM1 CYREG_PRT3_DM1
#define OP_Out__DM2 CYREG_PRT3_DM2
#define OP_Out__DR CYREG_PRT3_DR
#define OP_Out__INP_DIS CYREG_PRT3_INP_DIS
#define OP_Out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define OP_Out__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define OP_Out__LCD_EN CYREG_PRT3_LCD_EN
#define OP_Out__MASK 0x01u
#define OP_Out__PORT 3u
#define OP_Out__PRT CYREG_PRT3_PRT
#define OP_Out__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define OP_Out__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define OP_Out__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define OP_Out__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define OP_Out__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define OP_Out__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define OP_Out__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define OP_Out__PS CYREG_PRT3_PS
#define OP_Out__SHIFT 0u
#define OP_Out__SLW CYREG_PRT3_SLW
#define OP_Out_1__0__INTTYPE CYREG_PICU3_INTTYPE1
#define OP_Out_1__0__MASK 0x02u
#define OP_Out_1__0__PC CYREG_PRT3_PC1
#define OP_Out_1__0__PORT 3u
#define OP_Out_1__0__SHIFT 1u
#define OP_Out_1__AG CYREG_PRT3_AG
#define OP_Out_1__AMUX CYREG_PRT3_AMUX
#define OP_Out_1__BIE CYREG_PRT3_BIE
#define OP_Out_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define OP_Out_1__BYP CYREG_PRT3_BYP
#define OP_Out_1__CTL CYREG_PRT3_CTL
#define OP_Out_1__DM0 CYREG_PRT3_DM0
#define OP_Out_1__DM1 CYREG_PRT3_DM1
#define OP_Out_1__DM2 CYREG_PRT3_DM2
#define OP_Out_1__DR CYREG_PRT3_DR
#define OP_Out_1__INP_DIS CYREG_PRT3_INP_DIS
#define OP_Out_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define OP_Out_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define OP_Out_1__LCD_EN CYREG_PRT3_LCD_EN
#define OP_Out_1__MASK 0x02u
#define OP_Out_1__PORT 3u
#define OP_Out_1__PRT CYREG_PRT3_PRT
#define OP_Out_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define OP_Out_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define OP_Out_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define OP_Out_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define OP_Out_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define OP_Out_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define OP_Out_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define OP_Out_1__PS CYREG_PRT3_PS
#define OP_Out_1__SHIFT 1u
#define OP_Out_1__SLW CYREG_PRT3_SLW

/* UART_1 */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB08_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB08_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB08_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB08_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB08_ST
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB11_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB11_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB11_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB11_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB11_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB11_F1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB08_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB08_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB08_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB08_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB08_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB08_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB08_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB08_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB09_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB09_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB09_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB09_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB09_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB09_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB09_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB09_ST
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x01u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x02u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x02u

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x03u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x08u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x08u

/* Opamp_1 */
#define Opamp_1_ABuf__CR CYREG_OPAMP2_CR
#define Opamp_1_ABuf__MX CYREG_OPAMP2_MX
#define Opamp_1_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_1_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_1_ABuf__PM_ACT_MSK 0x04u
#define Opamp_1_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_1_ABuf__PM_STBY_MSK 0x04u
#define Opamp_1_ABuf__RSVD CYREG_OPAMP2_RSVD
#define Opamp_1_ABuf__SW CYREG_OPAMP2_SW
#define Opamp_1_ABuf__TR0 CYREG_OPAMP2_TR0
#define Opamp_1_ABuf__TR1 CYREG_OPAMP2_TR1

/* Timer_1 */
#define Timer_1_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_1_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_1_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Timer_1_TimerUDB_rstSts_stsreg__1__POS 1
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define Timer_1_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_1_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_1_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_1_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_1_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB05_ST
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB05_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB05_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB05_MSK
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB04_A0
#define Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB04_A1
#define Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB04_D0
#define Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB04_D1
#define Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB04_F0
#define Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB04_F1
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB05_A0
#define Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB05_A1
#define Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB05_D0
#define Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB05_D1
#define Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB05_F0
#define Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB05_F1
#define Timer_1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL

/* Timer_2 */
#define Timer_2_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_2_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_2_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Timer_2_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define Timer_2_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_2_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_2_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_2_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_2_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_2_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define Timer_2_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Timer_2_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define Timer_2_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define Timer_2_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define Timer_2_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define Timer_2_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define Timer_2_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Timer_2_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define Timer_2_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define Timer_2_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define Timer_2_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B1_UDB04_A0
#define Timer_2_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B1_UDB04_A1
#define Timer_2_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define Timer_2_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B1_UDB04_D0
#define Timer_2_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B1_UDB04_D1
#define Timer_2_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Timer_2_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define Timer_2_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B1_UDB04_F0
#define Timer_2_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B1_UDB04_F1
#define Timer_2_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Timer_2_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Timer_2_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define Timer_2_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define Timer_2_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define Timer_2_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define Timer_2_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Timer_2_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define Timer_2_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define Timer_2_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define Timer_2_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B1_UDB05_A0
#define Timer_2_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B1_UDB05_A1
#define Timer_2_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define Timer_2_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B1_UDB05_D0
#define Timer_2_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B1_UDB05_D1
#define Timer_2_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Timer_2_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define Timer_2_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B1_UDB05_F0
#define Timer_2_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B1_UDB05_F1
#define Timer_2_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Timer_2_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Timer_2_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Timer_2_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Timer_2_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Timer_2_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Timer_2_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Timer_2_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Timer_2_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B1_UDB06_A0
#define Timer_2_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B1_UDB06_A1
#define Timer_2_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Timer_2_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B1_UDB06_D0
#define Timer_2_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B1_UDB06_D1
#define Timer_2_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Timer_2_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Timer_2_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B1_UDB06_F0
#define Timer_2_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B1_UDB06_F1
#define Timer_2_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define Timer_2_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define Timer_2_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define Timer_2_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define Timer_2_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Timer_2_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define Timer_2_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define Timer_2_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define Timer_2_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B1_UDB07_A0
#define Timer_2_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B1_UDB07_A1
#define Timer_2_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define Timer_2_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B1_UDB07_D0
#define Timer_2_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B1_UDB07_D1
#define Timer_2_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Timer_2_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define Timer_2_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B1_UDB07_F0
#define Timer_2_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B1_UDB07_F1

/* VDAC8_1 */
#define VDAC8_1_viDAC8__CR0 CYREG_DAC1_CR0
#define VDAC8_1_viDAC8__CR1 CYREG_DAC1_CR1
#define VDAC8_1_viDAC8__D CYREG_DAC1_D
#define VDAC8_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_1_viDAC8__PM_ACT_MSK 0x02u
#define VDAC8_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_1_viDAC8__PM_STBY_MSK 0x02u
#define VDAC8_1_viDAC8__STROBE CYREG_DAC1_STROBE
#define VDAC8_1_viDAC8__SW0 CYREG_DAC1_SW0
#define VDAC8_1_viDAC8__SW2 CYREG_DAC1_SW2
#define VDAC8_1_viDAC8__SW3 CYREG_DAC1_SW3
#define VDAC8_1_viDAC8__SW4 CYREG_DAC1_SW4
#define VDAC8_1_viDAC8__TR CYREG_DAC1_TR
#define VDAC8_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define VDAC8_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define VDAC8_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define VDAC8_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define VDAC8_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define VDAC8_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define VDAC8_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define VDAC8_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define VDAC8_1_viDAC8__TST CYREG_DAC1_TST

/* Count7_1 */
#define Count7_1_Counter7__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Count7_1_Counter7__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Count7_1_Counter7__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Count7_1_Counter7__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Count7_1_Counter7__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Count7_1_Counter7__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define Count7_1_Counter7__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Count7_1_Counter7__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define Count7_1_Counter7__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Count7_1_Counter7__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Count7_1_Counter7__CONTROL_REG CYREG_B0_UDB03_CTL
#define Count7_1_Counter7__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define Count7_1_Counter7__COUNT_REG CYREG_B0_UDB03_CTL
#define Count7_1_Counter7__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define Count7_1_Counter7__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Count7_1_Counter7__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Count7_1_Counter7__PERIOD_REG CYREG_B0_UDB03_MSK
#define Count7_1_Counter7_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Count7_1_Counter7_ST__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define Count7_1_Counter7_ST__MASK_REG CYREG_B0_UDB03_MSK
#define Count7_1_Counter7_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Count7_1_Counter7_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Count7_1_Counter7_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Count7_1_Counter7_ST__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define Count7_1_Counter7_ST__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define Count7_1_Counter7_ST__STATUS_REG CYREG_B0_UDB03_ST

/* LED1_Red */
#define LED1_Red__0__INTTYPE CYREG_PICU3_INTTYPE7
#define LED1_Red__0__MASK 0x80u
#define LED1_Red__0__PC CYREG_PRT3_PC7
#define LED1_Red__0__PORT 3u
#define LED1_Red__0__SHIFT 7u
#define LED1_Red__AG CYREG_PRT3_AG
#define LED1_Red__AMUX CYREG_PRT3_AMUX
#define LED1_Red__BIE CYREG_PRT3_BIE
#define LED1_Red__BIT_MASK CYREG_PRT3_BIT_MASK
#define LED1_Red__BYP CYREG_PRT3_BYP
#define LED1_Red__CTL CYREG_PRT3_CTL
#define LED1_Red__DM0 CYREG_PRT3_DM0
#define LED1_Red__DM1 CYREG_PRT3_DM1
#define LED1_Red__DM2 CYREG_PRT3_DM2
#define LED1_Red__DR CYREG_PRT3_DR
#define LED1_Red__INP_DIS CYREG_PRT3_INP_DIS
#define LED1_Red__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LED1_Red__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LED1_Red__LCD_EN CYREG_PRT3_LCD_EN
#define LED1_Red__MASK 0x80u
#define LED1_Red__PORT 3u
#define LED1_Red__PRT CYREG_PRT3_PRT
#define LED1_Red__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LED1_Red__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LED1_Red__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LED1_Red__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LED1_Red__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LED1_Red__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LED1_Red__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LED1_Red__PS CYREG_PRT3_PS
#define LED1_Red__SHIFT 7u
#define LED1_Red__SLW CYREG_PRT3_SLW

/* isr_7Seg */
#define isr_7Seg__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_7Seg__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_7Seg__INTC_MASK 0x02u
#define isr_7Seg__INTC_NUMBER 1u
#define isr_7Seg__INTC_PRIOR_NUM 6u
#define isr_7Seg__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isr_7Seg__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_7Seg__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* TX1_Ultra */
#define TX1_Ultra__0__INTTYPE CYREG_PICU12_INTTYPE4
#define TX1_Ultra__0__MASK 0x10u
#define TX1_Ultra__0__PC CYREG_PRT12_PC4
#define TX1_Ultra__0__PORT 12u
#define TX1_Ultra__0__SHIFT 4u
#define TX1_Ultra__AG CYREG_PRT12_AG
#define TX1_Ultra__BIE CYREG_PRT12_BIE
#define TX1_Ultra__BIT_MASK CYREG_PRT12_BIT_MASK
#define TX1_Ultra__BYP CYREG_PRT12_BYP
#define TX1_Ultra__DM0 CYREG_PRT12_DM0
#define TX1_Ultra__DM1 CYREG_PRT12_DM1
#define TX1_Ultra__DM2 CYREG_PRT12_DM2
#define TX1_Ultra__DR CYREG_PRT12_DR
#define TX1_Ultra__INP_DIS CYREG_PRT12_INP_DIS
#define TX1_Ultra__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define TX1_Ultra__MASK 0x10u
#define TX1_Ultra__PORT 12u
#define TX1_Ultra__PRT CYREG_PRT12_PRT
#define TX1_Ultra__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define TX1_Ultra__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define TX1_Ultra__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define TX1_Ultra__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define TX1_Ultra__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define TX1_Ultra__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define TX1_Ultra__PS CYREG_PRT12_PS
#define TX1_Ultra__SHIFT 4u
#define TX1_Ultra__SIO_CFG CYREG_PRT12_SIO_CFG
#define TX1_Ultra__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define TX1_Ultra__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define TX1_Ultra__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define TX1_Ultra__SLW CYREG_PRT12_SLW

/* TX2_Ultra */
#define TX2_Ultra__0__INTTYPE CYREG_PICU12_INTTYPE5
#define TX2_Ultra__0__MASK 0x20u
#define TX2_Ultra__0__PC CYREG_PRT12_PC5
#define TX2_Ultra__0__PORT 12u
#define TX2_Ultra__0__SHIFT 5u
#define TX2_Ultra__AG CYREG_PRT12_AG
#define TX2_Ultra__BIE CYREG_PRT12_BIE
#define TX2_Ultra__BIT_MASK CYREG_PRT12_BIT_MASK
#define TX2_Ultra__BYP CYREG_PRT12_BYP
#define TX2_Ultra__DM0 CYREG_PRT12_DM0
#define TX2_Ultra__DM1 CYREG_PRT12_DM1
#define TX2_Ultra__DM2 CYREG_PRT12_DM2
#define TX2_Ultra__DR CYREG_PRT12_DR
#define TX2_Ultra__INP_DIS CYREG_PRT12_INP_DIS
#define TX2_Ultra__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define TX2_Ultra__MASK 0x20u
#define TX2_Ultra__PORT 12u
#define TX2_Ultra__PRT CYREG_PRT12_PRT
#define TX2_Ultra__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define TX2_Ultra__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define TX2_Ultra__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define TX2_Ultra__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define TX2_Ultra__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define TX2_Ultra__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define TX2_Ultra__PS CYREG_PRT12_PS
#define TX2_Ultra__SHIFT 5u
#define TX2_Ultra__SIO_CFG CYREG_PRT12_SIO_CFG
#define TX2_Ultra__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define TX2_Ultra__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define TX2_Ultra__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define TX2_Ultra__SLW CYREG_PRT12_SLW

/* LED3_Green */
#define LED3_Green__0__INTTYPE CYREG_PICU3_INTTYPE5
#define LED3_Green__0__MASK 0x20u
#define LED3_Green__0__PC CYREG_PRT3_PC5
#define LED3_Green__0__PORT 3u
#define LED3_Green__0__SHIFT 5u
#define LED3_Green__AG CYREG_PRT3_AG
#define LED3_Green__AMUX CYREG_PRT3_AMUX
#define LED3_Green__BIE CYREG_PRT3_BIE
#define LED3_Green__BIT_MASK CYREG_PRT3_BIT_MASK
#define LED3_Green__BYP CYREG_PRT3_BYP
#define LED3_Green__CTL CYREG_PRT3_CTL
#define LED3_Green__DM0 CYREG_PRT3_DM0
#define LED3_Green__DM1 CYREG_PRT3_DM1
#define LED3_Green__DM2 CYREG_PRT3_DM2
#define LED3_Green__DR CYREG_PRT3_DR
#define LED3_Green__INP_DIS CYREG_PRT3_INP_DIS
#define LED3_Green__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LED3_Green__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LED3_Green__LCD_EN CYREG_PRT3_LCD_EN
#define LED3_Green__MASK 0x20u
#define LED3_Green__PORT 3u
#define LED3_Green__PRT CYREG_PRT3_PRT
#define LED3_Green__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LED3_Green__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LED3_Green__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LED3_Green__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LED3_Green__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LED3_Green__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LED3_Green__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LED3_Green__PS CYREG_PRT3_PS
#define LED3_Green__SHIFT 5u
#define LED3_Green__SLW CYREG_PRT3_SLW

/* LED2_Yellow */
#define LED2_Yellow__0__INTTYPE CYREG_PICU3_INTTYPE6
#define LED2_Yellow__0__MASK 0x40u
#define LED2_Yellow__0__PC CYREG_PRT3_PC6
#define LED2_Yellow__0__PORT 3u
#define LED2_Yellow__0__SHIFT 6u
#define LED2_Yellow__AG CYREG_PRT3_AG
#define LED2_Yellow__AMUX CYREG_PRT3_AMUX
#define LED2_Yellow__BIE CYREG_PRT3_BIE
#define LED2_Yellow__BIT_MASK CYREG_PRT3_BIT_MASK
#define LED2_Yellow__BYP CYREG_PRT3_BYP
#define LED2_Yellow__CTL CYREG_PRT3_CTL
#define LED2_Yellow__DM0 CYREG_PRT3_DM0
#define LED2_Yellow__DM1 CYREG_PRT3_DM1
#define LED2_Yellow__DM2 CYREG_PRT3_DM2
#define LED2_Yellow__DR CYREG_PRT3_DR
#define LED2_Yellow__INP_DIS CYREG_PRT3_INP_DIS
#define LED2_Yellow__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LED2_Yellow__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LED2_Yellow__LCD_EN CYREG_PRT3_LCD_EN
#define LED2_Yellow__MASK 0x40u
#define LED2_Yellow__PORT 3u
#define LED2_Yellow__PRT CYREG_PRT3_PRT
#define LED2_Yellow__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LED2_Yellow__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LED2_Yellow__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LED2_Yellow__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LED2_Yellow__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LED2_Yellow__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LED2_Yellow__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LED2_Yellow__PS CYREG_PRT3_PS
#define LED2_Yellow__SHIFT 6u
#define LED2_Yellow__SLW CYREG_PRT3_SLW

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x00u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x01u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x01u

/* Button_S3_Top */
#define Button_S3_Top__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Button_S3_Top__0__MASK 0x08u
#define Button_S3_Top__0__PC CYREG_PRT0_PC3
#define Button_S3_Top__0__PORT 0u
#define Button_S3_Top__0__SHIFT 3u
#define Button_S3_Top__AG CYREG_PRT0_AG
#define Button_S3_Top__AMUX CYREG_PRT0_AMUX
#define Button_S3_Top__BIE CYREG_PRT0_BIE
#define Button_S3_Top__BIT_MASK CYREG_PRT0_BIT_MASK
#define Button_S3_Top__BYP CYREG_PRT0_BYP
#define Button_S3_Top__CTL CYREG_PRT0_CTL
#define Button_S3_Top__DM0 CYREG_PRT0_DM0
#define Button_S3_Top__DM1 CYREG_PRT0_DM1
#define Button_S3_Top__DM2 CYREG_PRT0_DM2
#define Button_S3_Top__DR CYREG_PRT0_DR
#define Button_S3_Top__INP_DIS CYREG_PRT0_INP_DIS
#define Button_S3_Top__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Button_S3_Top__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Button_S3_Top__LCD_EN CYREG_PRT0_LCD_EN
#define Button_S3_Top__MASK 0x08u
#define Button_S3_Top__PORT 0u
#define Button_S3_Top__PRT CYREG_PRT0_PRT
#define Button_S3_Top__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Button_S3_Top__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Button_S3_Top__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Button_S3_Top__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Button_S3_Top__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Button_S3_Top__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Button_S3_Top__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Button_S3_Top__PS CYREG_PRT0_PS
#define Button_S3_Top__SHIFT 3u
#define Button_S3_Top__SLW CYREG_PRT0_SLW
#define Button_S3_Top_State__0__INTTYPE CYREG_PICU15_INTTYPE2
#define Button_S3_Top_State__0__MASK 0x04u
#define Button_S3_Top_State__0__PC CYREG_IO_PC_PRT15_PC2
#define Button_S3_Top_State__0__PORT 15u
#define Button_S3_Top_State__0__SHIFT 2u
#define Button_S3_Top_State__AG CYREG_PRT15_AG
#define Button_S3_Top_State__AMUX CYREG_PRT15_AMUX
#define Button_S3_Top_State__BIE CYREG_PRT15_BIE
#define Button_S3_Top_State__BIT_MASK CYREG_PRT15_BIT_MASK
#define Button_S3_Top_State__BYP CYREG_PRT15_BYP
#define Button_S3_Top_State__CTL CYREG_PRT15_CTL
#define Button_S3_Top_State__DM0 CYREG_PRT15_DM0
#define Button_S3_Top_State__DM1 CYREG_PRT15_DM1
#define Button_S3_Top_State__DM2 CYREG_PRT15_DM2
#define Button_S3_Top_State__DR CYREG_PRT15_DR
#define Button_S3_Top_State__INP_DIS CYREG_PRT15_INP_DIS
#define Button_S3_Top_State__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Button_S3_Top_State__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Button_S3_Top_State__LCD_EN CYREG_PRT15_LCD_EN
#define Button_S3_Top_State__MASK 0x04u
#define Button_S3_Top_State__PORT 15u
#define Button_S3_Top_State__PRT CYREG_PRT15_PRT
#define Button_S3_Top_State__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Button_S3_Top_State__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Button_S3_Top_State__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Button_S3_Top_State__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Button_S3_Top_State__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Button_S3_Top_State__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Button_S3_Top_State__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Button_S3_Top_State__PS CYREG_PRT15_PS
#define Button_S3_Top_State__SHIFT 2u
#define Button_S3_Top_State__SLW CYREG_PRT15_SLW

/* Control_Reg_1 */
#define Control_Reg_1_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__0__POS 0
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB02_CTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB02_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB02_MSK

/* Button_S2_Left */
#define Button_S2_Left__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Button_S2_Left__0__MASK 0x04u
#define Button_S2_Left__0__PC CYREG_PRT0_PC2
#define Button_S2_Left__0__PORT 0u
#define Button_S2_Left__0__SHIFT 2u
#define Button_S2_Left__AG CYREG_PRT0_AG
#define Button_S2_Left__AMUX CYREG_PRT0_AMUX
#define Button_S2_Left__BIE CYREG_PRT0_BIE
#define Button_S2_Left__BIT_MASK CYREG_PRT0_BIT_MASK
#define Button_S2_Left__BYP CYREG_PRT0_BYP
#define Button_S2_Left__CTL CYREG_PRT0_CTL
#define Button_S2_Left__DM0 CYREG_PRT0_DM0
#define Button_S2_Left__DM1 CYREG_PRT0_DM1
#define Button_S2_Left__DM2 CYREG_PRT0_DM2
#define Button_S2_Left__DR CYREG_PRT0_DR
#define Button_S2_Left__INP_DIS CYREG_PRT0_INP_DIS
#define Button_S2_Left__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Button_S2_Left__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Button_S2_Left__LCD_EN CYREG_PRT0_LCD_EN
#define Button_S2_Left__MASK 0x04u
#define Button_S2_Left__PORT 0u
#define Button_S2_Left__PRT CYREG_PRT0_PRT
#define Button_S2_Left__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Button_S2_Left__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Button_S2_Left__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Button_S2_Left__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Button_S2_Left__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Button_S2_Left__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Button_S2_Left__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Button_S2_Left__PS CYREG_PRT0_PS
#define Button_S2_Left__SHIFT 2u
#define Button_S2_Left__SLW CYREG_PRT0_SLW
#define Button_S2_Left_State__0__INTTYPE CYREG_PICU1_INTTYPE2
#define Button_S2_Left_State__0__MASK 0x04u
#define Button_S2_Left_State__0__PC CYREG_PRT1_PC2
#define Button_S2_Left_State__0__PORT 1u
#define Button_S2_Left_State__0__SHIFT 2u
#define Button_S2_Left_State__AG CYREG_PRT1_AG
#define Button_S2_Left_State__AMUX CYREG_PRT1_AMUX
#define Button_S2_Left_State__BIE CYREG_PRT1_BIE
#define Button_S2_Left_State__BIT_MASK CYREG_PRT1_BIT_MASK
#define Button_S2_Left_State__BYP CYREG_PRT1_BYP
#define Button_S2_Left_State__CTL CYREG_PRT1_CTL
#define Button_S2_Left_State__DM0 CYREG_PRT1_DM0
#define Button_S2_Left_State__DM1 CYREG_PRT1_DM1
#define Button_S2_Left_State__DM2 CYREG_PRT1_DM2
#define Button_S2_Left_State__DR CYREG_PRT1_DR
#define Button_S2_Left_State__INP_DIS CYREG_PRT1_INP_DIS
#define Button_S2_Left_State__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Button_S2_Left_State__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Button_S2_Left_State__LCD_EN CYREG_PRT1_LCD_EN
#define Button_S2_Left_State__MASK 0x04u
#define Button_S2_Left_State__PORT 1u
#define Button_S2_Left_State__PRT CYREG_PRT1_PRT
#define Button_S2_Left_State__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Button_S2_Left_State__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Button_S2_Left_State__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Button_S2_Left_State__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Button_S2_Left_State__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Button_S2_Left_State__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Button_S2_Left_State__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Button_S2_Left_State__PS CYREG_PRT1_PS
#define Button_S2_Left_State__SHIFT 2u
#define Button_S2_Left_State__SLW CYREG_PRT1_SLW

/* Button_S4_Right */
#define Button_S4_Right__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Button_S4_Right__0__MASK 0x10u
#define Button_S4_Right__0__PC CYREG_PRT0_PC4
#define Button_S4_Right__0__PORT 0u
#define Button_S4_Right__0__SHIFT 4u
#define Button_S4_Right__AG CYREG_PRT0_AG
#define Button_S4_Right__AMUX CYREG_PRT0_AMUX
#define Button_S4_Right__BIE CYREG_PRT0_BIE
#define Button_S4_Right__BIT_MASK CYREG_PRT0_BIT_MASK
#define Button_S4_Right__BYP CYREG_PRT0_BYP
#define Button_S4_Right__CTL CYREG_PRT0_CTL
#define Button_S4_Right__DM0 CYREG_PRT0_DM0
#define Button_S4_Right__DM1 CYREG_PRT0_DM1
#define Button_S4_Right__DM2 CYREG_PRT0_DM2
#define Button_S4_Right__DR CYREG_PRT0_DR
#define Button_S4_Right__INP_DIS CYREG_PRT0_INP_DIS
#define Button_S4_Right__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Button_S4_Right__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Button_S4_Right__LCD_EN CYREG_PRT0_LCD_EN
#define Button_S4_Right__MASK 0x10u
#define Button_S4_Right__PORT 0u
#define Button_S4_Right__PRT CYREG_PRT0_PRT
#define Button_S4_Right__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Button_S4_Right__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Button_S4_Right__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Button_S4_Right__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Button_S4_Right__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Button_S4_Right__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Button_S4_Right__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Button_S4_Right__PS CYREG_PRT0_PS
#define Button_S4_Right__SHIFT 4u
#define Button_S4_Right__SLW CYREG_PRT0_SLW
#define Button_S4_Right_State__0__INTTYPE CYREG_PICU15_INTTYPE3
#define Button_S4_Right_State__0__MASK 0x08u
#define Button_S4_Right_State__0__PC CYREG_IO_PC_PRT15_PC3
#define Button_S4_Right_State__0__PORT 15u
#define Button_S4_Right_State__0__SHIFT 3u
#define Button_S4_Right_State__AG CYREG_PRT15_AG
#define Button_S4_Right_State__AMUX CYREG_PRT15_AMUX
#define Button_S4_Right_State__BIE CYREG_PRT15_BIE
#define Button_S4_Right_State__BIT_MASK CYREG_PRT15_BIT_MASK
#define Button_S4_Right_State__BYP CYREG_PRT15_BYP
#define Button_S4_Right_State__CTL CYREG_PRT15_CTL
#define Button_S4_Right_State__DM0 CYREG_PRT15_DM0
#define Button_S4_Right_State__DM1 CYREG_PRT15_DM1
#define Button_S4_Right_State__DM2 CYREG_PRT15_DM2
#define Button_S4_Right_State__DR CYREG_PRT15_DR
#define Button_S4_Right_State__INP_DIS CYREG_PRT15_INP_DIS
#define Button_S4_Right_State__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Button_S4_Right_State__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Button_S4_Right_State__LCD_EN CYREG_PRT15_LCD_EN
#define Button_S4_Right_State__MASK 0x08u
#define Button_S4_Right_State__PORT 15u
#define Button_S4_Right_State__PRT CYREG_PRT15_PRT
#define Button_S4_Right_State__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Button_S4_Right_State__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Button_S4_Right_State__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Button_S4_Right_State__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Button_S4_Right_State__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Button_S4_Right_State__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Button_S4_Right_State__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Button_S4_Right_State__PS CYREG_PRT15_PS
#define Button_S4_Right_State__SHIFT 3u
#define Button_S4_Right_State__SLW CYREG_PRT15_SLW

/* Transmitter_Clk */
#define Transmitter_Clk__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Transmitter_Clk__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Transmitter_Clk__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Transmitter_Clk__CFG2_SRC_SEL_MASK 0x07u
#define Transmitter_Clk__INDEX 0x02u
#define Transmitter_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Transmitter_Clk__PM_ACT_MSK 0x04u
#define Transmitter_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Transmitter_Clk__PM_STBY_MSK 0x04u

/* Button_S1_Bottom */
#define Button_S1_Bottom__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Button_S1_Bottom__0__MASK 0x02u
#define Button_S1_Bottom__0__PC CYREG_PRT0_PC1
#define Button_S1_Bottom__0__PORT 0u
#define Button_S1_Bottom__0__SHIFT 1u
#define Button_S1_Bottom__AG CYREG_PRT0_AG
#define Button_S1_Bottom__AMUX CYREG_PRT0_AMUX
#define Button_S1_Bottom__BIE CYREG_PRT0_BIE
#define Button_S1_Bottom__BIT_MASK CYREG_PRT0_BIT_MASK
#define Button_S1_Bottom__BYP CYREG_PRT0_BYP
#define Button_S1_Bottom__CTL CYREG_PRT0_CTL
#define Button_S1_Bottom__DM0 CYREG_PRT0_DM0
#define Button_S1_Bottom__DM1 CYREG_PRT0_DM1
#define Button_S1_Bottom__DM2 CYREG_PRT0_DM2
#define Button_S1_Bottom__DR CYREG_PRT0_DR
#define Button_S1_Bottom__INP_DIS CYREG_PRT0_INP_DIS
#define Button_S1_Bottom__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Button_S1_Bottom__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Button_S1_Bottom__LCD_EN CYREG_PRT0_LCD_EN
#define Button_S1_Bottom__MASK 0x02u
#define Button_S1_Bottom__PORT 0u
#define Button_S1_Bottom__PRT CYREG_PRT0_PRT
#define Button_S1_Bottom__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Button_S1_Bottom__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Button_S1_Bottom__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Button_S1_Bottom__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Button_S1_Bottom__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Button_S1_Bottom__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Button_S1_Bottom__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Button_S1_Bottom__PS CYREG_PRT0_PS
#define Button_S1_Bottom__SHIFT 1u
#define Button_S1_Bottom__SLW CYREG_PRT0_SLW
#define Button_S1_Bottom_State__0__INTTYPE CYREG_PICU15_INTTYPE0
#define Button_S1_Bottom_State__0__MASK 0x01u
#define Button_S1_Bottom_State__0__PC CYREG_IO_PC_PRT15_PC0
#define Button_S1_Bottom_State__0__PORT 15u
#define Button_S1_Bottom_State__0__SHIFT 0u
#define Button_S1_Bottom_State__AG CYREG_PRT15_AG
#define Button_S1_Bottom_State__AMUX CYREG_PRT15_AMUX
#define Button_S1_Bottom_State__BIE CYREG_PRT15_BIE
#define Button_S1_Bottom_State__BIT_MASK CYREG_PRT15_BIT_MASK
#define Button_S1_Bottom_State__BYP CYREG_PRT15_BYP
#define Button_S1_Bottom_State__CTL CYREG_PRT15_CTL
#define Button_S1_Bottom_State__DM0 CYREG_PRT15_DM0
#define Button_S1_Bottom_State__DM1 CYREG_PRT15_DM1
#define Button_S1_Bottom_State__DM2 CYREG_PRT15_DM2
#define Button_S1_Bottom_State__DR CYREG_PRT15_DR
#define Button_S1_Bottom_State__INP_DIS CYREG_PRT15_INP_DIS
#define Button_S1_Bottom_State__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Button_S1_Bottom_State__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Button_S1_Bottom_State__LCD_EN CYREG_PRT15_LCD_EN
#define Button_S1_Bottom_State__MASK 0x01u
#define Button_S1_Bottom_State__PORT 15u
#define Button_S1_Bottom_State__PRT CYREG_PRT15_PRT
#define Button_S1_Bottom_State__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Button_S1_Bottom_State__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Button_S1_Bottom_State__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Button_S1_Bottom_State__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Button_S1_Bottom_State__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Button_S1_Bottom_State__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Button_S1_Bottom_State__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Button_S1_Bottom_State__PS CYREG_PRT15_PS
#define Button_S1_Bottom_State__SHIFT 0u
#define Button_S1_Bottom_State__SLW CYREG_PRT15_SLW

/* Button_S5_Select */
#define Button_S5_Select__0__INTTYPE CYREG_PICU3_INTTYPE4
#define Button_S5_Select__0__MASK 0x10u
#define Button_S5_Select__0__PC CYREG_PRT3_PC4
#define Button_S5_Select__0__PORT 3u
#define Button_S5_Select__0__SHIFT 4u
#define Button_S5_Select__AG CYREG_PRT3_AG
#define Button_S5_Select__AMUX CYREG_PRT3_AMUX
#define Button_S5_Select__BIE CYREG_PRT3_BIE
#define Button_S5_Select__BIT_MASK CYREG_PRT3_BIT_MASK
#define Button_S5_Select__BYP CYREG_PRT3_BYP
#define Button_S5_Select__CTL CYREG_PRT3_CTL
#define Button_S5_Select__DM0 CYREG_PRT3_DM0
#define Button_S5_Select__DM1 CYREG_PRT3_DM1
#define Button_S5_Select__DM2 CYREG_PRT3_DM2
#define Button_S5_Select__DR CYREG_PRT3_DR
#define Button_S5_Select__INP_DIS CYREG_PRT3_INP_DIS
#define Button_S5_Select__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Button_S5_Select__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Button_S5_Select__LCD_EN CYREG_PRT3_LCD_EN
#define Button_S5_Select__MASK 0x10u
#define Button_S5_Select__PORT 3u
#define Button_S5_Select__PRT CYREG_PRT3_PRT
#define Button_S5_Select__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Button_S5_Select__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Button_S5_Select__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Button_S5_Select__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Button_S5_Select__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Button_S5_Select__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Button_S5_Select__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Button_S5_Select__PS CYREG_PRT3_PS
#define Button_S5_Select__SHIFT 4u
#define Button_S5_Select__SLW CYREG_PRT3_SLW
#define Button_S5_Select_State__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Button_S5_Select_State__0__MASK 0x20u
#define Button_S5_Select_State__0__PC CYREG_PRT0_PC5
#define Button_S5_Select_State__0__PORT 0u
#define Button_S5_Select_State__0__SHIFT 5u
#define Button_S5_Select_State__AG CYREG_PRT0_AG
#define Button_S5_Select_State__AMUX CYREG_PRT0_AMUX
#define Button_S5_Select_State__BIE CYREG_PRT0_BIE
#define Button_S5_Select_State__BIT_MASK CYREG_PRT0_BIT_MASK
#define Button_S5_Select_State__BYP CYREG_PRT0_BYP
#define Button_S5_Select_State__CTL CYREG_PRT0_CTL
#define Button_S5_Select_State__DM0 CYREG_PRT0_DM0
#define Button_S5_Select_State__DM1 CYREG_PRT0_DM1
#define Button_S5_Select_State__DM2 CYREG_PRT0_DM2
#define Button_S5_Select_State__DR CYREG_PRT0_DR
#define Button_S5_Select_State__INP_DIS CYREG_PRT0_INP_DIS
#define Button_S5_Select_State__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Button_S5_Select_State__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Button_S5_Select_State__LCD_EN CYREG_PRT0_LCD_EN
#define Button_S5_Select_State__MASK 0x20u
#define Button_S5_Select_State__PORT 0u
#define Button_S5_Select_State__PRT CYREG_PRT0_PRT
#define Button_S5_Select_State__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Button_S5_Select_State__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Button_S5_Select_State__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Button_S5_Select_State__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Button_S5_Select_State__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Button_S5_Select_State__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Button_S5_Select_State__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Button_S5_Select_State__PS CYREG_PRT0_PS
#define Button_S5_Select_State__SHIFT 5u
#define Button_S5_Select_State__SLW CYREG_PRT0_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "7Seg_Display"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define Dedicated_Output__INTTYPE CYREG_PICU0_INTTYPE0
#define Dedicated_Output__MASK 0x01u
#define Dedicated_Output__PC CYREG_PRT0_PC0
#define Dedicated_Output__PORT 0u
#define Dedicated_Output__SHIFT 0u
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
