Classic Timing Analyzer report for pw_bdf
Fri Oct 05 14:40:18 2012
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                             ;
+------------------------------+-------+---------------+----------------------------------+-------------------------+--------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                    ; To                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------+--------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -1.241 ns                        ; sw_in                   ; pw:inst7|pw_sig[1]       ; --         ; clk_in   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 13.763 ns                        ; pw:inst7|pw_sig[0]      ; pw_out[0]                ; clk_in     ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.803 ns                         ; sw_in                   ; pw:inst7|pw_sig[3]       ; --         ; clk_in   ; 0            ;
; Clock Setup: 'clk_in'        ; N/A   ; None          ; 101.01 MHz ( period = 9.900 ns ) ; clock:inst|clk_sig_t[3] ; clock:inst|clk_sig_t[12] ; clk_in     ; clk_in   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                         ;                          ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------+--------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                     ; To                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 101.01 MHz ( period = 9.900 ns )                    ; clock:inst|clk_sig_t[3]  ; clock:inst|clk_sig_t[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.191 ns                ;
; N/A                                     ; 102.60 MHz ( period = 9.747 ns )                    ; clock:inst|clk_sig_t[5]  ; clock:inst|clk_sig_t[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 9.038 ns                ;
; N/A                                     ; 103.07 MHz ( period = 9.702 ns )                    ; clock:inst|clk_sig_t[2]  ; clock:inst|clk_sig_t[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.993 ns                ;
; N/A                                     ; 105.44 MHz ( period = 9.484 ns )                    ; clock:inst|clk_sig_t[3]  ; clock:inst|clk_sig_t[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.775 ns                ;
; N/A                                     ; 107.17 MHz ( period = 9.331 ns )                    ; clock:inst|clk_sig_t[5]  ; clock:inst|clk_sig_t[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.622 ns                ;
; N/A                                     ; 107.69 MHz ( period = 9.286 ns )                    ; clock:inst|clk_sig_t[2]  ; clock:inst|clk_sig_t[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.577 ns                ;
; N/A                                     ; 107.74 MHz ( period = 9.282 ns )                    ; clock:inst|clk_sig_t[6]  ; clock:inst|clk_sig_t[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 8.573 ns                ;
; N/A                                     ; 107.75 MHz ( period = 9.281 ns )                    ; clock:inst|clk_sig_t[6]  ; clock:inst|clk_sig_t[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 8.572 ns                ;
; N/A                                     ; 107.76 MHz ( period = 9.280 ns )                    ; clock:inst|clk_sig_t[6]  ; clock:inst|clk_sig_t[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 8.571 ns                ;
; N/A                                     ; 107.78 MHz ( period = 9.278 ns )                    ; clock:inst|clk_sig_t[6]  ; clock:inst|clk_sig_t[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.569 ns                ;
; N/A                                     ; 107.87 MHz ( period = 9.270 ns )                    ; clock:inst|clk_sig_t[6]  ; clock:inst|clk_sig_t[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.561 ns                ;
; N/A                                     ; 109.31 MHz ( period = 9.148 ns )                    ; clock:inst|clk_sig_t[3]  ; clock:inst|clk_sig_t[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.439 ns                ;
; N/A                                     ; 110.14 MHz ( period = 9.079 ns )                    ; clock:inst|clk_sig_t[0]  ; clock:inst|clk_sig_t[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.370 ns                ;
; N/A                                     ; 110.90 MHz ( period = 9.017 ns )                    ; clock:inst|clk_sig_t[3]  ; clock:inst|clk_sig_t[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.308 ns                ;
; N/A                                     ; 110.95 MHz ( period = 9.013 ns )                    ; clock:inst|clk_sig_t[1]  ; clock:inst|clk_sig_t[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.304 ns                ;
; N/A                                     ; 111.07 MHz ( period = 9.003 ns )                    ; clock:inst|clk_sig_t[3]  ; clock:inst|clk_sig_t[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.294 ns                ;
; N/A                                     ; 111.17 MHz ( period = 8.995 ns )                    ; clock:inst|clk_sig_t[5]  ; clock:inst|clk_sig_t[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.286 ns                ;
; N/A                                     ; 111.73 MHz ( period = 8.950 ns )                    ; clock:inst|clk_sig_t[2]  ; clock:inst|clk_sig_t[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.241 ns                ;
; N/A                                     ; 112.23 MHz ( period = 8.910 ns )                    ; clock:inst|clk_sig_t[6]  ; clock:inst|clk_t         ; clk_in     ; clk_in   ; None                        ; None                      ; 8.201 ns                ;
; N/A                                     ; 112.30 MHz ( period = 8.905 ns )                    ; clock:inst|clk_sig_t[6]  ; clock:inst|clk_sig_t[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 8.196 ns                ;
; N/A                                     ; 112.82 MHz ( period = 8.864 ns )                    ; clock:inst|clk_sig_t[5]  ; clock:inst|clk_sig_t[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.155 ns                ;
; N/A                                     ; 112.88 MHz ( period = 8.859 ns )                    ; clock:inst|clk_sig_t[3]  ; clock:inst|clk_sig_t[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.150 ns                ;
; N/A                                     ; 112.99 MHz ( period = 8.850 ns )                    ; clock:inst|clk_sig_t[5]  ; clock:inst|clk_sig_t[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.141 ns                ;
; N/A                                     ; 113.22 MHz ( period = 8.832 ns )                    ; clock:inst|clk_sig_t[7]  ; clock:inst|clk_sig_t[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.123 ns                ;
; N/A                                     ; 113.39 MHz ( period = 8.819 ns )                    ; clock:inst|clk_sig_t[2]  ; clock:inst|clk_sig_t[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.110 ns                ;
; N/A                                     ; 113.57 MHz ( period = 8.805 ns )                    ; clock:inst|clk_sig_t[2]  ; clock:inst|clk_sig_t[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.096 ns                ;
; N/A                                     ; 113.64 MHz ( period = 8.800 ns )                    ; clock:inst|clk_sig_t[3]  ; clock:inst|clk_sig_t[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 8.091 ns                ;
; N/A                                     ; 113.65 MHz ( period = 8.799 ns )                    ; clock:inst|clk_sig_t[3]  ; clock:inst|clk_sig_t[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 8.090 ns                ;
; N/A                                     ; 113.66 MHz ( period = 8.798 ns )                    ; clock:inst|clk_sig_t[3]  ; clock:inst|clk_sig_t[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 8.089 ns                ;
; N/A                                     ; 113.69 MHz ( period = 8.796 ns )                    ; clock:inst|clk_sig_t[3]  ; clock:inst|clk_sig_t[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.087 ns                ;
; N/A                                     ; 113.77 MHz ( period = 8.790 ns )                    ; clock:inst|clk_sig_t[6]  ; clock:inst|clk_sig_t[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 113.79 MHz ( period = 8.788 ns )                    ; clock:inst|clk_sig_t[3]  ; clock:inst|clk_sig_t[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.079 ns                ;
; N/A                                     ; 114.06 MHz ( period = 8.767 ns )                    ; clock:inst|clk_sig_t[10] ; clock:inst|clk_sig_t[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 8.058 ns                ;
; N/A                                     ; 114.08 MHz ( period = 8.766 ns )                    ; clock:inst|clk_sig_t[10] ; clock:inst|clk_sig_t[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 8.057 ns                ;
; N/A                                     ; 114.09 MHz ( period = 8.765 ns )                    ; clock:inst|clk_sig_t[10] ; clock:inst|clk_sig_t[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 8.056 ns                ;
; N/A                                     ; 114.12 MHz ( period = 8.763 ns )                    ; clock:inst|clk_sig_t[10] ; clock:inst|clk_sig_t[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.054 ns                ;
; N/A                                     ; 114.22 MHz ( period = 8.755 ns )                    ; clock:inst|clk_sig_t[10] ; clock:inst|clk_sig_t[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 8.046 ns                ;
; N/A                                     ; 114.50 MHz ( period = 8.734 ns )                    ; clock:inst|clk_sig_t[3]  ; clock:inst|clk_sig_t[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 8.025 ns                ;
; N/A                                     ; 114.86 MHz ( period = 8.706 ns )                    ; clock:inst|clk_sig_t[5]  ; clock:inst|clk_sig_t[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.997 ns                ;
; N/A                                     ; 115.43 MHz ( period = 8.663 ns )                    ; clock:inst|clk_sig_t[0]  ; clock:inst|clk_sig_t[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.954 ns                ;
; N/A                                     ; 115.46 MHz ( period = 8.661 ns )                    ; clock:inst|clk_sig_t[2]  ; clock:inst|clk_sig_t[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.952 ns                ;
; N/A                                     ; 115.47 MHz ( period = 8.660 ns )                    ; clock:inst|clk_sig_t[4]  ; clock:inst|clk_sig_t[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.951 ns                ;
; N/A                                     ; 115.63 MHz ( period = 8.648 ns )                    ; clock:inst|clk_sig_t[8]  ; clock:inst|clk_sig_t[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.939 ns                ;
; N/A                                     ; 116.17 MHz ( period = 8.608 ns )                    ; clock:inst|clk_sig_t[17] ; clock:inst|clk_sig_t[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.899 ns                ;
; N/A                                     ; 116.18 MHz ( period = 8.607 ns )                    ; clock:inst|clk_sig_t[3]  ; clock:inst|clk_sig_t[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.898 ns                ;
; N/A                                     ; 116.28 MHz ( period = 8.600 ns )                    ; clock:inst|clk_sig_t[3]  ; clock:inst|clk_sig_t[11] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.891 ns                ;
; N/A                                     ; 116.32 MHz ( period = 8.597 ns )                    ; clock:inst|clk_sig_t[1]  ; clock:inst|clk_sig_t[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.888 ns                ;
; N/A                                     ; 117.15 MHz ( period = 8.536 ns )                    ; clock:inst|clk_sig_t[2]  ; clock:inst|clk_sig_t[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.827 ns                ;
; N/A                                     ; 117.21 MHz ( period = 8.532 ns )                    ; clock:inst|clk_sig_t[9]  ; clock:inst|clk_sig_t[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.823 ns                ;
; N/A                                     ; 117.22 MHz ( period = 8.531 ns )                    ; clock:inst|clk_sig_t[9]  ; clock:inst|clk_sig_t[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.822 ns                ;
; N/A                                     ; 117.23 MHz ( period = 8.530 ns )                    ; clock:inst|clk_sig_t[9]  ; clock:inst|clk_sig_t[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.821 ns                ;
; N/A                                     ; 117.26 MHz ( period = 8.528 ns )                    ; clock:inst|clk_sig_t[9]  ; clock:inst|clk_sig_t[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.819 ns                ;
; N/A                                     ; 117.30 MHz ( period = 8.525 ns )                    ; clock:inst|clk_sig_t[13] ; clock:inst|clk_sig_t[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.816 ns                ;
; N/A                                     ; 117.32 MHz ( period = 8.524 ns )                    ; clock:inst|clk_sig_t[13] ; clock:inst|clk_sig_t[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.815 ns                ;
; N/A                                     ; 117.33 MHz ( period = 8.523 ns )                    ; clock:inst|clk_sig_t[13] ; clock:inst|clk_sig_t[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.814 ns                ;
; N/A                                     ; 117.36 MHz ( period = 8.521 ns )                    ; clock:inst|clk_sig_t[13] ; clock:inst|clk_sig_t[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.812 ns                ;
; N/A                                     ; 117.37 MHz ( period = 8.520 ns )                    ; clock:inst|clk_sig_t[9]  ; clock:inst|clk_sig_t[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.811 ns                ;
; N/A                                     ; 117.47 MHz ( period = 8.513 ns )                    ; clock:inst|clk_sig_t[13] ; clock:inst|clk_sig_t[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.804 ns                ;
; N/A                                     ; 118.29 MHz ( period = 8.454 ns )                    ; clock:inst|clk_sig_t[5]  ; clock:inst|clk_sig_t[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.745 ns                ;
; N/A                                     ; 118.39 MHz ( period = 8.447 ns )                    ; clock:inst|clk_sig_t[5]  ; clock:inst|clk_sig_t[11] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.738 ns                ;
; N/A                                     ; 118.53 MHz ( period = 8.437 ns )                    ; clock:inst|clk_sig_t[9]  ; clock:inst|clk_sig_t[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.728 ns                ;
; N/A                                     ; 118.65 MHz ( period = 8.428 ns )                    ; clock:inst|clk_sig_t[3]  ; clock:inst|clk_t         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.719 ns                ;
; N/A                                     ; 118.72 MHz ( period = 8.423 ns )                    ; clock:inst|clk_sig_t[3]  ; clock:inst|clk_sig_t[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.714 ns                ;
; N/A                                     ; 118.82 MHz ( period = 8.416 ns )                    ; clock:inst|clk_sig_t[7]  ; clock:inst|clk_sig_t[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.707 ns                ;
; N/A                                     ; 118.92 MHz ( period = 8.409 ns )                    ; clock:inst|clk_sig_t[2]  ; clock:inst|clk_sig_t[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.700 ns                ;
; N/A                                     ; 119.02 MHz ( period = 8.402 ns )                    ; clock:inst|clk_sig_t[2]  ; clock:inst|clk_sig_t[11] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.693 ns                ;
; N/A                                     ; 119.12 MHz ( period = 8.395 ns )                    ; clock:inst|clk_sig_t[10] ; clock:inst|clk_t         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.686 ns                ;
; N/A                                     ; 119.19 MHz ( period = 8.390 ns )                    ; clock:inst|clk_sig_t[10] ; clock:inst|clk_sig_t[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.681 ns                ;
; N/A                                     ; 119.42 MHz ( period = 8.374 ns )                    ; clock:inst|clk_sig_t[6]  ; clock:inst|clk_sig_t[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.665 ns                ;
; N/A                                     ; 120.09 MHz ( period = 8.327 ns )                    ; clock:inst|clk_sig_t[0]  ; clock:inst|clk_sig_t[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.618 ns                ;
; N/A                                     ; 120.24 MHz ( period = 8.317 ns )                    ; clock:inst|clk_sig_t[6]  ; clock:inst|clk_sig_t[0]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.608 ns                ;
; N/A                                     ; 120.55 MHz ( period = 8.295 ns )                    ; clock:inst|clk_sig_t[5]  ; clock:inst|clk_sig_t[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.586 ns                ;
; N/A                                     ; 120.57 MHz ( period = 8.294 ns )                    ; clock:inst|clk_sig_t[5]  ; clock:inst|clk_sig_t[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.585 ns                ;
; N/A                                     ; 120.58 MHz ( period = 8.293 ns )                    ; clock:inst|clk_sig_t[5]  ; clock:inst|clk_sig_t[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.584 ns                ;
; N/A                                     ; 120.61 MHz ( period = 8.291 ns )                    ; clock:inst|clk_sig_t[5]  ; clock:inst|clk_sig_t[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.582 ns                ;
; N/A                                     ; 120.73 MHz ( period = 8.283 ns )                    ; clock:inst|clk_sig_t[5]  ; clock:inst|clk_sig_t[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.574 ns                ;
; N/A                                     ; 120.92 MHz ( period = 8.270 ns )                    ; clock:inst|clk_sig_t[2]  ; clock:inst|clk_sig_t[3]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.561 ns                ;
; N/A                                     ; 121.05 MHz ( period = 8.261 ns )                    ; clock:inst|clk_sig_t[1]  ; clock:inst|clk_sig_t[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.552 ns                ;
; N/A                                     ; 121.30 MHz ( period = 8.244 ns )                    ; clock:inst|clk_sig_t[4]  ; clock:inst|clk_sig_t[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.535 ns                ;
; N/A                                     ; 121.48 MHz ( period = 8.232 ns )                    ; clock:inst|clk_sig_t[8]  ; clock:inst|clk_sig_t[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.523 ns                ;
; N/A                                     ; 122.01 MHz ( period = 8.196 ns )                    ; clock:inst|clk_sig_t[0]  ; clock:inst|clk_sig_t[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.487 ns                ;
; N/A                                     ; 122.22 MHz ( period = 8.182 ns )                    ; clock:inst|clk_sig_t[0]  ; clock:inst|clk_sig_t[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.473 ns                ;
; N/A                                     ; 122.23 MHz ( period = 8.181 ns )                    ; clock:inst|clk_sig_t[7]  ; clock:inst|clk_sig_t[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.472 ns                ;
; N/A                                     ; 122.25 MHz ( period = 8.180 ns )                    ; clock:inst|clk_sig_t[7]  ; clock:inst|clk_sig_t[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.471 ns                ;
; N/A                                     ; 122.26 MHz ( period = 8.179 ns )                    ; clock:inst|clk_sig_t[7]  ; clock:inst|clk_sig_t[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.470 ns                ;
; N/A                                     ; 122.29 MHz ( period = 8.177 ns )                    ; clock:inst|clk_sig_t[7]  ; clock:inst|clk_sig_t[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.468 ns                ;
; N/A                                     ; 122.41 MHz ( period = 8.169 ns )                    ; clock:inst|clk_sig_t[7]  ; clock:inst|clk_sig_t[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.460 ns                ;
; N/A                                     ; 122.55 MHz ( period = 8.160 ns )                    ; clock:inst|clk_sig_t[9]  ; clock:inst|clk_t         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.451 ns                ;
; N/A                                     ; 122.62 MHz ( period = 8.155 ns )                    ; clock:inst|clk_sig_t[9]  ; clock:inst|clk_sig_t[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.446 ns                ;
; N/A                                     ; 122.65 MHz ( period = 8.153 ns )                    ; clock:inst|clk_sig_t[13] ; clock:inst|clk_t         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.444 ns                ;
; N/A                                     ; 122.71 MHz ( period = 8.149 ns )                    ; clock:inst|clk_sig_t[2]  ; clock:inst|clk_sig_t[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.440 ns                ;
; N/A                                     ; 122.73 MHz ( period = 8.148 ns )                    ; clock:inst|clk_sig_t[13] ; clock:inst|clk_sig_t[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.439 ns                ;
; N/A                                     ; 123.00 MHz ( period = 8.130 ns )                    ; clock:inst|clk_sig_t[1]  ; clock:inst|clk_sig_t[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.421 ns                ;
; N/A                                     ; 123.21 MHz ( period = 8.116 ns )                    ; clock:inst|clk_sig_t[1]  ; clock:inst|clk_sig_t[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.407 ns                ;
; N/A                                     ; 123.47 MHz ( period = 8.099 ns )                    ; clock:inst|clk_sig_t[3]  ; clock:inst|clk_sig_t[4]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.390 ns                ;
; N/A                                     ; 123.76 MHz ( period = 8.080 ns )                    ; clock:inst|clk_sig_t[7]  ; clock:inst|clk_sig_t[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.371 ns                ;
; N/A                                     ; 124.39 MHz ( period = 8.039 ns )                    ; clock:inst|clk_sig_t[2]  ; clock:inst|clk_sig_t[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.330 ns                ;
; N/A                                     ; 124.41 MHz ( period = 8.038 ns )                    ; clock:inst|clk_sig_t[0]  ; clock:inst|clk_sig_t[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.329 ns                ;
; N/A                                     ; 124.41 MHz ( period = 8.038 ns )                    ; clock:inst|clk_sig_t[6]  ; clock:inst|clk_sig_t[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.329 ns                ;
; N/A                                     ; 124.50 MHz ( period = 8.032 ns )                    ; clock:inst|clk_sig_t[15] ; clock:inst|clk_sig_t[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.323 ns                ;
; N/A                                     ; 124.67 MHz ( period = 8.021 ns )                    ; clock:inst|clk_sig_t[9]  ; clock:inst|clk_sig_t[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.312 ns                ;
; N/A                                     ; 124.92 MHz ( period = 8.005 ns )                    ; clock:inst|clk_sig_t[2]  ; clock:inst|clk_sig_t[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.296 ns                ;
; N/A                                     ; 124.95 MHz ( period = 8.003 ns )                    ; clock:inst|clk_sig_t[2]  ; clock:inst|clk_sig_t[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.294 ns                ;
; N/A                                     ; 124.98 MHz ( period = 8.001 ns )                    ; clock:inst|clk_sig_t[2]  ; clock:inst|clk_sig_t[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.292 ns                ;
; N/A                                     ; 125.02 MHz ( period = 7.999 ns )                    ; clock:inst|clk_sig_t[6]  ; clock:inst|clk_sig_t[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.290 ns                ;
; N/A                                     ; 125.11 MHz ( period = 7.993 ns )                    ; clock:inst|clk_sig_t[2]  ; clock:inst|clk_sig_t[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.284 ns                ;
; N/A                                     ; 125.44 MHz ( period = 7.972 ns )                    ; clock:inst|clk_sig_t[1]  ; clock:inst|clk_sig_t[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.263 ns                ;
; N/A                                     ; 125.80 MHz ( period = 7.949 ns )                    ; clock:inst|clk_sig_t[8]  ; clock:inst|clk_sig_t[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.240 ns                ;
; N/A                                     ; 125.80 MHz ( period = 7.949 ns )                    ; clock:inst|clk_sig_t[7]  ; clock:inst|clk_sig_t[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.240 ns                ;
; N/A                                     ; 125.82 MHz ( period = 7.948 ns )                    ; clock:inst|clk_sig_t[8]  ; clock:inst|clk_sig_t[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.239 ns                ;
; N/A                                     ; 125.83 MHz ( period = 7.947 ns )                    ; clock:inst|clk_sig_t[8]  ; clock:inst|clk_sig_t[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.238 ns                ;
; N/A                                     ; 125.85 MHz ( period = 7.946 ns )                    ; clock:inst|clk_sig_t[11] ; clock:inst|clk_sig_t[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.237 ns                ;
; N/A                                     ; 125.87 MHz ( period = 7.945 ns )                    ; clock:inst|clk_sig_t[8]  ; clock:inst|clk_sig_t[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.236 ns                ;
; N/A                                     ; 125.99 MHz ( period = 7.937 ns )                    ; clock:inst|clk_sig_t[8]  ; clock:inst|clk_sig_t[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.228 ns                ;
; N/A                                     ; 126.02 MHz ( period = 7.935 ns )                    ; clock:inst|clk_sig_t[7]  ; clock:inst|clk_sig_t[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.226 ns                ;
; N/A                                     ; 126.17 MHz ( period = 7.926 ns )                    ; clock:inst|clk_sig_t[14] ; clock:inst|clk_sig_t[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.217 ns                ;
; N/A                                     ; 126.21 MHz ( period = 7.923 ns )                    ; clock:inst|clk_sig_t[5]  ; clock:inst|clk_t         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 126.29 MHz ( period = 7.918 ns )                    ; clock:inst|clk_sig_t[5]  ; clock:inst|clk_sig_t[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.209 ns                ;
; N/A                                     ; 126.37 MHz ( period = 7.913 ns )                    ; clock:inst|clk_sig_t[0]  ; clock:inst|clk_sig_t[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.204 ns                ;
; N/A                                     ; 126.45 MHz ( period = 7.908 ns )                    ; clock:inst|clk_sig_t[4]  ; clock:inst|clk_sig_t[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.199 ns                ;
; N/A                                     ; 126.47 MHz ( period = 7.907 ns )                    ; clock:inst|clk_sig_t[6]  ; clock:inst|clk_sig_t[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.198 ns                ;
; N/A                                     ; 126.57 MHz ( period = 7.901 ns )                    ; clock:inst|clk_sig_t[2]  ; clock:inst|clk_sig_t[4]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.192 ns                ;
; N/A                                     ; 126.65 MHz ( period = 7.896 ns )                    ; clock:inst|clk_sig_t[8]  ; clock:inst|clk_sig_t[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.187 ns                ;
; N/A                                     ; 127.23 MHz ( period = 7.860 ns )                    ; clock:inst|clk_sig_t[17] ; clock:inst|clk_sig_t[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.151 ns                ;
; N/A                                     ; 127.44 MHz ( period = 7.847 ns )                    ; clock:inst|clk_sig_t[1]  ; clock:inst|clk_sig_t[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.138 ns                ;
; N/A                                     ; 127.63 MHz ( period = 7.835 ns )                    ; clock:inst|clk_sig_t[3]  ; clock:inst|clk_sig_t[0]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.126 ns                ;
; N/A                                     ; 128.06 MHz ( period = 7.809 ns )                    ; clock:inst|clk_sig_t[7]  ; clock:inst|clk_t         ; clk_in     ; clk_in   ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 128.14 MHz ( period = 7.804 ns )                    ; clock:inst|clk_sig_t[7]  ; clock:inst|clk_sig_t[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 128.14 MHz ( period = 7.804 ns )                    ; clock:inst|clk_sig_t[14] ; clock:inst|clk_sig_t[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 128.16 MHz ( period = 7.803 ns )                    ; clock:inst|clk_sig_t[14] ; clock:inst|clk_sig_t[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.094 ns                ;
; N/A                                     ; 128.17 MHz ( period = 7.802 ns )                    ; clock:inst|clk_sig_t[10] ; clock:inst|clk_sig_t[0]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.093 ns                ;
; N/A                                     ; 128.17 MHz ( period = 7.802 ns )                    ; clock:inst|clk_sig_t[14] ; clock:inst|clk_sig_t[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.093 ns                ;
; N/A                                     ; 128.21 MHz ( period = 7.800 ns )                    ; clock:inst|clk_sig_t[14] ; clock:inst|clk_sig_t[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.091 ns                ;
; N/A                                     ; 128.34 MHz ( period = 7.792 ns )                    ; clock:inst|clk_sig_t[14] ; clock:inst|clk_sig_t[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.083 ns                ;
; N/A                                     ; 128.35 MHz ( period = 7.791 ns )                    ; clock:inst|clk_sig_t[7]  ; clock:inst|clk_sig_t[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.082 ns                ;
; N/A                                     ; 128.44 MHz ( period = 7.786 ns )                    ; clock:inst|clk_sig_t[0]  ; clock:inst|clk_sig_t[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.077 ns                ;
; N/A                                     ; 128.55 MHz ( period = 7.779 ns )                    ; clock:inst|clk_sig_t[0]  ; clock:inst|clk_sig_t[11] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.070 ns                ;
; N/A                                     ; 128.58 MHz ( period = 7.777 ns )                    ; clock:inst|clk_sig_t[4]  ; clock:inst|clk_sig_t[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.068 ns                ;
; N/A                                     ; 128.72 MHz ( period = 7.769 ns )                    ; clock:inst|clk_sig_t[3]  ; clock:inst|clk_sig_t[3]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 128.78 MHz ( period = 7.765 ns )                    ; clock:inst|clk_sig_t[8]  ; clock:inst|clk_sig_t[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.056 ns                ;
; N/A                                     ; 128.82 MHz ( period = 7.763 ns )                    ; clock:inst|clk_sig_t[4]  ; clock:inst|clk_sig_t[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.054 ns                ;
; N/A                                     ; 129.02 MHz ( period = 7.751 ns )                    ; clock:inst|clk_sig_t[8]  ; clock:inst|clk_sig_t[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.042 ns                ;
; N/A                                     ; 129.05 MHz ( period = 7.749 ns )                    ; clock:inst|clk_sig_t[6]  ; clock:inst|clk_sig_t[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.040 ns                ;
; N/A                                     ; 129.53 MHz ( period = 7.720 ns )                    ; clock:inst|clk_sig_t[1]  ; clock:inst|clk_sig_t[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.011 ns                ;
; N/A                                     ; 129.62 MHz ( period = 7.715 ns )                    ; clock:inst|clk_sig_t[15] ; clock:inst|clk_sig_t[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.006 ns                ;
; N/A                                     ; 129.63 MHz ( period = 7.714 ns )                    ; clock:inst|clk_sig_t[15] ; clock:inst|clk_sig_t[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.005 ns                ;
; N/A                                     ; 129.65 MHz ( period = 7.713 ns )                    ; clock:inst|clk_sig_t[15] ; clock:inst|clk_sig_t[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 7.004 ns                ;
; N/A                                     ; 129.65 MHz ( period = 7.713 ns )                    ; clock:inst|clk_sig_t[1]  ; clock:inst|clk_sig_t[11] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.004 ns                ;
; N/A                                     ; 129.68 MHz ( period = 7.711 ns )                    ; clock:inst|clk_sig_t[15] ; clock:inst|clk_sig_t[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.002 ns                ;
; N/A                                     ; 129.77 MHz ( period = 7.706 ns )                    ; clock:inst|clk_sig_t[12] ; clock:inst|clk_sig_t[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.997 ns                ;
; N/A                                     ; 129.82 MHz ( period = 7.703 ns )                    ; clock:inst|clk_sig_t[15] ; clock:inst|clk_sig_t[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.994 ns                ;
; N/A                                     ; 130.12 MHz ( period = 7.685 ns )                    ; clock:inst|clk_sig_t[9]  ; clock:inst|clk_sig_t[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.976 ns                ;
; N/A                                     ; 130.17 MHz ( period = 7.682 ns )                    ; clock:inst|clk_sig_t[11] ; clock:inst|clk_sig_t[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.973 ns                ;
; N/A                                     ; 130.77 MHz ( period = 7.647 ns )                    ; clock:inst|clk_sig_t[0]  ; clock:inst|clk_sig_t[3]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.938 ns                ;
; N/A                                     ; 131.01 MHz ( period = 7.633 ns )                    ; clock:inst|clk_sig_t[2]  ; clock:inst|clk_t         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.924 ns                ;
; N/A                                     ; 131.25 MHz ( period = 7.619 ns )                    ; clock:inst|clk_sig_t[4]  ; clock:inst|clk_sig_t[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.910 ns                ;
; N/A                                     ; 131.46 MHz ( period = 7.607 ns )                    ; clock:inst|clk_sig_t[8]  ; clock:inst|clk_sig_t[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.898 ns                ;
; N/A                                     ; 131.91 MHz ( period = 7.581 ns )                    ; clock:inst|clk_sig_t[1]  ; clock:inst|clk_sig_t[3]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.872 ns                ;
; N/A                                     ; 131.98 MHz ( period = 7.577 ns )                    ; clock:inst|clk_sig_t[8]  ; clock:inst|clk_t         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.868 ns                ;
; N/A                                     ; 132.07 MHz ( period = 7.572 ns )                    ; clock:inst|clk_sig_t[8]  ; clock:inst|clk_sig_t[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.863 ns                ;
; N/A                                     ; 132.15 MHz ( period = 7.567 ns )                    ; clock:inst|clk_sig_t[9]  ; clock:inst|clk_sig_t[0]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.858 ns                ;
; N/A                                     ; 132.28 MHz ( period = 7.560 ns )                    ; clock:inst|clk_sig_t[13] ; clock:inst|clk_sig_t[0]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.851 ns                ;
; N/A                                     ; 132.38 MHz ( period = 7.554 ns )                    ; clock:inst|clk_sig_t[9]  ; clock:inst|clk_sig_t[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.845 ns                ;
; N/A                                     ; 132.63 MHz ( period = 7.540 ns )                    ; clock:inst|clk_sig_t[9]  ; clock:inst|clk_sig_t[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.831 ns                ;
; N/A                                     ; 132.64 MHz ( period = 7.539 ns )                    ; clock:inst|clk_sig_t[7]  ; clock:inst|clk_sig_t[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.830 ns                ;
; N/A                                     ; 132.75 MHz ( period = 7.533 ns )                    ; clock:inst|clk_sig_t[16] ; clock:inst|clk_sig_t[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.824 ns                ;
; N/A                                     ; 132.77 MHz ( period = 7.532 ns )                    ; clock:inst|clk_sig_t[7]  ; clock:inst|clk_sig_t[11] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.823 ns                ;
; N/A                                     ; 132.87 MHz ( period = 7.526 ns )                    ; clock:inst|clk_sig_t[0]  ; clock:inst|clk_sig_t[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.817 ns                ;
; N/A                                     ; 133.39 MHz ( period = 7.497 ns )                    ; clock:inst|clk_sig_t[6]  ; clock:inst|clk_sig_t[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.788 ns                ;
; N/A                                     ; 133.44 MHz ( period = 7.494 ns )                    ; clock:inst|clk_sig_t[4]  ; clock:inst|clk_sig_t[5]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.785 ns                ;
; N/A                                     ; 133.51 MHz ( period = 7.490 ns )                    ; clock:inst|clk_sig_t[10] ; clock:inst|clk_sig_t[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.781 ns                ;
; N/A                                     ; 133.51 MHz ( period = 7.490 ns )                    ; clock:inst|clk_sig_t[6]  ; clock:inst|clk_sig_t[11] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.781 ns                ;
; N/A                                     ; 133.62 MHz ( period = 7.484 ns )                    ; clock:inst|clk_sig_t[10] ; clock:inst|clk_sig_t[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.775 ns                ;
; N/A                                     ; 133.71 MHz ( period = 7.479 ns )                    ; clock:inst|clk_sig_t[11] ; clock:inst|clk_sig_t[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.770 ns                ;
; N/A                                     ; 133.96 MHz ( period = 7.465 ns )                    ; clock:inst|clk_sig_t[11] ; clock:inst|clk_sig_t[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.756 ns                ;
; N/A                                     ; 134.05 MHz ( period = 7.460 ns )                    ; clock:inst|clk_sig_t[1]  ; clock:inst|clk_sig_t[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.751 ns                ;
; N/A                                     ; 134.07 MHz ( period = 7.459 ns )                    ; clock:inst|clk_sig_t[14] ; clock:inst|clk_sig_t[15] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.750 ns                ;
; N/A                                     ; 134.32 MHz ( period = 7.445 ns )                    ; clock:inst|clk_sig_t[14] ; clock:inst|clk_sig_t[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.736 ns                ;
; N/A                                     ; 134.55 MHz ( period = 7.432 ns )                    ; clock:inst|clk_sig_t[14] ; clock:inst|clk_t         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.723 ns                ;
; N/A                                     ; 134.64 MHz ( period = 7.427 ns )                    ; clock:inst|clk_sig_t[14] ; clock:inst|clk_sig_t[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.718 ns                ;
; N/A                                     ; 134.84 MHz ( period = 7.416 ns )                    ; clock:inst|clk_sig_t[0]  ; clock:inst|clk_sig_t[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.707 ns                ;
; N/A                                     ; 135.21 MHz ( period = 7.396 ns )                    ; clock:inst|clk_sig_t[9]  ; clock:inst|clk_sig_t[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.687 ns                ;
; N/A                                     ; 135.74 MHz ( period = 7.367 ns )                    ; clock:inst|clk_sig_t[4]  ; clock:inst|clk_sig_t[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.658 ns                ;
; N/A                                     ; 135.87 MHz ( period = 7.360 ns )                    ; clock:inst|clk_sig_t[4]  ; clock:inst|clk_sig_t[11] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.651 ns                ;
; N/A                                     ; 135.96 MHz ( period = 7.355 ns )                    ; clock:inst|clk_sig_t[8]  ; clock:inst|clk_sig_t[17] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.646 ns                ;
; N/A                                     ; 136.05 MHz ( period = 7.350 ns )                    ; clock:inst|clk_sig_t[1]  ; clock:inst|clk_sig_t[7]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.641 ns                ;
; N/A                                     ; 136.09 MHz ( period = 7.348 ns )                    ; clock:inst|clk_sig_t[8]  ; clock:inst|clk_sig_t[11] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.639 ns                ;
; N/A                                     ; 136.18 MHz ( period = 7.343 ns )                    ; clock:inst|clk_sig_t[15] ; clock:inst|clk_t         ; clk_in     ; clk_in   ; None                        ; None                      ; 6.634 ns                ;
; N/A                                     ; 136.22 MHz ( period = 7.341 ns )                    ; clock:inst|clk_sig_t[0]  ; clock:inst|clk_sig_t[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.632 ns                ;
; N/A                                     ; 136.28 MHz ( period = 7.338 ns )                    ; clock:inst|clk_sig_t[15] ; clock:inst|clk_sig_t[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.629 ns                ;
; N/A                                     ; 136.33 MHz ( period = 7.335 ns )                    ; clock:inst|clk_sig_t[0]  ; clock:inst|clk_sig_t[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.626 ns                ;
; N/A                                     ; 136.43 MHz ( period = 7.330 ns )                    ; clock:inst|clk_sig_t[5]  ; clock:inst|clk_sig_t[0]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.621 ns                ;
; N/A                                     ; 136.59 MHz ( period = 7.321 ns )                    ; clock:inst|clk_sig_t[11] ; clock:inst|clk_sig_t[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.612 ns                ;
; N/A                                     ; 136.74 MHz ( period = 7.313 ns )                    ; clock:inst|clk_sig_t[0]  ; clock:inst|clk_sig_t[8]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.604 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; clock:inst|clk_sig_t[14] ; clock:inst|clk_sig_t[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.592 ns                ;
; N/A                                     ; 137.10 MHz ( period = 7.294 ns )                    ; clock:inst|clk_sig_t[0]  ; clock:inst|clk_sig_t[9]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.585 ns                ;
; N/A                                     ; 137.29 MHz ( period = 7.284 ns )                    ; clock:inst|clk_sig_t[15] ; clock:inst|clk_sig_t[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.575 ns                ;
; N/A                                     ; 137.40 MHz ( period = 7.278 ns )                    ; clock:inst|clk_sig_t[0]  ; clock:inst|clk_sig_t[4]  ; clk_in     ; clk_in   ; None                        ; None                      ; 6.569 ns                ;
; N/A                                     ; 137.46 MHz ( period = 7.275 ns )                    ; clock:inst|clk_sig_t[1]  ; clock:inst|clk_sig_t[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.566 ns                ;
; N/A                                     ; 137.57 MHz ( period = 7.269 ns )                    ; clock:inst|clk_sig_t[1]  ; clock:inst|clk_sig_t[10] ; clk_in     ; clk_in   ; None                        ; None                      ; 6.560 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                          ;                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------+
; tsu                                                                       ;
+-------+--------------+------------+-------+--------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                 ; To Clock ;
+-------+--------------+------------+-------+--------------------+----------+
; N/A   ; None         ; -1.241 ns  ; sw_in ; pw:inst7|pw_sig[1] ; clk_in   ;
; N/A   ; None         ; -1.242 ns  ; sw_in ; pw:inst7|pw_sig[2] ; clk_in   ;
; N/A   ; None         ; -1.247 ns  ; sw_in ; pw:inst7|pw_sig[0] ; clk_in   ;
; N/A   ; None         ; -1.249 ns  ; sw_in ; pw:inst7|pw_sig[3] ; clk_in   ;
+-------+--------------+------------+-------+--------------------+----------+


+---------------------------------------------------------------------------------+
; tco                                                                             ;
+-------+--------------+------------+--------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From               ; To        ; From Clock ;
+-------+--------------+------------+--------------------+-----------+------------+
; N/A   ; None         ; 13.763 ns  ; pw:inst7|pw_sig[0] ; pw_out[0] ; clk_in     ;
; N/A   ; None         ; 13.746 ns  ; pw:inst7|pw_sig[1] ; pw_out[1] ; clk_in     ;
; N/A   ; None         ; 13.582 ns  ; pw:inst7|pw_sig[3] ; pw_out[3] ; clk_in     ;
; N/A   ; None         ; 12.371 ns  ; pw:inst7|pw_sig[2] ; pw_out[2] ; clk_in     ;
+-------+--------------+------------+--------------------+-----------+------------+


+---------------------------------------------------------------------------------+
; th                                                                              ;
+---------------+-------------+-----------+-------+--------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                 ; To Clock ;
+---------------+-------------+-----------+-------+--------------------+----------+
; N/A           ; None        ; 1.803 ns  ; sw_in ; pw:inst7|pw_sig[3] ; clk_in   ;
; N/A           ; None        ; 1.801 ns  ; sw_in ; pw:inst7|pw_sig[0] ; clk_in   ;
; N/A           ; None        ; 1.796 ns  ; sw_in ; pw:inst7|pw_sig[2] ; clk_in   ;
; N/A           ; None        ; 1.795 ns  ; sw_in ; pw:inst7|pw_sig[1] ; clk_in   ;
+---------------+-------------+-----------+-------+--------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Oct 05 14:40:17 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pw_bdf -c pw_bdf
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clock:inst|clk_t" as buffer
Info: Clock "clk_in" has Internal fmax of 101.01 MHz between source register "clock:inst|clk_sig_t[3]" and destination register "clock:inst|clk_sig_t[12]" (period= 9.9 ns)
    Info: + Longest register to register delay is 9.191 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y3_N0; Fanout = 4; REG Node = 'clock:inst|clk_sig_t[3]'
        Info: 2: + IC(3.120 ns) + CELL(0.747 ns) = 3.867 ns; Loc. = LC_X10_Y4_N3; Fanout = 2; COMB Node = 'clock:inst|Add3~37'
        Info: 3: + IC(0.000 ns) + CELL(0.261 ns) = 4.128 ns; Loc. = LC_X10_Y4_N4; Fanout = 6; COMB Node = 'clock:inst|Add3~52'
        Info: 4: + IC(0.000 ns) + CELL(0.349 ns) = 4.477 ns; Loc. = LC_X10_Y4_N9; Fanout = 6; COMB Node = 'clock:inst|Add3~67'
        Info: 5: + IC(0.000 ns) + CELL(1.234 ns) = 5.711 ns; Loc. = LC_X11_Y4_N2; Fanout = 1; COMB Node = 'clock:inst|Add3~85'
        Info: 6: + IC(3.200 ns) + CELL(0.280 ns) = 9.191 ns; Loc. = LC_X10_Y5_N0; Fanout = 4; REG Node = 'clock:inst|clk_sig_t[12]'
        Info: Total cell delay = 2.871 ns ( 31.24 % )
        Info: Total interconnect delay = 6.320 ns ( 68.76 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk_in" to destination register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 21; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y5_N0; Fanout = 4; REG Node = 'clock:inst|clk_sig_t[12]'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
        Info: - Longest clock path from clock "clk_in" to source register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 21; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X15_Y3_N0; Fanout = 4; REG Node = 'clock:inst|clk_sig_t[3]'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: tsu for register "pw:inst7|pw_sig[1]" (data pin = "sw_in", clock pin = "clk_in") is -1.241 ns
    Info: + Longest pin to register delay is 7.332 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_124; Fanout = 4; PIN Node = 'sw_in'
        Info: 2: + IC(5.139 ns) + CELL(1.061 ns) = 7.332 ns; Loc. = LC_X16_Y9_N7; Fanout = 3; REG Node = 'pw:inst7|pw_sig[1]'
        Info: Total cell delay = 2.193 ns ( 29.91 % )
        Info: Total interconnect delay = 5.139 ns ( 70.09 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "clk_in" to destination register is 8.906 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 21; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y4_N9; Fanout = 5; REG Node = 'clock:inst|clk_t'
        Info: 3: + IC(3.793 ns) + CELL(0.918 ns) = 8.906 ns; Loc. = LC_X16_Y9_N7; Fanout = 3; REG Node = 'pw:inst7|pw_sig[1]'
        Info: Total cell delay = 3.375 ns ( 37.90 % )
        Info: Total interconnect delay = 5.531 ns ( 62.10 % )
Info: tco from clock "clk_in" to destination pin "pw_out[0]" through register "pw:inst7|pw_sig[0]" is 13.763 ns
    Info: + Longest clock path from clock "clk_in" to source register is 8.906 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 21; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y4_N9; Fanout = 5; REG Node = 'clock:inst|clk_t'
        Info: 3: + IC(3.793 ns) + CELL(0.918 ns) = 8.906 ns; Loc. = LC_X16_Y9_N0; Fanout = 3; REG Node = 'pw:inst7|pw_sig[0]'
        Info: Total cell delay = 3.375 ns ( 37.90 % )
        Info: Total interconnect delay = 5.531 ns ( 62.10 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 4.481 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y9_N0; Fanout = 3; REG Node = 'pw:inst7|pw_sig[0]'
        Info: 2: + IC(2.159 ns) + CELL(2.322 ns) = 4.481 ns; Loc. = PIN_102; Fanout = 0; PIN Node = 'pw_out[0]'
        Info: Total cell delay = 2.322 ns ( 51.82 % )
        Info: Total interconnect delay = 2.159 ns ( 48.18 % )
Info: th for register "pw:inst7|pw_sig[3]" (data pin = "sw_in", clock pin = "clk_in") is 1.803 ns
    Info: + Longest clock path from clock "clk_in" to destination register is 8.906 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 21; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y4_N9; Fanout = 5; REG Node = 'clock:inst|clk_t'
        Info: 3: + IC(3.793 ns) + CELL(0.918 ns) = 8.906 ns; Loc. = LC_X16_Y9_N2; Fanout = 3; REG Node = 'pw:inst7|pw_sig[3]'
        Info: Total cell delay = 3.375 ns ( 37.90 % )
        Info: Total interconnect delay = 5.531 ns ( 62.10 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 7.324 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_124; Fanout = 4; PIN Node = 'sw_in'
        Info: 2: + IC(5.131 ns) + CELL(1.061 ns) = 7.324 ns; Loc. = LC_X16_Y9_N2; Fanout = 3; REG Node = 'pw:inst7|pw_sig[3]'
        Info: Total cell delay = 2.193 ns ( 29.94 % )
        Info: Total interconnect delay = 5.131 ns ( 70.06 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Fri Oct 05 14:40:18 2012
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


