{COMPONENT \\ARMIN\ALEX\PROJECTS\MINISYS\CUPL\MINISYS-SD\MINISYS-SD-GAL2.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Fri Jul 10 13:51:55 2020 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P CWR {Pt "INPUT"}{Lq 0}{Ploc 100 260}}
   {P CRD {Pt "INPUT"}{Lq 0}{Ploc 100 220}}
   {P RST' {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P RDY {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P CD0' {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P CD1' {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P SCLK {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P FCLK {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P DWR' {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P CS0 {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P CS1 {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P CKDIV {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P D0 {Pt "I/O"}{Lq 0}{Ploc 290 20}}
   {P D1 {Pt "I/O"}{Lq 0}{Ploc 290 40}}
   {P D2 {Pt "I/O"}{Lq 0}{Ploc 290 60}}
   {P ICLK {Pt "I/O"}{Lq 0}{Ploc 290 80}}
   {P CLK {Pt "I/O"}{Lq 0}{Ploc 290 100}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 195 290}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 270}
   [Ts 15][Tj "RC"]
   {Pnl 120 230}
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 270 30}
   {Pnl 270 50}
   {Pnl 270 70}
   {Pnl 270 90}
   {Pnl 270 110}

   {Sd A 1 2 3 4 5 6 7 8 9 15 16 17 12 13 14 18 19}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 280 260 0}
   {L 130 260 100 260}
   {L 130 270 140 260 130 250}
   {L 130 220 100 220}
   {L 120 200 100 200}
   {C 125 200 5}
   {L 130 180 100 180}
   {L 120 160 100 160}
   {C 125 160 5}
   {L 120 140 100 140}
   {C 125 140 5}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 120 80 100 80}
   {C 125 80 5}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 130 20 100 20}
   {L 260 20 290 20}
   {L 260 40 290 40}
   {L 260 60 290 60}
   {L 260 80 290 80}
   {L 260 100 290 100}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "CWR" 140 260}
   {T "CRD" 140 220}
   {T "RST'" 140 200}
   {T "RDY" 140 180}
   {T "CD0'" 140 160}
   {T "CD1'" 140 140}
   {T "SCLK" 140 120}
   {T "FCLK" 140 100}
   {T "DWR'" 140 80}
   {T "CS0" 140 60}
   {T "CS1" 140 40}
   {T "CKDIV" 140 20}
   [Tj "RC"]
   {T "D0" 250 20}
   {T "D1" 250 40}
   {T "D2" 250 60}
   {T "ICLK" 250 80}
   {T "CLK" 250 100}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "G16V8MS" 195 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD \\ARMIN\ALEX\PROJECTS\MINISYS\CUPL\MINISYS-SD\MINISYS-SD-GAL2 195 280}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N CWR
   }
   {N CRD
   }
   {N RST'
   }
   {N RDY
   }
   {N CD0'
   }
   {N CD1'
   }
   {N SCLK
   }
   {N FCLK
   }
   {N DWR'
   }
   {N CS0
   }
   {N CS1
   }
   {N CKDIV
   }
   {N D0
   }
   {N D1
   }
   {N D2
   }
   {N ICLK
   }
   {N CLK
   }
  }

  {SUBCOMP
  }
 }
}
