Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Dec  5 11:08:29 2023
| Host         : Lenova running 64-bit Debian GNU/Linux trixie/sid
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file flightController_timing_summary_routed.rpt -pb flightController_timing_summary_routed.pb -rpx flightController_timing_summary_routed.rpx -warn_on_violation
| Design       : flightController
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       1000        
HPDR-1     Warning           Port pin direction inconsistency  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1831)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3703)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1831)
---------------------------
 There are 1831 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3703)
---------------------------------------------------
 There are 3703 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3710          inf        0.000                      0                 3710           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3710 Endpoints
Min Delay          3710 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2cExternal/BUFFER_8_reg[1]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/BUFFER_32_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.115ns  (logic 1.220ns (10.976%)  route 9.895ns (89.024%))
  Logic Levels:           5  (FDRE=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y138        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_8_reg[1]_rep/C
    SLICE_X18Y138        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i2cExternal/BUFFER_8_reg[1]_rep/Q
                         net (fo=118, routed)         7.784     8.240    i2cExternal/BUFFER_8_reg[1]_rep_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I2_O)        0.124     8.364 r  i2cExternal/BUFFER_32[19]_i_19/O
                         net (fo=1, routed)           0.000     8.364    i2cExternal/BUFFER_32[19]_i_19_n_0
    SLICE_X17Y120        MUXF7 (Prop_muxf7_I1_O)      0.217     8.581 r  i2cExternal/BUFFER_32_reg[19]_i_11/O
                         net (fo=1, routed)           0.948     9.529    i2cExternal/BUFFER_32_reg[19]_i_11_n_0
    SLICE_X17Y124        LUT6 (Prop_lut6_I5_O)        0.299     9.828 r  i2cExternal/BUFFER_32[19]_i_3/O
                         net (fo=1, routed)           1.163    10.991    i2cExternal/I_I2CITF/BUFFER_32_reg[19]_0
    SLICE_X19Y134        LUT6 (Prop_lut6_I2_O)        0.124    11.115 r  i2cExternal/I_I2CITF/BUFFER_32[19]_i_1/O
                         net (fo=1, routed)           0.000    11.115    i2cExternal/p_1_in[19]
    SLICE_X19Y134        FDRE                                         r  i2cExternal/BUFFER_32_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_8_reg[1]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/BUFFER_32_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.069ns  (logic 1.215ns (10.977%)  route 9.854ns (89.023%))
  Logic Levels:           5  (FDRE=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y138        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_8_reg[1]_rep/C
    SLICE_X18Y138        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i2cExternal/BUFFER_8_reg[1]_rep/Q
                         net (fo=118, routed)         7.814     8.270    i2cExternal/BUFFER_8_reg[1]_rep_n_0
    SLICE_X17Y129        LUT6 (Prop_lut6_I2_O)        0.124     8.394 r  i2cExternal/BUFFER_32[16]_i_12/O
                         net (fo=1, routed)           0.000     8.394    i2cExternal/BUFFER_32[16]_i_12_n_0
    SLICE_X17Y129        MUXF7 (Prop_muxf7_I0_O)      0.212     8.606 r  i2cExternal/BUFFER_32_reg[16]_i_8/O
                         net (fo=1, routed)           0.819     9.425    i2cExternal/BUFFER_32_reg[16]_i_8_n_0
    SLICE_X17Y123        LUT6 (Prop_lut6_I0_O)        0.299     9.724 r  i2cExternal/BUFFER_32[16]_i_3/O
                         net (fo=1, routed)           1.221    10.945    i2cExternal/I_I2CITF/BUFFER_32_reg[16]_0
    SLICE_X19Y135        LUT6 (Prop_lut6_I2_O)        0.124    11.069 r  i2cExternal/I_I2CITF/BUFFER_32[16]_i_1/O
                         net (fo=1, routed)           0.000    11.069    i2cExternal/p_1_in[16]
    SLICE_X19Y135        FDRE                                         r  i2cExternal/BUFFER_32_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_8_reg[1]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/BUFFER_32_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.869ns  (logic 1.220ns (11.225%)  route 9.649ns (88.775%))
  Logic Levels:           5  (FDRE=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y138        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_8_reg[1]_rep/C
    SLICE_X18Y138        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i2cExternal/BUFFER_8_reg[1]_rep/Q
                         net (fo=118, routed)         7.767     8.223    i2cExternal/BUFFER_8_reg[1]_rep_n_0
    SLICE_X16Y130        LUT6 (Prop_lut6_I2_O)        0.124     8.347 r  i2cExternal/BUFFER_32[18]_i_13/O
                         net (fo=1, routed)           0.000     8.347    i2cExternal/BUFFER_32[18]_i_13_n_0
    SLICE_X16Y130        MUXF7 (Prop_muxf7_I1_O)      0.217     8.564 r  i2cExternal/BUFFER_32_reg[18]_i_8/O
                         net (fo=1, routed)           0.812     9.376    i2cExternal/BUFFER_32_reg[18]_i_8_n_0
    SLICE_X17Y123        LUT6 (Prop_lut6_I0_O)        0.299     9.675 r  i2cExternal/BUFFER_32[18]_i_3/O
                         net (fo=1, routed)           1.070    10.745    i2cExternal/I_I2CITF/BUFFER_32_reg[18]_0
    SLICE_X19Y134        LUT6 (Prop_lut6_I2_O)        0.124    10.869 r  i2cExternal/I_I2CITF/BUFFER_32[18]_i_1/O
                         net (fo=1, routed)           0.000    10.869    i2cExternal/p_1_in[18]
    SLICE_X19Y134        FDRE                                         r  i2cExternal/BUFFER_32_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_8_reg[1]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/BUFFER_32_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.828ns  (logic 1.215ns (11.221%)  route 9.613ns (88.779%))
  Logic Levels:           5  (FDRE=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y138        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_8_reg[1]_rep/C
    SLICE_X18Y138        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i2cExternal/BUFFER_8_reg[1]_rep/Q
                         net (fo=118, routed)         8.135     8.591    i2cExternal/BUFFER_8_reg[1]_rep_n_0
    SLICE_X20Y130        LUT6 (Prop_lut6_I2_O)        0.124     8.715 r  i2cExternal/BUFFER_32[17]_i_12/O
                         net (fo=1, routed)           0.000     8.715    i2cExternal/BUFFER_32[17]_i_12_n_0
    SLICE_X20Y130        MUXF7 (Prop_muxf7_I0_O)      0.212     8.927 r  i2cExternal/BUFFER_32_reg[17]_i_8/O
                         net (fo=1, routed)           0.668     9.595    i2cExternal/BUFFER_32_reg[17]_i_8_n_0
    SLICE_X20Y124        LUT6 (Prop_lut6_I0_O)        0.299     9.894 r  i2cExternal/BUFFER_32[17]_i_3/O
                         net (fo=1, routed)           0.810    10.704    i2cExternal/I_I2CITF/BUFFER_32_reg[17]_0
    SLICE_X19Y134        LUT6 (Prop_lut6_I2_O)        0.124    10.828 r  i2cExternal/I_I2CITF/BUFFER_32[17]_i_1/O
                         net (fo=1, routed)           0.000    10.828    i2cExternal/p_1_in[17]
    SLICE_X19Y134        FDRE                                         r  i2cExternal/BUFFER_32_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_8_reg[1]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/BUFFER_32_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.737ns  (logic 1.220ns (11.362%)  route 9.517ns (88.638%))
  Logic Levels:           5  (FDRE=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y138        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_8_reg[1]_rep/C
    SLICE_X18Y138        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i2cExternal/BUFFER_8_reg[1]_rep/Q
                         net (fo=118, routed)         7.771     8.227    i2cExternal/BUFFER_8_reg[1]_rep_n_0
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.124     8.351 r  i2cExternal/BUFFER_32[20]_i_13/O
                         net (fo=1, routed)           0.000     8.351    i2cExternal/BUFFER_32[20]_i_13_n_0
    SLICE_X20Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     8.568 r  i2cExternal/BUFFER_32_reg[20]_i_8/O
                         net (fo=1, routed)           0.529     9.097    i2cExternal/BUFFER_32_reg[20]_i_8_n_0
    SLICE_X19Y124        LUT6 (Prop_lut6_I0_O)        0.299     9.396 r  i2cExternal/BUFFER_32[20]_i_3/O
                         net (fo=1, routed)           1.217    10.613    i2cExternal/I_I2CITF/BUFFER_32_reg[20]_0
    SLICE_X19Y135        LUT6 (Prop_lut6_I2_O)        0.124    10.737 r  i2cExternal/I_I2CITF/BUFFER_32[20]_i_1/O
                         net (fo=1, routed)           0.000    10.737    i2cExternal/p_1_in[20]
    SLICE_X19Y135        FDRE                                         r  i2cExternal/BUFFER_32_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_8_reg[1]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/BUFFER_32_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.138ns  (logic 1.215ns (11.984%)  route 8.923ns (88.016%))
  Logic Levels:           5  (FDRE=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y138        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_8_reg[1]_rep/C
    SLICE_X18Y138        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i2cExternal/BUFFER_8_reg[1]_rep/Q
                         net (fo=118, routed)         6.474     6.930    i2cExternal/BUFFER_8_reg[1]_rep_n_0
    SLICE_X27Y123        LUT6 (Prop_lut6_I2_O)        0.124     7.054 r  i2cExternal/BUFFER_32[13]_i_18/O
                         net (fo=1, routed)           0.000     7.054    i2cExternal/BUFFER_32[13]_i_18_n_0
    SLICE_X27Y123        MUXF7 (Prop_muxf7_I0_O)      0.212     7.266 r  i2cExternal/BUFFER_32_reg[13]_i_11/O
                         net (fo=1, routed)           1.188     8.455    i2cExternal/BUFFER_32_reg[13]_i_11_n_0
    SLICE_X30Y129        LUT6 (Prop_lut6_I5_O)        0.299     8.754 r  i2cExternal/BUFFER_32[13]_i_3/O
                         net (fo=1, routed)           1.261    10.014    i2cExternal/I_I2CITF/BUFFER_32_reg[13]_0
    SLICE_X27Y134        LUT6 (Prop_lut6_I2_O)        0.124    10.138 r  i2cExternal/I_I2CITF/BUFFER_32[13]_i_1/O
                         net (fo=1, routed)           0.000    10.138    i2cExternal/p_1_in[13]
    SLICE_X27Y134        FDRE                                         r  i2cExternal/BUFFER_32_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_8_reg[1]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/BUFFER_32_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.658ns  (logic 1.220ns (12.632%)  route 8.438ns (87.368%))
  Logic Levels:           5  (FDRE=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y138        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_8_reg[1]_rep/C
    SLICE_X18Y138        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i2cExternal/BUFFER_8_reg[1]_rep/Q
                         net (fo=118, routed)         6.066     6.522    i2cExternal/BUFFER_8_reg[1]_rep_n_0
    SLICE_X22Y125        LUT6 (Prop_lut6_I2_O)        0.124     6.646 r  i2cExternal/BUFFER_32[15]_i_20/O
                         net (fo=1, routed)           0.000     6.646    i2cExternal/BUFFER_32[15]_i_20_n_0
    SLICE_X22Y125        MUXF7 (Prop_muxf7_I1_O)      0.217     6.863 r  i2cExternal/BUFFER_32_reg[15]_i_12/O
                         net (fo=1, routed)           1.006     7.869    i2cExternal/BUFFER_32_reg[15]_i_12_n_0
    SLICE_X37Y125        LUT6 (Prop_lut6_I5_O)        0.299     8.168 r  i2cExternal/BUFFER_32[15]_i_4/O
                         net (fo=1, routed)           1.366     9.534    i2cExternal/I_I2CITF/BUFFER_32_reg[15]_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I2_O)        0.124     9.658 r  i2cExternal/I_I2CITF/BUFFER_32[15]_i_2/O
                         net (fo=1, routed)           0.000     9.658    i2cExternal/p_1_in[15]
    SLICE_X20Y135        FDRE                                         r  i2cExternal/BUFFER_32_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_8_reg[1]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/BUFFER_32_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.611ns  (logic 1.220ns (12.694%)  route 8.391ns (87.306%))
  Logic Levels:           5  (FDRE=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y138        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_8_reg[1]_rep/C
    SLICE_X18Y138        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i2cExternal/BUFFER_8_reg[1]_rep/Q
                         net (fo=118, routed)         6.905     7.361    i2cExternal/BUFFER_8_reg[1]_rep_n_0
    SLICE_X19Y122        LUT6 (Prop_lut6_I2_O)        0.124     7.485 r  i2cExternal/BUFFER_32[21]_i_19/O
                         net (fo=1, routed)           0.000     7.485    i2cExternal/BUFFER_32[21]_i_19_n_0
    SLICE_X19Y122        MUXF7 (Prop_muxf7_I1_O)      0.217     7.702 r  i2cExternal/BUFFER_32_reg[21]_i_11/O
                         net (fo=1, routed)           0.467     8.169    i2cExternal/BUFFER_32_reg[21]_i_11_n_0
    SLICE_X20Y124        LUT6 (Prop_lut6_I5_O)        0.299     8.468 r  i2cExternal/BUFFER_32[21]_i_3/O
                         net (fo=1, routed)           1.019     9.487    i2cExternal/I_I2CITF/BUFFER_32_reg[21]_0
    SLICE_X20Y133        LUT6 (Prop_lut6_I2_O)        0.124     9.611 r  i2cExternal/I_I2CITF/BUFFER_32[21]_i_1/O
                         net (fo=1, routed)           0.000     9.611    i2cExternal/p_1_in[21]
    SLICE_X20Y133        FDRE                                         r  i2cExternal/BUFFER_32_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_8_reg[1]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/BUFFER_32_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.295ns  (logic 1.220ns (13.126%)  route 8.075ns (86.874%))
  Logic Levels:           5  (FDRE=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y138        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_8_reg[1]_rep/C
    SLICE_X18Y138        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i2cExternal/BUFFER_8_reg[1]_rep/Q
                         net (fo=118, routed)         6.097     6.553    i2cExternal/BUFFER_8_reg[1]_rep_n_0
    SLICE_X24Y124        LUT6 (Prop_lut6_I2_O)        0.124     6.677 r  i2cExternal/BUFFER_32[14]_i_19/O
                         net (fo=1, routed)           0.000     6.677    i2cExternal/BUFFER_32[14]_i_19_n_0
    SLICE_X24Y124        MUXF7 (Prop_muxf7_I1_O)      0.217     6.894 r  i2cExternal/BUFFER_32_reg[14]_i_11/O
                         net (fo=1, routed)           1.049     7.943    i2cExternal/BUFFER_32_reg[14]_i_11_n_0
    SLICE_X30Y128        LUT6 (Prop_lut6_I5_O)        0.299     8.242 r  i2cExternal/BUFFER_32[14]_i_3/O
                         net (fo=1, routed)           0.928     9.171    i2cExternal/I_I2CITF/BUFFER_32_reg[14]_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I2_O)        0.124     9.295 r  i2cExternal/I_I2CITF/BUFFER_32[14]_i_1/O
                         net (fo=1, routed)           0.000     9.295    i2cExternal/p_1_in[14]
    SLICE_X20Y135        FDRE                                         r  i2cExternal/BUFFER_32_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_8_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/BUFFER_32_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.014ns  (logic 1.174ns (13.025%)  route 7.840ns (86.975%))
  Logic Levels:           4  (FDRE=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y138        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_8_reg[2]/C
    SLICE_X18Y138        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i2cExternal/BUFFER_8_reg[2]/Q
                         net (fo=165, routed)         5.561     6.017    i2cExternal/BUFFER_8_reg_n_0_[2]
    SLICE_X39Y135        MUXF7 (Prop_muxf7_S_O)       0.296     6.313 r  i2cExternal/BUFFER_32_reg[6]_i_8/O
                         net (fo=1, routed)           1.182     7.494    i2cExternal/BUFFER_32_reg[6]_i_8_n_0
    SLICE_X26Y130        LUT6 (Prop_lut6_I0_O)        0.298     7.792 r  i2cExternal/BUFFER_32[6]_i_3/O
                         net (fo=1, routed)           1.097     8.890    i2cExternal/I_I2CITF/BUFFER_32_reg[6]_0
    SLICE_X25Y134        LUT6 (Prop_lut6_I2_O)        0.124     9.014 r  i2cExternal/I_I2CITF/BUFFER_32[6]_i_1/O
                         net (fo=1, routed)           0.000     9.014    i2cExternal/p_1_in[6]
    SLICE_X25Y134        FDRE                                         r  i2cExternal/BUFFER_32_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2cExternal/I_I2CITF/ADDRESS_READY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/ADDq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y139        FDRE                         0.000     0.000 r  i2cExternal/I_I2CITF/ADDRESS_READY_reg/C
    SLICE_X19Y139        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/I_I2CITF/ADDRESS_READY_reg/Q
                         net (fo=2, routed)           0.067     0.208    i2cExternal/ADDRESS_READY
    SLICE_X19Y139        FDRE                                         r  i2cExternal/ADDq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/I_I2CITF/rd_d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/I_I2CITF/RD_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y141        FDRE                         0.000     0.000 r  i2cExternal/I_I2CITF/rd_d_reg/C
    SLICE_X21Y141        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/I_I2CITF/rd_d_reg/Q
                         net (fo=2, routed)           0.067     0.208    i2cExternal/I_I2CITF/rd_d_reg_n_0
    SLICE_X21Y141        FDRE                                         r  i2cExternal/I_I2CITF/RD_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/I_I2CITF/WR_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/WRq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y143        FDRE                         0.000     0.000 r  i2cExternal/I_I2CITF/WR_reg/C
    SLICE_X20Y143        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/I_I2CITF/WR_reg/Q
                         net (fo=2, routed)           0.076     0.217    i2cExternal/WR
    SLICE_X20Y143        FDRE                                         r  i2cExternal/WRq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCal/rise_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCal/output_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.320%)  route 0.101ns (41.680%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y127        FDRE                         0.000     0.000 r  pwmCal/rise_reg[0]/C
    SLICE_X44Y127        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmCal/rise_reg[0]/Q
                         net (fo=5, routed)           0.101     0.242    pwmCal/rise_reg[0]
    SLICE_X44Y127        FDRE                                         r  pwmCal/output_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_32_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/WRITE_DATA_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y133        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_32_reg[31]/C
    SLICE_X21Y133        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/BUFFER_32_reg[31]/Q
                         net (fo=1, routed)           0.102     0.243    i2cExternal/BUFFER_32_reg_n_0_[31]
    SLICE_X23Y133        FDRE                                         r  i2cExternal/WRITE_DATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/I_I2CITF/RD_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/RDq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y141        FDRE                         0.000     0.000 r  i2cExternal/I_I2CITF/RD_reg/C
    SLICE_X21Y141        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  i2cExternal/I_I2CITF/RD_reg/Q
                         net (fo=1, routed)           0.119     0.247    i2cExternal/RD
    SLICE_X21Y141        FDRE                                         r  i2cExternal/RDq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_32_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/WRITE_DATA_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y133        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_32_reg[26]/C
    SLICE_X22Y133        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/BUFFER_32_reg[26]/Q
                         net (fo=1, routed)           0.112     0.253    i2cExternal/BUFFER_32_reg_n_0_[26]
    SLICE_X23Y133        FDRE                                         r  i2cExternal/WRITE_DATA_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_32_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/WRITE_DATA_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.360%)  route 0.123ns (46.640%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y134        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_32_reg[19]/C
    SLICE_X19Y134        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/BUFFER_32_reg[19]/Q
                         net (fo=2, routed)           0.123     0.264    i2cExternal/BUFFER_32_reg_n_0_[19]
    SLICE_X20Y134        FDRE                                         r  i2cExternal/WRITE_DATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_32_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/WRITE_DATA_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.590%)  route 0.127ns (47.410%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y134        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_32_reg[7]/C
    SLICE_X25Y134        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/BUFFER_32_reg[7]/Q
                         net (fo=2, routed)           0.127     0.268    i2cExternal/BUFFER_32_reg_n_0_[7]
    SLICE_X23Y134        FDRE                                         r  i2cExternal/WRITE_DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_32_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/WRITE_DATA_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y134        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_32_reg[9]/C
    SLICE_X27Y134        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/BUFFER_32_reg[9]/Q
                         net (fo=2, routed)           0.128     0.269    i2cExternal/BUFFER_32_reg_n_0_[9]
    SLICE_X26Y134        FDRE                                         r  i2cExternal/WRITE_DATA_reg[9]/D
  -------------------------------------------------------------------    -------------------





