In archive lib7/libbob.a:

bw_i2c_ui.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_i2c_ui_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <bcm2835_i2c_begin>
   c:	e3003000 	movw	r3, #0
  10:	e3540000 	cmp	r4, #0
  14:	e3403000 	movt	r3, #0
  18:	03a04094 	moveq	r4, #148	; 0x94
  1c:	e3a00000 	mov	r0, #0
  20:	e5c34000 	strb	r4, [r3]
  24:	e8bd8010 	pop	{r4, pc}

00000028 <bw_i2c_ui_end>:
  28:	eafffffe 	b	0 <bcm2835_i2c_end>

0000002c <bw_i2c_ui_set_cursor>:
  2c:	e3003000 	movw	r3, #0
  30:	e2000003 	and	r0, r0, #3
  34:	e3403000 	movt	r3, #0
  38:	e201101f 	and	r1, r1, #31
  3c:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  40:	e24dd00c 	sub	sp, sp, #12
  44:	e1811280 	orr	r1, r1, r0, lsl #5
  48:	e3a02011 	mov	r2, #17
  4c:	e5d30000 	ldrb	r0, [r3]
  50:	e5cd2004 	strb	r2, [sp, #4]
  54:	e1a000a0 	lsr	r0, r0, #1
  58:	e5cd1005 	strb	r1, [sp, #5]
  5c:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
  60:	e30009c4 	movw	r0, #2500	; 0x9c4
  64:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
  68:	e28d0004 	add	r0, sp, #4
  6c:	e3a01002 	mov	r1, #2
  70:	ebfffffe 	bl	0 <bcm2835_i2c_write>
  74:	e3a0000e 	mov	r0, #14
  78:	e3a01000 	mov	r1, #0
  7c:	ebfffffe 	bl	0 <udelay>
  80:	e28dd00c 	add	sp, sp, #12
  84:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

00000088 <bw_i2c_ui_text>:
  88:	e3510010 	cmp	r1, #16
  8c:	e3a03000 	mov	r3, #0
  90:	e92d4010 	push	{r4, lr}
  94:	31a04001 	movcc	r4, r1
  98:	23a04010 	movcs	r4, #16
  9c:	e24dd018 	sub	sp, sp, #24
  a0:	e1540003 	cmp	r4, r3
  a4:	e5cd3004 	strb	r3, [sp, #4]
  a8:	0a00003c 	beq	1a0 <bw_i2c_ui_text+0x118>
  ac:	e5d03000 	ldrb	r3, [r0]
  b0:	e3540001 	cmp	r4, #1
  b4:	e5cd3005 	strb	r3, [sp, #5]
  b8:	0a000038 	beq	1a0 <bw_i2c_ui_text+0x118>
  bc:	e5d03001 	ldrb	r3, [r0, #1]
  c0:	e3540002 	cmp	r4, #2
  c4:	e5cd3006 	strb	r3, [sp, #6]
  c8:	0a000034 	beq	1a0 <bw_i2c_ui_text+0x118>
  cc:	e5d03002 	ldrb	r3, [r0, #2]
  d0:	e3540003 	cmp	r4, #3
  d4:	e5cd3007 	strb	r3, [sp, #7]
  d8:	0a000030 	beq	1a0 <bw_i2c_ui_text+0x118>
  dc:	e5d03003 	ldrb	r3, [r0, #3]
  e0:	e3540004 	cmp	r4, #4
  e4:	e5cd3008 	strb	r3, [sp, #8]
  e8:	0a00002c 	beq	1a0 <bw_i2c_ui_text+0x118>
  ec:	e5d03004 	ldrb	r3, [r0, #4]
  f0:	e3540005 	cmp	r4, #5
  f4:	e5cd3009 	strb	r3, [sp, #9]
  f8:	0a000028 	beq	1a0 <bw_i2c_ui_text+0x118>
  fc:	e5d03005 	ldrb	r3, [r0, #5]
 100:	e3540006 	cmp	r4, #6
 104:	e5cd300a 	strb	r3, [sp, #10]
 108:	0a000024 	beq	1a0 <bw_i2c_ui_text+0x118>
 10c:	e5d03006 	ldrb	r3, [r0, #6]
 110:	e3540007 	cmp	r4, #7
 114:	e5cd300b 	strb	r3, [sp, #11]
 118:	0a000020 	beq	1a0 <bw_i2c_ui_text+0x118>
 11c:	e5d03007 	ldrb	r3, [r0, #7]
 120:	e3540008 	cmp	r4, #8
 124:	e5cd300c 	strb	r3, [sp, #12]
 128:	0a00001c 	beq	1a0 <bw_i2c_ui_text+0x118>
 12c:	e5d03008 	ldrb	r3, [r0, #8]
 130:	e3540009 	cmp	r4, #9
 134:	e5cd300d 	strb	r3, [sp, #13]
 138:	0a000018 	beq	1a0 <bw_i2c_ui_text+0x118>
 13c:	e5d03009 	ldrb	r3, [r0, #9]
 140:	e354000a 	cmp	r4, #10
 144:	e5cd300e 	strb	r3, [sp, #14]
 148:	0a000014 	beq	1a0 <bw_i2c_ui_text+0x118>
 14c:	e5d0300a 	ldrb	r3, [r0, #10]
 150:	e354000b 	cmp	r4, #11
 154:	e5cd300f 	strb	r3, [sp, #15]
 158:	0a000010 	beq	1a0 <bw_i2c_ui_text+0x118>
 15c:	e5d0300b 	ldrb	r3, [r0, #11]
 160:	e354000c 	cmp	r4, #12
 164:	e5cd3010 	strb	r3, [sp, #16]
 168:	0a00000c 	beq	1a0 <bw_i2c_ui_text+0x118>
 16c:	e5d0300c 	ldrb	r3, [r0, #12]
 170:	e354000d 	cmp	r4, #13
 174:	e5cd3011 	strb	r3, [sp, #17]
 178:	0a000008 	beq	1a0 <bw_i2c_ui_text+0x118>
 17c:	e5d0300d 	ldrb	r3, [r0, #13]
 180:	e354000e 	cmp	r4, #14
 184:	e5cd3012 	strb	r3, [sp, #18]
 188:	0a000004 	beq	1a0 <bw_i2c_ui_text+0x118>
 18c:	e5d0300e 	ldrb	r3, [r0, #14]
 190:	e3540010 	cmp	r4, #16
 194:	e5cd3013 	strb	r3, [sp, #19]
 198:	05d0300f 	ldrbeq	r3, [r0, #15]
 19c:	05cd3014 	strbeq	r3, [sp, #20]
 1a0:	e3003000 	movw	r3, #0
 1a4:	e3403000 	movt	r3, #0
 1a8:	e5d30000 	ldrb	r0, [r3]
 1ac:	e1a000a0 	lsr	r0, r0, #1
 1b0:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 1b4:	e30009c4 	movw	r0, #2500	; 0x9c4
 1b8:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 1bc:	e2841001 	add	r1, r4, #1
 1c0:	e28d0004 	add	r0, sp, #4
 1c4:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 1c8:	e3a0000e 	mov	r0, #14
 1cc:	e3a01000 	mov	r1, #0
 1d0:	ebfffffe 	bl	0 <udelay>
 1d4:	e28dd018 	add	sp, sp, #24
 1d8:	e8bd8010 	pop	{r4, pc}

000001dc <bw_i2c_ui_text_line_1>:
 1dc:	e92d40f0 	push	{r4, r5, r6, r7, lr}
 1e0:	e3006000 	movw	r6, #0
 1e4:	e3406000 	movt	r6, #0
 1e8:	e1a05000 	mov	r5, r0
 1ec:	e24dd01c 	sub	sp, sp, #28
 1f0:	e3a03011 	mov	r3, #17
 1f4:	e5d60000 	ldrb	r0, [r6]
 1f8:	e3a07000 	mov	r7, #0
 1fc:	e5cd3004 	strb	r3, [sp, #4]
 200:	e1a04001 	mov	r4, r1
 204:	e1a000a0 	lsr	r0, r0, #1
 208:	e5cd7005 	strb	r7, [sp, #5]
 20c:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 210:	e30009c4 	movw	r0, #2500	; 0x9c4
 214:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 218:	e3a01002 	mov	r1, #2
 21c:	e28d0004 	add	r0, sp, #4
 220:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 224:	e3a0000e 	mov	r0, #14
 228:	e3a01000 	mov	r1, #0
 22c:	ebfffffe 	bl	0 <udelay>
 230:	e5cd7004 	strb	r7, [sp, #4]
 234:	e3540010 	cmp	r4, #16
 238:	23a04010 	movcs	r4, #16
 23c:	e1540007 	cmp	r4, r7
 240:	0a00003c 	beq	338 <bw_i2c_ui_text_line_1+0x15c>
 244:	e5d53000 	ldrb	r3, [r5]
 248:	e3540001 	cmp	r4, #1
 24c:	e5cd3005 	strb	r3, [sp, #5]
 250:	0a000038 	beq	338 <bw_i2c_ui_text_line_1+0x15c>
 254:	e5d53001 	ldrb	r3, [r5, #1]
 258:	e3540002 	cmp	r4, #2
 25c:	e5cd3006 	strb	r3, [sp, #6]
 260:	0a000034 	beq	338 <bw_i2c_ui_text_line_1+0x15c>
 264:	e5d53002 	ldrb	r3, [r5, #2]
 268:	e3540003 	cmp	r4, #3
 26c:	e5cd3007 	strb	r3, [sp, #7]
 270:	0a000030 	beq	338 <bw_i2c_ui_text_line_1+0x15c>
 274:	e5d53003 	ldrb	r3, [r5, #3]
 278:	e3540004 	cmp	r4, #4
 27c:	e5cd3008 	strb	r3, [sp, #8]
 280:	0a00002c 	beq	338 <bw_i2c_ui_text_line_1+0x15c>
 284:	e5d53004 	ldrb	r3, [r5, #4]
 288:	e3540005 	cmp	r4, #5
 28c:	e5cd3009 	strb	r3, [sp, #9]
 290:	0a000028 	beq	338 <bw_i2c_ui_text_line_1+0x15c>
 294:	e5d53005 	ldrb	r3, [r5, #5]
 298:	e3540006 	cmp	r4, #6
 29c:	e5cd300a 	strb	r3, [sp, #10]
 2a0:	0a000024 	beq	338 <bw_i2c_ui_text_line_1+0x15c>
 2a4:	e5d53006 	ldrb	r3, [r5, #6]
 2a8:	e3540007 	cmp	r4, #7
 2ac:	e5cd300b 	strb	r3, [sp, #11]
 2b0:	0a000020 	beq	338 <bw_i2c_ui_text_line_1+0x15c>
 2b4:	e5d53007 	ldrb	r3, [r5, #7]
 2b8:	e3540008 	cmp	r4, #8
 2bc:	e5cd300c 	strb	r3, [sp, #12]
 2c0:	0a00001c 	beq	338 <bw_i2c_ui_text_line_1+0x15c>
 2c4:	e5d53008 	ldrb	r3, [r5, #8]
 2c8:	e3540009 	cmp	r4, #9
 2cc:	e5cd300d 	strb	r3, [sp, #13]
 2d0:	0a000018 	beq	338 <bw_i2c_ui_text_line_1+0x15c>
 2d4:	e5d53009 	ldrb	r3, [r5, #9]
 2d8:	e354000a 	cmp	r4, #10
 2dc:	e5cd300e 	strb	r3, [sp, #14]
 2e0:	0a000014 	beq	338 <bw_i2c_ui_text_line_1+0x15c>
 2e4:	e5d5300a 	ldrb	r3, [r5, #10]
 2e8:	e354000b 	cmp	r4, #11
 2ec:	e5cd300f 	strb	r3, [sp, #15]
 2f0:	0a000010 	beq	338 <bw_i2c_ui_text_line_1+0x15c>
 2f4:	e5d5300b 	ldrb	r3, [r5, #11]
 2f8:	e354000c 	cmp	r4, #12
 2fc:	e5cd3010 	strb	r3, [sp, #16]
 300:	0a00000c 	beq	338 <bw_i2c_ui_text_line_1+0x15c>
 304:	e5d5300c 	ldrb	r3, [r5, #12]
 308:	e354000d 	cmp	r4, #13
 30c:	e5cd3011 	strb	r3, [sp, #17]
 310:	0a000008 	beq	338 <bw_i2c_ui_text_line_1+0x15c>
 314:	e5d5300d 	ldrb	r3, [r5, #13]
 318:	e354000e 	cmp	r4, #14
 31c:	e5cd3012 	strb	r3, [sp, #18]
 320:	0a000004 	beq	338 <bw_i2c_ui_text_line_1+0x15c>
 324:	e5d5300e 	ldrb	r3, [r5, #14]
 328:	e3540010 	cmp	r4, #16
 32c:	e5cd3013 	strb	r3, [sp, #19]
 330:	05d5300f 	ldrbeq	r3, [r5, #15]
 334:	05cd3014 	strbeq	r3, [sp, #20]
 338:	e5d60000 	ldrb	r0, [r6]
 33c:	e1a000a0 	lsr	r0, r0, #1
 340:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 344:	e30009c4 	movw	r0, #2500	; 0x9c4
 348:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 34c:	e2841001 	add	r1, r4, #1
 350:	e28d0004 	add	r0, sp, #4
 354:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 358:	e3a0000e 	mov	r0, #14
 35c:	e3a01000 	mov	r1, #0
 360:	ebfffffe 	bl	0 <udelay>
 364:	e28dd01c 	add	sp, sp, #28
 368:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}

0000036c <bw_i2c_ui_text_line_2>:
 36c:	e92d4070 	push	{r4, r5, r6, lr}
 370:	e3006000 	movw	r6, #0
 374:	e3406000 	movt	r6, #0
 378:	e24dd018 	sub	sp, sp, #24
 37c:	e1a05000 	mov	r5, r0
 380:	e3a03011 	mov	r3, #17
 384:	e5d60000 	ldrb	r0, [r6]
 388:	e1a04001 	mov	r4, r1
 38c:	e5cd3004 	strb	r3, [sp, #4]
 390:	e3a03020 	mov	r3, #32
 394:	e1a000a0 	lsr	r0, r0, #1
 398:	e5cd3005 	strb	r3, [sp, #5]
 39c:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 3a0:	e30009c4 	movw	r0, #2500	; 0x9c4
 3a4:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 3a8:	e3a01002 	mov	r1, #2
 3ac:	e28d0004 	add	r0, sp, #4
 3b0:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 3b4:	e3a0000e 	mov	r0, #14
 3b8:	e3a01000 	mov	r1, #0
 3bc:	ebfffffe 	bl	0 <udelay>
 3c0:	e3540010 	cmp	r4, #16
 3c4:	e3a03000 	mov	r3, #0
 3c8:	e5cd3004 	strb	r3, [sp, #4]
 3cc:	23a04010 	movcs	r4, #16
 3d0:	e1540003 	cmp	r4, r3
 3d4:	0a00003c 	beq	4cc <bw_i2c_ui_text_line_2+0x160>
 3d8:	e5d53000 	ldrb	r3, [r5]
 3dc:	e3540001 	cmp	r4, #1
 3e0:	e5cd3005 	strb	r3, [sp, #5]
 3e4:	0a000038 	beq	4cc <bw_i2c_ui_text_line_2+0x160>
 3e8:	e5d53001 	ldrb	r3, [r5, #1]
 3ec:	e3540002 	cmp	r4, #2
 3f0:	e5cd3006 	strb	r3, [sp, #6]
 3f4:	0a000034 	beq	4cc <bw_i2c_ui_text_line_2+0x160>
 3f8:	e5d53002 	ldrb	r3, [r5, #2]
 3fc:	e3540003 	cmp	r4, #3
 400:	e5cd3007 	strb	r3, [sp, #7]
 404:	0a000030 	beq	4cc <bw_i2c_ui_text_line_2+0x160>
 408:	e5d53003 	ldrb	r3, [r5, #3]
 40c:	e3540004 	cmp	r4, #4
 410:	e5cd3008 	strb	r3, [sp, #8]
 414:	0a00002c 	beq	4cc <bw_i2c_ui_text_line_2+0x160>
 418:	e5d53004 	ldrb	r3, [r5, #4]
 41c:	e3540005 	cmp	r4, #5
 420:	e5cd3009 	strb	r3, [sp, #9]
 424:	0a000028 	beq	4cc <bw_i2c_ui_text_line_2+0x160>
 428:	e5d53005 	ldrb	r3, [r5, #5]
 42c:	e3540006 	cmp	r4, #6
 430:	e5cd300a 	strb	r3, [sp, #10]
 434:	0a000024 	beq	4cc <bw_i2c_ui_text_line_2+0x160>
 438:	e5d53006 	ldrb	r3, [r5, #6]
 43c:	e3540007 	cmp	r4, #7
 440:	e5cd300b 	strb	r3, [sp, #11]
 444:	0a000020 	beq	4cc <bw_i2c_ui_text_line_2+0x160>
 448:	e5d53007 	ldrb	r3, [r5, #7]
 44c:	e3540008 	cmp	r4, #8
 450:	e5cd300c 	strb	r3, [sp, #12]
 454:	0a00001c 	beq	4cc <bw_i2c_ui_text_line_2+0x160>
 458:	e5d53008 	ldrb	r3, [r5, #8]
 45c:	e3540009 	cmp	r4, #9
 460:	e5cd300d 	strb	r3, [sp, #13]
 464:	0a000018 	beq	4cc <bw_i2c_ui_text_line_2+0x160>
 468:	e5d53009 	ldrb	r3, [r5, #9]
 46c:	e354000a 	cmp	r4, #10
 470:	e5cd300e 	strb	r3, [sp, #14]
 474:	0a000014 	beq	4cc <bw_i2c_ui_text_line_2+0x160>
 478:	e5d5300a 	ldrb	r3, [r5, #10]
 47c:	e354000b 	cmp	r4, #11
 480:	e5cd300f 	strb	r3, [sp, #15]
 484:	0a000010 	beq	4cc <bw_i2c_ui_text_line_2+0x160>
 488:	e5d5300b 	ldrb	r3, [r5, #11]
 48c:	e354000c 	cmp	r4, #12
 490:	e5cd3010 	strb	r3, [sp, #16]
 494:	0a00000c 	beq	4cc <bw_i2c_ui_text_line_2+0x160>
 498:	e5d5300c 	ldrb	r3, [r5, #12]
 49c:	e354000d 	cmp	r4, #13
 4a0:	e5cd3011 	strb	r3, [sp, #17]
 4a4:	0a000008 	beq	4cc <bw_i2c_ui_text_line_2+0x160>
 4a8:	e5d5300d 	ldrb	r3, [r5, #13]
 4ac:	e354000e 	cmp	r4, #14
 4b0:	e5cd3012 	strb	r3, [sp, #18]
 4b4:	0a000004 	beq	4cc <bw_i2c_ui_text_line_2+0x160>
 4b8:	e5d5300e 	ldrb	r3, [r5, #14]
 4bc:	e3540010 	cmp	r4, #16
 4c0:	e5cd3013 	strb	r3, [sp, #19]
 4c4:	05d5300f 	ldrbeq	r3, [r5, #15]
 4c8:	05cd3014 	strbeq	r3, [sp, #20]
 4cc:	e5d60000 	ldrb	r0, [r6]
 4d0:	e1a000a0 	lsr	r0, r0, #1
 4d4:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 4d8:	e30009c4 	movw	r0, #2500	; 0x9c4
 4dc:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 4e0:	e2841001 	add	r1, r4, #1
 4e4:	e28d0004 	add	r0, sp, #4
 4e8:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 4ec:	e3a0000e 	mov	r0, #14
 4f0:	e3a01000 	mov	r1, #0
 4f4:	ebfffffe 	bl	0 <udelay>
 4f8:	e28dd018 	add	sp, sp, #24
 4fc:	e8bd8070 	pop	{r4, r5, r6, pc}

00000500 <bw_i2c_ui_text_line_3>:
 500:	e92d4070 	push	{r4, r5, r6, lr}
 504:	e3006000 	movw	r6, #0
 508:	e3406000 	movt	r6, #0
 50c:	e24dd018 	sub	sp, sp, #24
 510:	e1a05000 	mov	r5, r0
 514:	e3a03011 	mov	r3, #17
 518:	e5d60000 	ldrb	r0, [r6]
 51c:	e1a04001 	mov	r4, r1
 520:	e5cd3004 	strb	r3, [sp, #4]
 524:	e3a03040 	mov	r3, #64	; 0x40
 528:	e1a000a0 	lsr	r0, r0, #1
 52c:	e5cd3005 	strb	r3, [sp, #5]
 530:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 534:	e30009c4 	movw	r0, #2500	; 0x9c4
 538:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 53c:	e3a01002 	mov	r1, #2
 540:	e28d0004 	add	r0, sp, #4
 544:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 548:	e3a0000e 	mov	r0, #14
 54c:	e3a01000 	mov	r1, #0
 550:	ebfffffe 	bl	0 <udelay>
 554:	e3540010 	cmp	r4, #16
 558:	e3a03000 	mov	r3, #0
 55c:	e5cd3004 	strb	r3, [sp, #4]
 560:	23a04010 	movcs	r4, #16
 564:	e1540003 	cmp	r4, r3
 568:	0a00003c 	beq	660 <bw_i2c_ui_text_line_3+0x160>
 56c:	e5d53000 	ldrb	r3, [r5]
 570:	e3540001 	cmp	r4, #1
 574:	e5cd3005 	strb	r3, [sp, #5]
 578:	0a000038 	beq	660 <bw_i2c_ui_text_line_3+0x160>
 57c:	e5d53001 	ldrb	r3, [r5, #1]
 580:	e3540002 	cmp	r4, #2
 584:	e5cd3006 	strb	r3, [sp, #6]
 588:	0a000034 	beq	660 <bw_i2c_ui_text_line_3+0x160>
 58c:	e5d53002 	ldrb	r3, [r5, #2]
 590:	e3540003 	cmp	r4, #3
 594:	e5cd3007 	strb	r3, [sp, #7]
 598:	0a000030 	beq	660 <bw_i2c_ui_text_line_3+0x160>
 59c:	e5d53003 	ldrb	r3, [r5, #3]
 5a0:	e3540004 	cmp	r4, #4
 5a4:	e5cd3008 	strb	r3, [sp, #8]
 5a8:	0a00002c 	beq	660 <bw_i2c_ui_text_line_3+0x160>
 5ac:	e5d53004 	ldrb	r3, [r5, #4]
 5b0:	e3540005 	cmp	r4, #5
 5b4:	e5cd3009 	strb	r3, [sp, #9]
 5b8:	0a000028 	beq	660 <bw_i2c_ui_text_line_3+0x160>
 5bc:	e5d53005 	ldrb	r3, [r5, #5]
 5c0:	e3540006 	cmp	r4, #6
 5c4:	e5cd300a 	strb	r3, [sp, #10]
 5c8:	0a000024 	beq	660 <bw_i2c_ui_text_line_3+0x160>
 5cc:	e5d53006 	ldrb	r3, [r5, #6]
 5d0:	e3540007 	cmp	r4, #7
 5d4:	e5cd300b 	strb	r3, [sp, #11]
 5d8:	0a000020 	beq	660 <bw_i2c_ui_text_line_3+0x160>
 5dc:	e5d53007 	ldrb	r3, [r5, #7]
 5e0:	e3540008 	cmp	r4, #8
 5e4:	e5cd300c 	strb	r3, [sp, #12]
 5e8:	0a00001c 	beq	660 <bw_i2c_ui_text_line_3+0x160>
 5ec:	e5d53008 	ldrb	r3, [r5, #8]
 5f0:	e3540009 	cmp	r4, #9
 5f4:	e5cd300d 	strb	r3, [sp, #13]
 5f8:	0a000018 	beq	660 <bw_i2c_ui_text_line_3+0x160>
 5fc:	e5d53009 	ldrb	r3, [r5, #9]
 600:	e354000a 	cmp	r4, #10
 604:	e5cd300e 	strb	r3, [sp, #14]
 608:	0a000014 	beq	660 <bw_i2c_ui_text_line_3+0x160>
 60c:	e5d5300a 	ldrb	r3, [r5, #10]
 610:	e354000b 	cmp	r4, #11
 614:	e5cd300f 	strb	r3, [sp, #15]
 618:	0a000010 	beq	660 <bw_i2c_ui_text_line_3+0x160>
 61c:	e5d5300b 	ldrb	r3, [r5, #11]
 620:	e354000c 	cmp	r4, #12
 624:	e5cd3010 	strb	r3, [sp, #16]
 628:	0a00000c 	beq	660 <bw_i2c_ui_text_line_3+0x160>
 62c:	e5d5300c 	ldrb	r3, [r5, #12]
 630:	e354000d 	cmp	r4, #13
 634:	e5cd3011 	strb	r3, [sp, #17]
 638:	0a000008 	beq	660 <bw_i2c_ui_text_line_3+0x160>
 63c:	e5d5300d 	ldrb	r3, [r5, #13]
 640:	e354000e 	cmp	r4, #14
 644:	e5cd3012 	strb	r3, [sp, #18]
 648:	0a000004 	beq	660 <bw_i2c_ui_text_line_3+0x160>
 64c:	e5d5300e 	ldrb	r3, [r5, #14]
 650:	e3540010 	cmp	r4, #16
 654:	e5cd3013 	strb	r3, [sp, #19]
 658:	05d5300f 	ldrbeq	r3, [r5, #15]
 65c:	05cd3014 	strbeq	r3, [sp, #20]
 660:	e5d60000 	ldrb	r0, [r6]
 664:	e1a000a0 	lsr	r0, r0, #1
 668:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 66c:	e30009c4 	movw	r0, #2500	; 0x9c4
 670:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 674:	e2841001 	add	r1, r4, #1
 678:	e28d0004 	add	r0, sp, #4
 67c:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 680:	e3a0000e 	mov	r0, #14
 684:	e3a01000 	mov	r1, #0
 688:	ebfffffe 	bl	0 <udelay>
 68c:	e28dd018 	add	sp, sp, #24
 690:	e8bd8070 	pop	{r4, r5, r6, pc}

00000694 <bw_i2c_ui_text_line_4>:
 694:	e92d4070 	push	{r4, r5, r6, lr}
 698:	e3006000 	movw	r6, #0
 69c:	e3406000 	movt	r6, #0
 6a0:	e24dd018 	sub	sp, sp, #24
 6a4:	e1a05000 	mov	r5, r0
 6a8:	e3a03011 	mov	r3, #17
 6ac:	e5d60000 	ldrb	r0, [r6]
 6b0:	e1a04001 	mov	r4, r1
 6b4:	e5cd3004 	strb	r3, [sp, #4]
 6b8:	e3a03060 	mov	r3, #96	; 0x60
 6bc:	e1a000a0 	lsr	r0, r0, #1
 6c0:	e5cd3005 	strb	r3, [sp, #5]
 6c4:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 6c8:	e30009c4 	movw	r0, #2500	; 0x9c4
 6cc:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 6d0:	e3a01002 	mov	r1, #2
 6d4:	e28d0004 	add	r0, sp, #4
 6d8:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 6dc:	e3a0000e 	mov	r0, #14
 6e0:	e3a01000 	mov	r1, #0
 6e4:	ebfffffe 	bl	0 <udelay>
 6e8:	e3540010 	cmp	r4, #16
 6ec:	e3a03000 	mov	r3, #0
 6f0:	e5cd3004 	strb	r3, [sp, #4]
 6f4:	23a04010 	movcs	r4, #16
 6f8:	e1540003 	cmp	r4, r3
 6fc:	0a00003c 	beq	7f4 <bw_i2c_ui_text_line_4+0x160>
 700:	e5d53000 	ldrb	r3, [r5]
 704:	e3540001 	cmp	r4, #1
 708:	e5cd3005 	strb	r3, [sp, #5]
 70c:	0a000038 	beq	7f4 <bw_i2c_ui_text_line_4+0x160>
 710:	e5d53001 	ldrb	r3, [r5, #1]
 714:	e3540002 	cmp	r4, #2
 718:	e5cd3006 	strb	r3, [sp, #6]
 71c:	0a000034 	beq	7f4 <bw_i2c_ui_text_line_4+0x160>
 720:	e5d53002 	ldrb	r3, [r5, #2]
 724:	e3540003 	cmp	r4, #3
 728:	e5cd3007 	strb	r3, [sp, #7]
 72c:	0a000030 	beq	7f4 <bw_i2c_ui_text_line_4+0x160>
 730:	e5d53003 	ldrb	r3, [r5, #3]
 734:	e3540004 	cmp	r4, #4
 738:	e5cd3008 	strb	r3, [sp, #8]
 73c:	0a00002c 	beq	7f4 <bw_i2c_ui_text_line_4+0x160>
 740:	e5d53004 	ldrb	r3, [r5, #4]
 744:	e3540005 	cmp	r4, #5
 748:	e5cd3009 	strb	r3, [sp, #9]
 74c:	0a000028 	beq	7f4 <bw_i2c_ui_text_line_4+0x160>
 750:	e5d53005 	ldrb	r3, [r5, #5]
 754:	e3540006 	cmp	r4, #6
 758:	e5cd300a 	strb	r3, [sp, #10]
 75c:	0a000024 	beq	7f4 <bw_i2c_ui_text_line_4+0x160>
 760:	e5d53006 	ldrb	r3, [r5, #6]
 764:	e3540007 	cmp	r4, #7
 768:	e5cd300b 	strb	r3, [sp, #11]
 76c:	0a000020 	beq	7f4 <bw_i2c_ui_text_line_4+0x160>
 770:	e5d53007 	ldrb	r3, [r5, #7]
 774:	e3540008 	cmp	r4, #8
 778:	e5cd300c 	strb	r3, [sp, #12]
 77c:	0a00001c 	beq	7f4 <bw_i2c_ui_text_line_4+0x160>
 780:	e5d53008 	ldrb	r3, [r5, #8]
 784:	e3540009 	cmp	r4, #9
 788:	e5cd300d 	strb	r3, [sp, #13]
 78c:	0a000018 	beq	7f4 <bw_i2c_ui_text_line_4+0x160>
 790:	e5d53009 	ldrb	r3, [r5, #9]
 794:	e354000a 	cmp	r4, #10
 798:	e5cd300e 	strb	r3, [sp, #14]
 79c:	0a000014 	beq	7f4 <bw_i2c_ui_text_line_4+0x160>
 7a0:	e5d5300a 	ldrb	r3, [r5, #10]
 7a4:	e354000b 	cmp	r4, #11
 7a8:	e5cd300f 	strb	r3, [sp, #15]
 7ac:	0a000010 	beq	7f4 <bw_i2c_ui_text_line_4+0x160>
 7b0:	e5d5300b 	ldrb	r3, [r5, #11]
 7b4:	e354000c 	cmp	r4, #12
 7b8:	e5cd3010 	strb	r3, [sp, #16]
 7bc:	0a00000c 	beq	7f4 <bw_i2c_ui_text_line_4+0x160>
 7c0:	e5d5300c 	ldrb	r3, [r5, #12]
 7c4:	e354000d 	cmp	r4, #13
 7c8:	e5cd3011 	strb	r3, [sp, #17]
 7cc:	0a000008 	beq	7f4 <bw_i2c_ui_text_line_4+0x160>
 7d0:	e5d5300d 	ldrb	r3, [r5, #13]
 7d4:	e354000e 	cmp	r4, #14
 7d8:	e5cd3012 	strb	r3, [sp, #18]
 7dc:	0a000004 	beq	7f4 <bw_i2c_ui_text_line_4+0x160>
 7e0:	e5d5300e 	ldrb	r3, [r5, #14]
 7e4:	e3540010 	cmp	r4, #16
 7e8:	e5cd3013 	strb	r3, [sp, #19]
 7ec:	05d5300f 	ldrbeq	r3, [r5, #15]
 7f0:	05cd3014 	strbeq	r3, [sp, #20]
 7f4:	e5d60000 	ldrb	r0, [r6]
 7f8:	e1a000a0 	lsr	r0, r0, #1
 7fc:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 800:	e30009c4 	movw	r0, #2500	; 0x9c4
 804:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 808:	e2841001 	add	r1, r4, #1
 80c:	e28d0004 	add	r0, sp, #4
 810:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 814:	e3a0000e 	mov	r0, #14
 818:	e3a01000 	mov	r1, #0
 81c:	ebfffffe 	bl	0 <udelay>
 820:	e28dd018 	add	sp, sp, #24
 824:	e8bd8070 	pop	{r4, r5, r6, pc}

00000828 <bw_i2c_ui_cls>:
 828:	e3002000 	movw	r2, #0
 82c:	e3003000 	movw	r3, #0
 830:	e3402000 	movt	r2, #0
 834:	e3403000 	movt	r3, #0
 838:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 83c:	e24dd00c 	sub	sp, sp, #12
 840:	e5d20000 	ldrb	r0, [r2]
 844:	e1d330b0 	ldrh	r3, [r3]
 848:	e1a000a0 	lsr	r0, r0, #1
 84c:	e1cd30b4 	strh	r3, [sp, #4]
 850:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 854:	e30009c4 	movw	r0, #2500	; 0x9c4
 858:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 85c:	e28d0004 	add	r0, sp, #4
 860:	e3a01002 	mov	r1, #2
 864:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 868:	e3a0000e 	mov	r0, #14
 86c:	e3a01000 	mov	r1, #0
 870:	ebfffffe 	bl	0 <udelay>
 874:	e28dd00c 	add	sp, sp, #12
 878:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

0000087c <bw_i2c_ui_set_contrast>:
 87c:	e3003000 	movw	r3, #0
 880:	e3a02012 	mov	r2, #18
 884:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 888:	e3403000 	movt	r3, #0
 88c:	e24dd00c 	sub	sp, sp, #12
 890:	e5cd0005 	strb	r0, [sp, #5]
 894:	e5d30000 	ldrb	r0, [r3]
 898:	e5cd2004 	strb	r2, [sp, #4]
 89c:	e1a000a0 	lsr	r0, r0, #1
 8a0:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 8a4:	e30009c4 	movw	r0, #2500	; 0x9c4
 8a8:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 8ac:	e28d0004 	add	r0, sp, #4
 8b0:	e3a01002 	mov	r1, #2
 8b4:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 8b8:	e3a0000e 	mov	r0, #14
 8bc:	e3a01000 	mov	r1, #0
 8c0:	ebfffffe 	bl	0 <udelay>
 8c4:	e28dd00c 	add	sp, sp, #12
 8c8:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

000008cc <bw_i2c_ui_set_backlight>:
 8cc:	e3003000 	movw	r3, #0
 8d0:	e3a02017 	mov	r2, #23
 8d4:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 8d8:	e3403000 	movt	r3, #0
 8dc:	e24dd00c 	sub	sp, sp, #12
 8e0:	e5cd0005 	strb	r0, [sp, #5]
 8e4:	e5d30000 	ldrb	r0, [r3]
 8e8:	e5cd2004 	strb	r2, [sp, #4]
 8ec:	e1a000a0 	lsr	r0, r0, #1
 8f0:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 8f4:	e30009c4 	movw	r0, #2500	; 0x9c4
 8f8:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 8fc:	e28d0004 	add	r0, sp, #4
 900:	e3a01002 	mov	r1, #2
 904:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 908:	e3a0000e 	mov	r0, #14
 90c:	e3a01000 	mov	r1, #0
 910:	ebfffffe 	bl	0 <udelay>
 914:	e28dd00c 	add	sp, sp, #12
 918:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

0000091c <bw_i2c_ui_set_backlight_temp>:
 91c:	e3003000 	movw	r3, #0
 920:	e3a02013 	mov	r2, #19
 924:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 928:	e3403000 	movt	r3, #0
 92c:	e24dd00c 	sub	sp, sp, #12
 930:	e5cd0005 	strb	r0, [sp, #5]
 934:	e5d30000 	ldrb	r0, [r3]
 938:	e5cd2004 	strb	r2, [sp, #4]
 93c:	e1a000a0 	lsr	r0, r0, #1
 940:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 944:	e30009c4 	movw	r0, #2500	; 0x9c4
 948:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 94c:	e28d0004 	add	r0, sp, #4
 950:	e3a01002 	mov	r1, #2
 954:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 958:	e3a0000e 	mov	r0, #14
 95c:	e3a01000 	mov	r1, #0
 960:	ebfffffe 	bl	0 <udelay>
 964:	e28dd00c 	add	sp, sp, #12
 968:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

0000096c <bw_i2c_ui_set_startup_message_line_1>:
 96c:	e59f3050 	ldr	r3, [pc, #80]	; 9c4 <bw_i2c_ui_set_startup_message_line_1+0x58>
 970:	e3510000 	cmp	r1, #0
 974:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 978:	e24dd00c 	sub	sp, sp, #12
 97c:	e1d330b0 	ldrh	r3, [r3]
 980:	e1cd30b4 	strh	r3, [sp, #4]
 984:	1a00000c 	bne	9bc <bw_i2c_ui_set_startup_message_line_1+0x50>
 988:	e3003000 	movw	r3, #0
 98c:	e3403000 	movt	r3, #0
 990:	e5d30000 	ldrb	r0, [r3]
 994:	e1a000a0 	lsr	r0, r0, #1
 998:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 99c:	e30009c4 	movw	r0, #2500	; 0x9c4
 9a0:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 9a4:	e3a0000e 	mov	r0, #14
 9a8:	e3a01000 	mov	r1, #0
 9ac:	ebfffffe 	bl	0 <udelay>
 9b0:	e28d0004 	add	r0, sp, #4
 9b4:	e3a01002 	mov	r1, #2
 9b8:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 9bc:	e28dd00c 	add	sp, sp, #12
 9c0:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 9c4:	00000004 	andeq	r0, r0, r4

000009c8 <bw_i2c_ui_set_startup_message_line_2>:
 9c8:	e12fff1e 	bx	lr

000009cc <bw_i2c_ui_set_startup_message_line_3>:
 9cc:	e12fff1e 	bx	lr

000009d0 <bw_i2c_ui_set_startup_message_line_4>:
 9d0:	e12fff1e 	bx	lr

000009d4 <bw_i2c_ui_get_backlight>:
 9d4:	e3003000 	movw	r3, #0
 9d8:	e3403000 	movt	r3, #0
 9dc:	e92d4030 	push	{r4, r5, lr}
 9e0:	e1a05000 	mov	r5, r0
 9e4:	e5d30000 	ldrb	r0, [r3]
 9e8:	e24dd00c 	sub	sp, sp, #12
 9ec:	e28d4008 	add	r4, sp, #8
 9f0:	e3a03013 	mov	r3, #19
 9f4:	e1a000a0 	lsr	r0, r0, #1
 9f8:	e5643004 	strb	r3, [r4, #-4]!
 9fc:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 a00:	e30009c4 	movw	r0, #2500	; 0x9c4
 a04:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 a08:	e1a00004 	mov	r0, r4
 a0c:	e3a01001 	mov	r1, #1
 a10:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 a14:	e3a0000e 	mov	r0, #14
 a18:	e3a01000 	mov	r1, #0
 a1c:	ebfffffe 	bl	0 <udelay>
 a20:	e1a00005 	mov	r0, r5
 a24:	e3a01001 	mov	r1, #1
 a28:	ebfffffe 	bl	0 <bcm2835_i2c_read>
 a2c:	e28dd00c 	add	sp, sp, #12
 a30:	e8bd8030 	pop	{r4, r5, pc}

00000a34 <bw_i2c_ui_get_contrast>:
 a34:	e3003000 	movw	r3, #0
 a38:	e3403000 	movt	r3, #0
 a3c:	e92d4030 	push	{r4, r5, lr}
 a40:	e1a05000 	mov	r5, r0
 a44:	e5d30000 	ldrb	r0, [r3]
 a48:	e24dd00c 	sub	sp, sp, #12
 a4c:	e28d4008 	add	r4, sp, #8
 a50:	e3a03012 	mov	r3, #18
 a54:	e1a000a0 	lsr	r0, r0, #1
 a58:	e5643004 	strb	r3, [r4, #-4]!
 a5c:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 a60:	e30009c4 	movw	r0, #2500	; 0x9c4
 a64:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 a68:	e1a00004 	mov	r0, r4
 a6c:	e3a01001 	mov	r1, #1
 a70:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 a74:	e3a0000e 	mov	r0, #14
 a78:	e3a01000 	mov	r1, #0
 a7c:	ebfffffe 	bl	0 <udelay>
 a80:	e1a00005 	mov	r0, r5
 a84:	e3a01001 	mov	r1, #1
 a88:	ebfffffe 	bl	0 <bcm2835_i2c_read>
 a8c:	e28dd00c 	add	sp, sp, #12
 a90:	e8bd8030 	pop	{r4, r5, pc}

00000a94 <bw_i2c_ui_reinit>:
 a94:	e59f204c 	ldr	r2, [pc, #76]	; ae8 <bw_i2c_ui_reinit+0x54>
 a98:	e3003000 	movw	r3, #0
 a9c:	e3403000 	movt	r3, #0
 aa0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 aa4:	e24dd00c 	sub	sp, sp, #12
 aa8:	e5d30000 	ldrb	r0, [r3]
 aac:	e1d220b0 	ldrh	r2, [r2]
 ab0:	e1a000a0 	lsr	r0, r0, #1
 ab4:	e1cd20b4 	strh	r2, [sp, #4]
 ab8:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 abc:	e30009c4 	movw	r0, #2500	; 0x9c4
 ac0:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 ac4:	e28d0004 	add	r0, sp, #4
 ac8:	e3a01002 	mov	r1, #2
 acc:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 ad0:	e30a0120 	movw	r0, #41248	; 0xa120
 ad4:	e3a01000 	mov	r1, #0
 ad8:	e3400007 	movt	r0, #7
 adc:	ebfffffe 	bl	0 <udelay>
 ae0:	e28dd00c 	add	sp, sp, #12
 ae4:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 ae8:	00000008 	andeq	r0, r0, r8

00000aec <bw_i2c_ui_read_id>:
 aec:	e3003000 	movw	r3, #0
 af0:	e3403000 	movt	r3, #0
 af4:	e92d4030 	push	{r4, r5, lr}
 af8:	e3a05001 	mov	r5, #1
 afc:	e5d30000 	ldrb	r0, [r3]
 b00:	e24dd01c 	sub	sp, sp, #28
 b04:	e28d4018 	add	r4, sp, #24
 b08:	e1a00530 	lsr	r0, r0, r5
 b0c:	e5645018 	strb	r5, [r4, #-24]!	; 0xffffffe8
 b10:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 b14:	e30009c4 	movw	r0, #2500	; 0x9c4
 b18:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 b1c:	e1a01005 	mov	r1, r5
 b20:	e1a00004 	mov	r0, r4
 b24:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 b28:	e3a0000e 	mov	r0, #14
 b2c:	e3a01000 	mov	r1, #0
 b30:	ebfffffe 	bl	0 <udelay>
 b34:	e28d0004 	add	r0, sp, #4
 b38:	e3a01014 	mov	r1, #20
 b3c:	ebfffffe 	bl	0 <bcm2835_i2c_read>
 b40:	e3000000 	movw	r0, #0
 b44:	e28d1004 	add	r1, sp, #4
 b48:	e3400000 	movt	r0, #0
 b4c:	ebfffffe 	bl	0 <printf>
 b50:	e28dd01c 	add	sp, sp, #28
 b54:	e8bd8030 	pop	{r4, r5, pc}

00000b58 <bw_i2c_ui_read_button>:
 b58:	e3500005 	cmp	r0, #5
 b5c:	9a000001 	bls	b68 <bw_i2c_ui_read_button+0x10>
 b60:	e3a00000 	mov	r0, #0
 b64:	e12fff1e 	bx	lr
 b68:	e3003000 	movw	r3, #0
 b6c:	e2800040 	add	r0, r0, #64	; 0x40
 b70:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 b74:	e3403000 	movt	r3, #0
 b78:	e24dd00c 	sub	sp, sp, #12
 b7c:	e5cd0004 	strb	r0, [sp, #4]
 b80:	e5d30000 	ldrb	r0, [r3]
 b84:	e3e03000 	mvn	r3, #0
 b88:	e5cd3005 	strb	r3, [sp, #5]
 b8c:	e1a000a0 	lsr	r0, r0, #1
 b90:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 b94:	e30009c4 	movw	r0, #2500	; 0x9c4
 b98:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 b9c:	e28d0004 	add	r0, sp, #4
 ba0:	e3a01002 	mov	r1, #2
 ba4:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 ba8:	e3a0000e 	mov	r0, #14
 bac:	e3a01000 	mov	r1, #0
 bb0:	ebfffffe 	bl	0 <udelay>
 bb4:	e1a0000d 	mov	r0, sp
 bb8:	e3a01001 	mov	r1, #1
 bbc:	ebfffffe 	bl	0 <bcm2835_i2c_read>
 bc0:	e5dd0000 	ldrb	r0, [sp]
 bc4:	e28dd00c 	add	sp, sp, #12
 bc8:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

00000bcc <bw_i2c_ui_read_button_last>:
 bcc:	e59f2058 	ldr	r2, [pc, #88]	; c2c <bw_i2c_ui_read_button_last+0x60>
 bd0:	e3003000 	movw	r3, #0
 bd4:	e3403000 	movt	r3, #0
 bd8:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 bdc:	e24dd00c 	sub	sp, sp, #12
 be0:	e5d30000 	ldrb	r0, [r3]
 be4:	e1d220b0 	ldrh	r2, [r2]
 be8:	e1a000a0 	lsr	r0, r0, #1
 bec:	e1cd20b4 	strh	r2, [sp, #4]
 bf0:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 bf4:	e30009c4 	movw	r0, #2500	; 0x9c4
 bf8:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 bfc:	e28d0004 	add	r0, sp, #4
 c00:	e3a01002 	mov	r1, #2
 c04:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 c08:	e3a0000e 	mov	r0, #14
 c0c:	e3a01000 	mov	r1, #0
 c10:	ebfffffe 	bl	0 <udelay>
 c14:	e1a0000d 	mov	r0, sp
 c18:	e3a01001 	mov	r1, #1
 c1c:	ebfffffe 	bl	0 <bcm2835_i2c_read>
 c20:	e5dd0000 	ldrb	r0, [sp]
 c24:	e28dd00c 	add	sp, sp, #12
 c28:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 c2c:	0000000c 	andeq	r0, r0, ip

Disassembly of section .data:

00000000 <i2c_ui_slave_address>:
   0:	Address 0x0000000000000000 is out of bounds.


Disassembly of section .rodata:

00000000 <.LANCHOR1>:
   0:	00002010 	andeq	r2, r0, r0, lsl r0
   4:	0000ff08 	andeq	pc, r0, r8, lsl #30
   8:	00002014 	andeq	r2, r0, r4, lsl r0
   c:	0000ff31 	andeq	pc, r0, r1, lsr pc	; <UNPREDICTABLE>

Disassembly of section .rodata.str1.4:

00000000 <.LC4>:
   0:	5d73255b 	cfldr64pl	mvdx2, [r3, #-364]!	; 0xfffffe94
   4:	0000000a 	andeq	r0, r0, sl

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e392e34 	mrccs	14, 1, r2, cr9, cr4, {1}
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003641 	andeq	r3, r0, r1, asr #12
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002c 	andeq	r0, r0, ip, lsr #32
  10:	412d3705 	teqmi	sp, r5, lsl #14
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 	stceq	10, cr0, [r5], {2}
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1b011a01 	blne	46838 <bw_i2c_ui_read_button_last+0x45c6c>
  30:	1e011c03 	cdpne	12, 0, cr1, cr1, cr3, {0}
  34:	Address 0x0000000000000034 is out of bounds.


bw_spi_7fets.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_spi_7fets_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e24dd008 	sub	sp, sp, #8
   c:	ebfffffe 	bl	0 <bcm2835_spi_begin>
  10:	e5d43001 	ldrb	r3, [r4, #1]
  14:	e3a0c901 	mov	ip, #16384	; 0x4000
  18:	e343cf20 	movt	ip, #16160	; 0x3f20
  1c:	e3a01003 	mov	r1, #3
  20:	e3530000 	cmp	r3, #0
  24:	e28d0004 	add	r0, sp, #4
  28:	03a03088 	moveq	r3, #136	; 0x88
  2c:	03e02077 	mvneq	r2, #119	; 0x77
  30:	e5cd3004 	strb	r3, [sp, #4]
  34:	e3a03030 	mov	r3, #48	; 0x30
  38:	e5cd3005 	strb	r3, [sp, #5]
  3c:	e3a0307f 	mov	r3, #127	; 0x7f
  40:	e5cd3006 	strb	r3, [sp, #6]
  44:	e30039c4 	movw	r3, #2500	; 0x9c4
  48:	05c42001 	strbeq	r2, [r4, #1]
  4c:	e58c3008 	str	r3, [ip, #8]
  50:	e59c2000 	ldr	r2, [ip]
  54:	e5d43000 	ldrb	r3, [r4]
  58:	e3c22003 	bic	r2, r2, #3
  5c:	e0033001 	and	r3, r3, r1
  60:	e1833002 	orr	r3, r3, r2
  64:	e58c3000 	str	r3, [ip]
  68:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
  6c:	e3a00000 	mov	r0, #0
  70:	e3a01000 	mov	r1, #0
  74:	ebfffffe 	bl	0 <udelay>
  78:	e3a00000 	mov	r0, #0
  7c:	e28dd008 	add	sp, sp, #8
  80:	e8bd8010 	pop	{r4, pc}

00000084 <bw_spi_7fets_end>:
  84:	eafffffe 	b	0 <bcm2835_spi_end>

00000088 <bw_spi_7fets_output>:
  88:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  8c:	e3a0c901 	mov	ip, #16384	; 0x4000
  90:	e5d02001 	ldrb	r2, [r0, #1]
  94:	e24dd00c 	sub	sp, sp, #12
  98:	e343cf20 	movt	ip, #16160	; 0x3f20
  9c:	e1a03000 	mov	r3, r0
  a0:	e5cd1006 	strb	r1, [sp, #6]
  a4:	e3a01010 	mov	r1, #16
  a8:	e5cd2004 	strb	r2, [sp, #4]
  ac:	e30029c4 	movw	r2, #2500	; 0x9c4
  b0:	e5cd1005 	strb	r1, [sp, #5]
  b4:	e3a01003 	mov	r1, #3
  b8:	e58c2008 	str	r2, [ip, #8]
  bc:	e28d0004 	add	r0, sp, #4
  c0:	e59c2000 	ldr	r2, [ip]
  c4:	e5d33000 	ldrb	r3, [r3]
  c8:	e3c22003 	bic	r2, r2, #3
  cc:	e0033001 	and	r3, r3, r1
  d0:	e1833002 	orr	r3, r3, r2
  d4:	e58c3000 	str	r3, [ip]
  d8:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
  dc:	e3a00000 	mov	r0, #0
  e0:	e3a01000 	mov	r1, #0
  e4:	ebfffffe 	bl	0 <udelay>
  e8:	e28dd00c 	add	sp, sp, #12
  ec:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e392e34 	mrccs	14, 1, r2, cr9, cr4, {1}
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003641 	andeq	r3, r0, r1, asr #12
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002c 	andeq	r0, r0, ip, lsr #32
  10:	412d3705 	teqmi	sp, r5, lsl #14
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 	stceq	10, cr0, [r5], {2}
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1b011a01 	blne	46838 <bw_spi_7fets_output+0x467b0>
  30:	1e011c03 	cdpne	12, 0, cr1, cr1, cr3, {0}
  34:	Address 0x0000000000000034 is out of bounds.


bw_spi_dimmer.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_spi_dimmer_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <bcm2835_spi_begin>
   c:	e5d43001 	ldrb	r3, [r4, #1]
  10:	e3a00000 	mov	r0, #0
  14:	e3530000 	cmp	r3, #0
  18:	03e03061 	mvneq	r3, #97	; 0x61
  1c:	05c43001 	strbeq	r3, [r4, #1]
  20:	e8bd8010 	pop	{r4, pc}

00000024 <bw_spi_dimmer_output>:
  24:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  28:	e3a0c901 	mov	ip, #16384	; 0x4000
  2c:	e5d02001 	ldrb	r2, [r0, #1]
  30:	e24dd00c 	sub	sp, sp, #12
  34:	e343cf20 	movt	ip, #16160	; 0x3f20
  38:	e1a03000 	mov	r3, r0
  3c:	e5cd1006 	strb	r1, [sp, #6]
  40:	e3a01010 	mov	r1, #16
  44:	e5cd2004 	strb	r2, [sp, #4]
  48:	e30029c4 	movw	r2, #2500	; 0x9c4
  4c:	e5cd1005 	strb	r1, [sp, #5]
  50:	e3a01003 	mov	r1, #3
  54:	e58c2008 	str	r2, [ip, #8]
  58:	e28d0004 	add	r0, sp, #4
  5c:	e59c2000 	ldr	r2, [ip]
  60:	e5d33000 	ldrb	r3, [r3]
  64:	e3c22003 	bic	r2, r2, #3
  68:	e0033001 	and	r3, r3, r1
  6c:	e1833002 	orr	r3, r3, r2
  70:	e58c3000 	str	r3, [ip]
  74:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
  78:	e3a00000 	mov	r0, #0
  7c:	e3a01000 	mov	r1, #0
  80:	ebfffffe 	bl	0 <udelay>
  84:	e28dd00c 	add	sp, sp, #12
  88:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

0000008c <bw_spi_dimmer_end>:
  8c:	eafffffe 	b	0 <bcm2835_spi_end>

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e392e34 	mrccs	14, 1, r2, cr9, cr4, {1}
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003641 	andeq	r3, r0, r1, asr #12
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002c 	andeq	r0, r0, ip, lsr #32
  10:	412d3705 	teqmi	sp, r5, lsl #14
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 	stceq	10, cr0, [r5], {2}
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1b011a01 	blne	46838 <bw_spi_dimmer_end+0x467ac>
  30:	1e011c03 	cdpne	12, 0, cr1, cr1, cr3, {0}
  34:	Address 0x0000000000000034 is out of bounds.


bw_spi_dio.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_spi_dio_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <bcm2835_spi_begin>
   c:	e5d43001 	ldrb	r3, [r4, #1]
  10:	e3a00000 	mov	r0, #0
  14:	e3530000 	cmp	r3, #0
  18:	03e0307b 	mvneq	r3, #123	; 0x7b
  1c:	05c43001 	strbeq	r3, [r4, #1]
  20:	e8bd8010 	pop	{r4, pc}

00000024 <bw_spi_dio_end>:
  24:	eafffffe 	b	0 <bcm2835_spi_end>

00000028 <bw_spi_dio_fsel_mask>:
  28:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  2c:	e3a0c901 	mov	ip, #16384	; 0x4000
  30:	e5d02001 	ldrb	r2, [r0, #1]
  34:	e24dd00c 	sub	sp, sp, #12
  38:	e343cf20 	movt	ip, #16160	; 0x3f20
  3c:	e1a03000 	mov	r3, r0
  40:	e5cd1006 	strb	r1, [sp, #6]
  44:	e3a01030 	mov	r1, #48	; 0x30
  48:	e5cd2004 	strb	r2, [sp, #4]
  4c:	e3a02ffa 	mov	r2, #1000	; 0x3e8
  50:	e5cd1005 	strb	r1, [sp, #5]
  54:	e3a01003 	mov	r1, #3
  58:	e58c2008 	str	r2, [ip, #8]
  5c:	e28d0004 	add	r0, sp, #4
  60:	e59c2000 	ldr	r2, [ip]
  64:	e5d33000 	ldrb	r3, [r3]
  68:	e3c22003 	bic	r2, r2, #3
  6c:	e0033001 	and	r3, r3, r1
  70:	e1833002 	orr	r3, r3, r2
  74:	e58c3000 	str	r3, [ip]
  78:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
  7c:	e3a00000 	mov	r0, #0
  80:	e3a01000 	mov	r1, #0
  84:	ebfffffe 	bl	0 <udelay>
  88:	e28dd00c 	add	sp, sp, #12
  8c:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

00000090 <bw_spi_dio_output>:
  90:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  94:	e3a0c901 	mov	ip, #16384	; 0x4000
  98:	e5d02001 	ldrb	r2, [r0, #1]
  9c:	e24dd00c 	sub	sp, sp, #12
  a0:	e343cf20 	movt	ip, #16160	; 0x3f20
  a4:	e1a03000 	mov	r3, r0
  a8:	e5cd1006 	strb	r1, [sp, #6]
  ac:	e3a01010 	mov	r1, #16
  b0:	e5cd2004 	strb	r2, [sp, #4]
  b4:	e3a02ffa 	mov	r2, #1000	; 0x3e8
  b8:	e5cd1005 	strb	r1, [sp, #5]
  bc:	e3a01003 	mov	r1, #3
  c0:	e58c2008 	str	r2, [ip, #8]
  c4:	e28d0004 	add	r0, sp, #4
  c8:	e59c2000 	ldr	r2, [ip]
  cc:	e5d33000 	ldrb	r3, [r3]
  d0:	e3c22003 	bic	r2, r2, #3
  d4:	e0033001 	and	r3, r3, r1
  d8:	e1833002 	orr	r3, r3, r2
  dc:	e58c3000 	str	r3, [ip]
  e0:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
  e4:	e3a00000 	mov	r0, #0
  e8:	e3a01000 	mov	r1, #0
  ec:	ebfffffe 	bl	0 <udelay>
  f0:	e28dd00c 	add	sp, sp, #12
  f4:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e392e34 	mrccs	14, 1, r2, cr9, cr4, {1}
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003641 	andeq	r3, r0, r1, asr #12
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002c 	andeq	r0, r0, ip, lsr #32
  10:	412d3705 	teqmi	sp, r5, lsl #14
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 	stceq	10, cr0, [r5], {2}
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1b011a01 	blne	46838 <bw_spi_dio_output+0x467a8>
  30:	1e011c03 	cdpne	12, 0, cr1, cr1, cr3, {0}
  34:	Address 0x0000000000000034 is out of bounds.


bw_spi_lcd.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_spi_lcd_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <bcm2835_spi_begin>
   c:	e5d43001 	ldrb	r3, [r4, #1]
  10:	e3a00000 	mov	r0, #0
  14:	e3530000 	cmp	r3, #0
  18:	03e0307d 	mvneq	r3, #125	; 0x7d
  1c:	05c43001 	strbeq	r3, [r4, #1]
  20:	e8bd8010 	pop	{r4, pc}

00000024 <bw_spi_lcd_end>:
  24:	eafffffe 	b	0 <bcm2835_spi_end>

00000028 <bw_spi_lcd_set_cursor>:
  28:	e2011003 	and	r1, r1, #3
  2c:	e3a0c901 	mov	ip, #16384	; 0x4000
  30:	e92d4010 	push	{r4, lr}
  34:	e343cf20 	movt	ip, #16160	; 0x3f20
  38:	e24dd008 	sub	sp, sp, #8
  3c:	e1a03000 	mov	r3, r0
  40:	e5d00001 	ldrb	r0, [r0, #1]
  44:	e202201f 	and	r2, r2, #31
  48:	e300e9c4 	movw	lr, #2500	; 0x9c4
  4c:	e3a04011 	mov	r4, #17
  50:	e1822281 	orr	r2, r2, r1, lsl #5
  54:	e3a01003 	mov	r1, #3
  58:	e5cd0004 	strb	r0, [sp, #4]
  5c:	e28d0004 	add	r0, sp, #4
  60:	e5cd2006 	strb	r2, [sp, #6]
  64:	e5cd4005 	strb	r4, [sp, #5]
  68:	e58ce008 	str	lr, [ip, #8]
  6c:	e59c2000 	ldr	r2, [ip]
  70:	e5d33000 	ldrb	r3, [r3]
  74:	e3c22003 	bic	r2, r2, #3
  78:	e0033001 	and	r3, r3, r1
  7c:	e1833002 	orr	r3, r3, r2
  80:	e58c3000 	str	r3, [ip]
  84:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
  88:	e3a0000a 	mov	r0, #10
  8c:	e3a01000 	mov	r1, #0
  90:	ebfffffe 	bl	0 <udelay>
  94:	e28dd008 	add	sp, sp, #8
  98:	e8bd8010 	pop	{r4, pc}

0000009c <bw_spi_lcd_text>:
  9c:	e3520010 	cmp	r2, #16
  a0:	e3a0c000 	mov	ip, #0
  a4:	23a02010 	movcs	r2, #16
  a8:	e1a03000 	mov	r3, r0
  ac:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  b0:	e24dd01c 	sub	sp, sp, #28
  b4:	e5d00001 	ldrb	r0, [r0, #1]
  b8:	e152000c 	cmp	r2, ip
  bc:	e5cdc005 	strb	ip, [sp, #5]
  c0:	e5cd0004 	strb	r0, [sp, #4]
  c4:	0a00003c 	beq	1bc <bw_spi_lcd_text+0x120>
  c8:	e5d10000 	ldrb	r0, [r1]
  cc:	e3520001 	cmp	r2, #1
  d0:	e5cd0006 	strb	r0, [sp, #6]
  d4:	0a000038 	beq	1bc <bw_spi_lcd_text+0x120>
  d8:	e5d10001 	ldrb	r0, [r1, #1]
  dc:	e3520002 	cmp	r2, #2
  e0:	e5cd0007 	strb	r0, [sp, #7]
  e4:	0a000034 	beq	1bc <bw_spi_lcd_text+0x120>
  e8:	e5d10002 	ldrb	r0, [r1, #2]
  ec:	e3520003 	cmp	r2, #3
  f0:	e5cd0008 	strb	r0, [sp, #8]
  f4:	0a000030 	beq	1bc <bw_spi_lcd_text+0x120>
  f8:	e5d10003 	ldrb	r0, [r1, #3]
  fc:	e3520004 	cmp	r2, #4
 100:	e5cd0009 	strb	r0, [sp, #9]
 104:	0a00002c 	beq	1bc <bw_spi_lcd_text+0x120>
 108:	e5d10004 	ldrb	r0, [r1, #4]
 10c:	e3520005 	cmp	r2, #5
 110:	e5cd000a 	strb	r0, [sp, #10]
 114:	0a000028 	beq	1bc <bw_spi_lcd_text+0x120>
 118:	e5d10005 	ldrb	r0, [r1, #5]
 11c:	e3520006 	cmp	r2, #6
 120:	e5cd000b 	strb	r0, [sp, #11]
 124:	0a000024 	beq	1bc <bw_spi_lcd_text+0x120>
 128:	e5d10006 	ldrb	r0, [r1, #6]
 12c:	e3520007 	cmp	r2, #7
 130:	e5cd000c 	strb	r0, [sp, #12]
 134:	0a000020 	beq	1bc <bw_spi_lcd_text+0x120>
 138:	e5d10007 	ldrb	r0, [r1, #7]
 13c:	e3520008 	cmp	r2, #8
 140:	e5cd000d 	strb	r0, [sp, #13]
 144:	0a00001c 	beq	1bc <bw_spi_lcd_text+0x120>
 148:	e5d10008 	ldrb	r0, [r1, #8]
 14c:	e3520009 	cmp	r2, #9
 150:	e5cd000e 	strb	r0, [sp, #14]
 154:	0a000018 	beq	1bc <bw_spi_lcd_text+0x120>
 158:	e5d10009 	ldrb	r0, [r1, #9]
 15c:	e352000a 	cmp	r2, #10
 160:	e5cd000f 	strb	r0, [sp, #15]
 164:	0a000014 	beq	1bc <bw_spi_lcd_text+0x120>
 168:	e5d1000a 	ldrb	r0, [r1, #10]
 16c:	e352000b 	cmp	r2, #11
 170:	e5cd0010 	strb	r0, [sp, #16]
 174:	0a000010 	beq	1bc <bw_spi_lcd_text+0x120>
 178:	e5d1000b 	ldrb	r0, [r1, #11]
 17c:	e352000c 	cmp	r2, #12
 180:	e5cd0011 	strb	r0, [sp, #17]
 184:	0a00000c 	beq	1bc <bw_spi_lcd_text+0x120>
 188:	e5d1000c 	ldrb	r0, [r1, #12]
 18c:	e352000d 	cmp	r2, #13
 190:	e5cd0012 	strb	r0, [sp, #18]
 194:	0a000008 	beq	1bc <bw_spi_lcd_text+0x120>
 198:	e5d1000d 	ldrb	r0, [r1, #13]
 19c:	e352000e 	cmp	r2, #14
 1a0:	e5cd0013 	strb	r0, [sp, #19]
 1a4:	0a000004 	beq	1bc <bw_spi_lcd_text+0x120>
 1a8:	e5d1000e 	ldrb	r0, [r1, #14]
 1ac:	e3520010 	cmp	r2, #16
 1b0:	e5cd0014 	strb	r0, [sp, #20]
 1b4:	05d1100f 	ldrbeq	r1, [r1, #15]
 1b8:	05cd1015 	strbeq	r1, [sp, #21]
 1bc:	e3a0c901 	mov	ip, #16384	; 0x4000
 1c0:	e30009c4 	movw	r0, #2500	; 0x9c4
 1c4:	e343cf20 	movt	ip, #16160	; 0x3f20
 1c8:	e2821002 	add	r1, r2, #2
 1cc:	e58c0008 	str	r0, [ip, #8]
 1d0:	e28d0004 	add	r0, sp, #4
 1d4:	e5d3e000 	ldrb	lr, [r3]
 1d8:	e59c3000 	ldr	r3, [ip]
 1dc:	e3c32003 	bic	r2, r3, #3
 1e0:	e20e3003 	and	r3, lr, #3
 1e4:	e1833002 	orr	r3, r3, r2
 1e8:	e58c3000 	str	r3, [ip]
 1ec:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
 1f0:	e3a0000a 	mov	r0, #10
 1f4:	e3a01000 	mov	r1, #0
 1f8:	ebfffffe 	bl	0 <udelay>
 1fc:	e28dd01c 	add	sp, sp, #28
 200:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

00000204 <bw_spi_lcd_text_line_1>:
 204:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 208:	e24dd018 	sub	sp, sp, #24
 20c:	e5d03001 	ldrb	r3, [r0, #1]
 210:	e28d7018 	add	r7, sp, #24
 214:	e3a0c901 	mov	ip, #16384	; 0x4000
 218:	e1a06000 	mov	r6, r0
 21c:	e5673014 	strb	r3, [r7, #-20]!	; 0xffffffec
 220:	e343cf20 	movt	ip, #16160	; 0x3f20
 224:	e3a03011 	mov	r3, #17
 228:	e3a08000 	mov	r8, #0
 22c:	e5cd3005 	strb	r3, [sp, #5]
 230:	e30039c4 	movw	r3, #2500	; 0x9c4
 234:	e5cd8006 	strb	r8, [sp, #6]
 238:	e1a05001 	mov	r5, r1
 23c:	e58c3008 	str	r3, [ip, #8]
 240:	e3a01003 	mov	r1, #3
 244:	e59c3000 	ldr	r3, [ip]
 248:	e1a00007 	mov	r0, r7
 24c:	e5d6e000 	ldrb	lr, [r6]
 250:	e1a04002 	mov	r4, r2
 254:	e3c33003 	bic	r3, r3, #3
 258:	e00ee001 	and	lr, lr, r1
 25c:	e18e3003 	orr	r3, lr, r3
 260:	e58c3000 	str	r3, [ip]
 264:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
 268:	e3a01000 	mov	r1, #0
 26c:	e3a0000a 	mov	r0, #10
 270:	ebfffffe 	bl	0 <udelay>
 274:	e5d63001 	ldrb	r3, [r6, #1]
 278:	e3540010 	cmp	r4, #16
 27c:	e5cd8005 	strb	r8, [sp, #5]
 280:	31a01004 	movcc	r1, r4
 284:	e5cd3004 	strb	r3, [sp, #4]
 288:	23a01010 	movcs	r1, #16
 28c:	e1510008 	cmp	r1, r8
 290:	0a00003c 	beq	388 <bw_spi_lcd_text_line_1+0x184>
 294:	e5d53000 	ldrb	r3, [r5]
 298:	e3510001 	cmp	r1, #1
 29c:	e5cd3006 	strb	r3, [sp, #6]
 2a0:	0a000038 	beq	388 <bw_spi_lcd_text_line_1+0x184>
 2a4:	e5d53001 	ldrb	r3, [r5, #1]
 2a8:	e3510002 	cmp	r1, #2
 2ac:	e5cd3007 	strb	r3, [sp, #7]
 2b0:	0a000034 	beq	388 <bw_spi_lcd_text_line_1+0x184>
 2b4:	e5d53002 	ldrb	r3, [r5, #2]
 2b8:	e3510003 	cmp	r1, #3
 2bc:	e5cd3008 	strb	r3, [sp, #8]
 2c0:	0a000030 	beq	388 <bw_spi_lcd_text_line_1+0x184>
 2c4:	e5d53003 	ldrb	r3, [r5, #3]
 2c8:	e3510004 	cmp	r1, #4
 2cc:	e5cd3009 	strb	r3, [sp, #9]
 2d0:	0a00002c 	beq	388 <bw_spi_lcd_text_line_1+0x184>
 2d4:	e5d53004 	ldrb	r3, [r5, #4]
 2d8:	e3510005 	cmp	r1, #5
 2dc:	e5cd300a 	strb	r3, [sp, #10]
 2e0:	0a000028 	beq	388 <bw_spi_lcd_text_line_1+0x184>
 2e4:	e5d53005 	ldrb	r3, [r5, #5]
 2e8:	e3510006 	cmp	r1, #6
 2ec:	e5cd300b 	strb	r3, [sp, #11]
 2f0:	0a000024 	beq	388 <bw_spi_lcd_text_line_1+0x184>
 2f4:	e5d53006 	ldrb	r3, [r5, #6]
 2f8:	e3510007 	cmp	r1, #7
 2fc:	e5cd300c 	strb	r3, [sp, #12]
 300:	0a000020 	beq	388 <bw_spi_lcd_text_line_1+0x184>
 304:	e5d53007 	ldrb	r3, [r5, #7]
 308:	e3510008 	cmp	r1, #8
 30c:	e5cd300d 	strb	r3, [sp, #13]
 310:	0a00001c 	beq	388 <bw_spi_lcd_text_line_1+0x184>
 314:	e5d53008 	ldrb	r3, [r5, #8]
 318:	e3510009 	cmp	r1, #9
 31c:	e5cd300e 	strb	r3, [sp, #14]
 320:	0a000018 	beq	388 <bw_spi_lcd_text_line_1+0x184>
 324:	e5d53009 	ldrb	r3, [r5, #9]
 328:	e351000a 	cmp	r1, #10
 32c:	e5cd300f 	strb	r3, [sp, #15]
 330:	0a000014 	beq	388 <bw_spi_lcd_text_line_1+0x184>
 334:	e5d5300a 	ldrb	r3, [r5, #10]
 338:	e351000b 	cmp	r1, #11
 33c:	e5cd3010 	strb	r3, [sp, #16]
 340:	0a000010 	beq	388 <bw_spi_lcd_text_line_1+0x184>
 344:	e5d5300b 	ldrb	r3, [r5, #11]
 348:	e351000c 	cmp	r1, #12
 34c:	e5cd3011 	strb	r3, [sp, #17]
 350:	0a00000c 	beq	388 <bw_spi_lcd_text_line_1+0x184>
 354:	e5d5300c 	ldrb	r3, [r5, #12]
 358:	e351000d 	cmp	r1, #13
 35c:	e5cd3012 	strb	r3, [sp, #18]
 360:	0a000008 	beq	388 <bw_spi_lcd_text_line_1+0x184>
 364:	e5d5300d 	ldrb	r3, [r5, #13]
 368:	e351000e 	cmp	r1, #14
 36c:	e5cd3013 	strb	r3, [sp, #19]
 370:	0a000004 	beq	388 <bw_spi_lcd_text_line_1+0x184>
 374:	e5d5300e 	ldrb	r3, [r5, #14]
 378:	e3510010 	cmp	r1, #16
 37c:	e5cd3014 	strb	r3, [sp, #20]
 380:	05d5300f 	ldrbeq	r3, [r5, #15]
 384:	05cd3015 	strbeq	r3, [sp, #21]
 388:	e3a0c901 	mov	ip, #16384	; 0x4000
 38c:	e30039c4 	movw	r3, #2500	; 0x9c4
 390:	e343cf20 	movt	ip, #16160	; 0x3f20
 394:	e1a00007 	mov	r0, r7
 398:	e2811002 	add	r1, r1, #2
 39c:	e58c3008 	str	r3, [ip, #8]
 3a0:	e59c3000 	ldr	r3, [ip]
 3a4:	e5d6e000 	ldrb	lr, [r6]
 3a8:	e3c32003 	bic	r2, r3, #3
 3ac:	e20e3003 	and	r3, lr, #3
 3b0:	e1833002 	orr	r3, r3, r2
 3b4:	e58c3000 	str	r3, [ip]
 3b8:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
 3bc:	e3a0000a 	mov	r0, #10
 3c0:	e3a01000 	mov	r1, #0
 3c4:	ebfffffe 	bl	0 <udelay>
 3c8:	e28dd018 	add	sp, sp, #24
 3cc:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

000003d0 <bw_spi_lcd_text_line_2>:
 3d0:	e92d4070 	push	{r4, r5, r6, lr}
 3d4:	e24dd018 	sub	sp, sp, #24
 3d8:	e5d03001 	ldrb	r3, [r0, #1]
 3dc:	e3a0e901 	mov	lr, #16384	; 0x4000
 3e0:	e343ef20 	movt	lr, #16160	; 0x3f20
 3e4:	e1a05001 	mov	r5, r1
 3e8:	e5cd3004 	strb	r3, [sp, #4]
 3ec:	e3a03011 	mov	r3, #17
 3f0:	e5cd3005 	strb	r3, [sp, #5]
 3f4:	e3a03020 	mov	r3, #32
 3f8:	e5cd3006 	strb	r3, [sp, #6]
 3fc:	e30039c4 	movw	r3, #2500	; 0x9c4
 400:	e58e3008 	str	r3, [lr, #8]
 404:	e3a01003 	mov	r1, #3
 408:	e59e3000 	ldr	r3, [lr]
 40c:	e1a06000 	mov	r6, r0
 410:	e5d0c000 	ldrb	ip, [r0]
 414:	e28d0004 	add	r0, sp, #4
 418:	e3c33003 	bic	r3, r3, #3
 41c:	e1a04002 	mov	r4, r2
 420:	e00cc001 	and	ip, ip, r1
 424:	e18c3003 	orr	r3, ip, r3
 428:	e58e3000 	str	r3, [lr]
 42c:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
 430:	e3a01000 	mov	r1, #0
 434:	e3a0000a 	mov	r0, #10
 438:	ebfffffe 	bl	0 <udelay>
 43c:	e5d63001 	ldrb	r3, [r6, #1]
 440:	e3540010 	cmp	r4, #16
 444:	31a01004 	movcc	r1, r4
 448:	23a01010 	movcs	r1, #16
 44c:	e5cd3004 	strb	r3, [sp, #4]
 450:	e3a03000 	mov	r3, #0
 454:	e1510003 	cmp	r1, r3
 458:	e5cd3005 	strb	r3, [sp, #5]
 45c:	0a00003c 	beq	554 <bw_spi_lcd_text_line_2+0x184>
 460:	e5d53000 	ldrb	r3, [r5]
 464:	e3510001 	cmp	r1, #1
 468:	e5cd3006 	strb	r3, [sp, #6]
 46c:	0a000038 	beq	554 <bw_spi_lcd_text_line_2+0x184>
 470:	e5d53001 	ldrb	r3, [r5, #1]
 474:	e3510002 	cmp	r1, #2
 478:	e5cd3007 	strb	r3, [sp, #7]
 47c:	0a000034 	beq	554 <bw_spi_lcd_text_line_2+0x184>
 480:	e5d53002 	ldrb	r3, [r5, #2]
 484:	e3510003 	cmp	r1, #3
 488:	e5cd3008 	strb	r3, [sp, #8]
 48c:	0a000030 	beq	554 <bw_spi_lcd_text_line_2+0x184>
 490:	e5d53003 	ldrb	r3, [r5, #3]
 494:	e3510004 	cmp	r1, #4
 498:	e5cd3009 	strb	r3, [sp, #9]
 49c:	0a00002c 	beq	554 <bw_spi_lcd_text_line_2+0x184>
 4a0:	e5d53004 	ldrb	r3, [r5, #4]
 4a4:	e3510005 	cmp	r1, #5
 4a8:	e5cd300a 	strb	r3, [sp, #10]
 4ac:	0a000028 	beq	554 <bw_spi_lcd_text_line_2+0x184>
 4b0:	e5d53005 	ldrb	r3, [r5, #5]
 4b4:	e3510006 	cmp	r1, #6
 4b8:	e5cd300b 	strb	r3, [sp, #11]
 4bc:	0a000024 	beq	554 <bw_spi_lcd_text_line_2+0x184>
 4c0:	e5d53006 	ldrb	r3, [r5, #6]
 4c4:	e3510007 	cmp	r1, #7
 4c8:	e5cd300c 	strb	r3, [sp, #12]
 4cc:	0a000020 	beq	554 <bw_spi_lcd_text_line_2+0x184>
 4d0:	e5d53007 	ldrb	r3, [r5, #7]
 4d4:	e3510008 	cmp	r1, #8
 4d8:	e5cd300d 	strb	r3, [sp, #13]
 4dc:	0a00001c 	beq	554 <bw_spi_lcd_text_line_2+0x184>
 4e0:	e5d53008 	ldrb	r3, [r5, #8]
 4e4:	e3510009 	cmp	r1, #9
 4e8:	e5cd300e 	strb	r3, [sp, #14]
 4ec:	0a000018 	beq	554 <bw_spi_lcd_text_line_2+0x184>
 4f0:	e5d53009 	ldrb	r3, [r5, #9]
 4f4:	e351000a 	cmp	r1, #10
 4f8:	e5cd300f 	strb	r3, [sp, #15]
 4fc:	0a000014 	beq	554 <bw_spi_lcd_text_line_2+0x184>
 500:	e5d5300a 	ldrb	r3, [r5, #10]
 504:	e351000b 	cmp	r1, #11
 508:	e5cd3010 	strb	r3, [sp, #16]
 50c:	0a000010 	beq	554 <bw_spi_lcd_text_line_2+0x184>
 510:	e5d5300b 	ldrb	r3, [r5, #11]
 514:	e351000c 	cmp	r1, #12
 518:	e5cd3011 	strb	r3, [sp, #17]
 51c:	0a00000c 	beq	554 <bw_spi_lcd_text_line_2+0x184>
 520:	e5d5300c 	ldrb	r3, [r5, #12]
 524:	e351000d 	cmp	r1, #13
 528:	e5cd3012 	strb	r3, [sp, #18]
 52c:	0a000008 	beq	554 <bw_spi_lcd_text_line_2+0x184>
 530:	e5d5300d 	ldrb	r3, [r5, #13]
 534:	e351000e 	cmp	r1, #14
 538:	e5cd3013 	strb	r3, [sp, #19]
 53c:	0a000004 	beq	554 <bw_spi_lcd_text_line_2+0x184>
 540:	e5d5300e 	ldrb	r3, [r5, #14]
 544:	e3510010 	cmp	r1, #16
 548:	e5cd3014 	strb	r3, [sp, #20]
 54c:	05d5300f 	ldrbeq	r3, [r5, #15]
 550:	05cd3015 	strbeq	r3, [sp, #21]
 554:	e3a0c901 	mov	ip, #16384	; 0x4000
 558:	e30039c4 	movw	r3, #2500	; 0x9c4
 55c:	e343cf20 	movt	ip, #16160	; 0x3f20
 560:	e28d0004 	add	r0, sp, #4
 564:	e2811002 	add	r1, r1, #2
 568:	e58c3008 	str	r3, [ip, #8]
 56c:	e59c3000 	ldr	r3, [ip]
 570:	e5d6e000 	ldrb	lr, [r6]
 574:	e3c32003 	bic	r2, r3, #3
 578:	e20e3003 	and	r3, lr, #3
 57c:	e1833002 	orr	r3, r3, r2
 580:	e58c3000 	str	r3, [ip]
 584:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
 588:	e3a0000a 	mov	r0, #10
 58c:	e3a01000 	mov	r1, #0
 590:	ebfffffe 	bl	0 <udelay>
 594:	e28dd018 	add	sp, sp, #24
 598:	e8bd8070 	pop	{r4, r5, r6, pc}

0000059c <bw_spi_lcd_text_line_3>:
 59c:	e92d4070 	push	{r4, r5, r6, lr}
 5a0:	e24dd018 	sub	sp, sp, #24
 5a4:	e5d03001 	ldrb	r3, [r0, #1]
 5a8:	e3a0e901 	mov	lr, #16384	; 0x4000
 5ac:	e343ef20 	movt	lr, #16160	; 0x3f20
 5b0:	e1a05001 	mov	r5, r1
 5b4:	e5cd3004 	strb	r3, [sp, #4]
 5b8:	e3a03011 	mov	r3, #17
 5bc:	e5cd3005 	strb	r3, [sp, #5]
 5c0:	e3a03040 	mov	r3, #64	; 0x40
 5c4:	e5cd3006 	strb	r3, [sp, #6]
 5c8:	e30039c4 	movw	r3, #2500	; 0x9c4
 5cc:	e58e3008 	str	r3, [lr, #8]
 5d0:	e3a01003 	mov	r1, #3
 5d4:	e59e3000 	ldr	r3, [lr]
 5d8:	e1a06000 	mov	r6, r0
 5dc:	e5d0c000 	ldrb	ip, [r0]
 5e0:	e28d0004 	add	r0, sp, #4
 5e4:	e3c33003 	bic	r3, r3, #3
 5e8:	e1a04002 	mov	r4, r2
 5ec:	e00cc001 	and	ip, ip, r1
 5f0:	e18c3003 	orr	r3, ip, r3
 5f4:	e58e3000 	str	r3, [lr]
 5f8:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
 5fc:	e3a01000 	mov	r1, #0
 600:	e3a0000a 	mov	r0, #10
 604:	ebfffffe 	bl	0 <udelay>
 608:	e5d63001 	ldrb	r3, [r6, #1]
 60c:	e3540010 	cmp	r4, #16
 610:	31a01004 	movcc	r1, r4
 614:	23a01010 	movcs	r1, #16
 618:	e5cd3004 	strb	r3, [sp, #4]
 61c:	e3a03000 	mov	r3, #0
 620:	e1510003 	cmp	r1, r3
 624:	e5cd3005 	strb	r3, [sp, #5]
 628:	0a00003c 	beq	720 <bw_spi_lcd_text_line_3+0x184>
 62c:	e5d53000 	ldrb	r3, [r5]
 630:	e3510001 	cmp	r1, #1
 634:	e5cd3006 	strb	r3, [sp, #6]
 638:	0a000038 	beq	720 <bw_spi_lcd_text_line_3+0x184>
 63c:	e5d53001 	ldrb	r3, [r5, #1]
 640:	e3510002 	cmp	r1, #2
 644:	e5cd3007 	strb	r3, [sp, #7]
 648:	0a000034 	beq	720 <bw_spi_lcd_text_line_3+0x184>
 64c:	e5d53002 	ldrb	r3, [r5, #2]
 650:	e3510003 	cmp	r1, #3
 654:	e5cd3008 	strb	r3, [sp, #8]
 658:	0a000030 	beq	720 <bw_spi_lcd_text_line_3+0x184>
 65c:	e5d53003 	ldrb	r3, [r5, #3]
 660:	e3510004 	cmp	r1, #4
 664:	e5cd3009 	strb	r3, [sp, #9]
 668:	0a00002c 	beq	720 <bw_spi_lcd_text_line_3+0x184>
 66c:	e5d53004 	ldrb	r3, [r5, #4]
 670:	e3510005 	cmp	r1, #5
 674:	e5cd300a 	strb	r3, [sp, #10]
 678:	0a000028 	beq	720 <bw_spi_lcd_text_line_3+0x184>
 67c:	e5d53005 	ldrb	r3, [r5, #5]
 680:	e3510006 	cmp	r1, #6
 684:	e5cd300b 	strb	r3, [sp, #11]
 688:	0a000024 	beq	720 <bw_spi_lcd_text_line_3+0x184>
 68c:	e5d53006 	ldrb	r3, [r5, #6]
 690:	e3510007 	cmp	r1, #7
 694:	e5cd300c 	strb	r3, [sp, #12]
 698:	0a000020 	beq	720 <bw_spi_lcd_text_line_3+0x184>
 69c:	e5d53007 	ldrb	r3, [r5, #7]
 6a0:	e3510008 	cmp	r1, #8
 6a4:	e5cd300d 	strb	r3, [sp, #13]
 6a8:	0a00001c 	beq	720 <bw_spi_lcd_text_line_3+0x184>
 6ac:	e5d53008 	ldrb	r3, [r5, #8]
 6b0:	e3510009 	cmp	r1, #9
 6b4:	e5cd300e 	strb	r3, [sp, #14]
 6b8:	0a000018 	beq	720 <bw_spi_lcd_text_line_3+0x184>
 6bc:	e5d53009 	ldrb	r3, [r5, #9]
 6c0:	e351000a 	cmp	r1, #10
 6c4:	e5cd300f 	strb	r3, [sp, #15]
 6c8:	0a000014 	beq	720 <bw_spi_lcd_text_line_3+0x184>
 6cc:	e5d5300a 	ldrb	r3, [r5, #10]
 6d0:	e351000b 	cmp	r1, #11
 6d4:	e5cd3010 	strb	r3, [sp, #16]
 6d8:	0a000010 	beq	720 <bw_spi_lcd_text_line_3+0x184>
 6dc:	e5d5300b 	ldrb	r3, [r5, #11]
 6e0:	e351000c 	cmp	r1, #12
 6e4:	e5cd3011 	strb	r3, [sp, #17]
 6e8:	0a00000c 	beq	720 <bw_spi_lcd_text_line_3+0x184>
 6ec:	e5d5300c 	ldrb	r3, [r5, #12]
 6f0:	e351000d 	cmp	r1, #13
 6f4:	e5cd3012 	strb	r3, [sp, #18]
 6f8:	0a000008 	beq	720 <bw_spi_lcd_text_line_3+0x184>
 6fc:	e5d5300d 	ldrb	r3, [r5, #13]
 700:	e351000e 	cmp	r1, #14
 704:	e5cd3013 	strb	r3, [sp, #19]
 708:	0a000004 	beq	720 <bw_spi_lcd_text_line_3+0x184>
 70c:	e5d5300e 	ldrb	r3, [r5, #14]
 710:	e3510010 	cmp	r1, #16
 714:	e5cd3014 	strb	r3, [sp, #20]
 718:	05d5300f 	ldrbeq	r3, [r5, #15]
 71c:	05cd3015 	strbeq	r3, [sp, #21]
 720:	e3a0c901 	mov	ip, #16384	; 0x4000
 724:	e30039c4 	movw	r3, #2500	; 0x9c4
 728:	e343cf20 	movt	ip, #16160	; 0x3f20
 72c:	e28d0004 	add	r0, sp, #4
 730:	e2811002 	add	r1, r1, #2
 734:	e58c3008 	str	r3, [ip, #8]
 738:	e59c3000 	ldr	r3, [ip]
 73c:	e5d6e000 	ldrb	lr, [r6]
 740:	e3c32003 	bic	r2, r3, #3
 744:	e20e3003 	and	r3, lr, #3
 748:	e1833002 	orr	r3, r3, r2
 74c:	e58c3000 	str	r3, [ip]
 750:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
 754:	e3a0000a 	mov	r0, #10
 758:	e3a01000 	mov	r1, #0
 75c:	ebfffffe 	bl	0 <udelay>
 760:	e28dd018 	add	sp, sp, #24
 764:	e8bd8070 	pop	{r4, r5, r6, pc}

00000768 <bw_spi_lcd_text_line_4>:
 768:	e92d4070 	push	{r4, r5, r6, lr}
 76c:	e24dd018 	sub	sp, sp, #24
 770:	e5d03001 	ldrb	r3, [r0, #1]
 774:	e3a0e901 	mov	lr, #16384	; 0x4000
 778:	e343ef20 	movt	lr, #16160	; 0x3f20
 77c:	e1a05001 	mov	r5, r1
 780:	e5cd3004 	strb	r3, [sp, #4]
 784:	e3a03011 	mov	r3, #17
 788:	e5cd3005 	strb	r3, [sp, #5]
 78c:	e3a03060 	mov	r3, #96	; 0x60
 790:	e5cd3006 	strb	r3, [sp, #6]
 794:	e30039c4 	movw	r3, #2500	; 0x9c4
 798:	e58e3008 	str	r3, [lr, #8]
 79c:	e3a01003 	mov	r1, #3
 7a0:	e59e3000 	ldr	r3, [lr]
 7a4:	e1a06000 	mov	r6, r0
 7a8:	e5d0c000 	ldrb	ip, [r0]
 7ac:	e28d0004 	add	r0, sp, #4
 7b0:	e3c33003 	bic	r3, r3, #3
 7b4:	e1a04002 	mov	r4, r2
 7b8:	e00cc001 	and	ip, ip, r1
 7bc:	e18c3003 	orr	r3, ip, r3
 7c0:	e58e3000 	str	r3, [lr]
 7c4:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
 7c8:	e3a01000 	mov	r1, #0
 7cc:	e3a0000a 	mov	r0, #10
 7d0:	ebfffffe 	bl	0 <udelay>
 7d4:	e5d63001 	ldrb	r3, [r6, #1]
 7d8:	e3540010 	cmp	r4, #16
 7dc:	31a01004 	movcc	r1, r4
 7e0:	23a01010 	movcs	r1, #16
 7e4:	e5cd3004 	strb	r3, [sp, #4]
 7e8:	e3a03000 	mov	r3, #0
 7ec:	e1510003 	cmp	r1, r3
 7f0:	e5cd3005 	strb	r3, [sp, #5]
 7f4:	0a00003c 	beq	8ec <bw_spi_lcd_text_line_4+0x184>
 7f8:	e5d53000 	ldrb	r3, [r5]
 7fc:	e3510001 	cmp	r1, #1
 800:	e5cd3006 	strb	r3, [sp, #6]
 804:	0a000038 	beq	8ec <bw_spi_lcd_text_line_4+0x184>
 808:	e5d53001 	ldrb	r3, [r5, #1]
 80c:	e3510002 	cmp	r1, #2
 810:	e5cd3007 	strb	r3, [sp, #7]
 814:	0a000034 	beq	8ec <bw_spi_lcd_text_line_4+0x184>
 818:	e5d53002 	ldrb	r3, [r5, #2]
 81c:	e3510003 	cmp	r1, #3
 820:	e5cd3008 	strb	r3, [sp, #8]
 824:	0a000030 	beq	8ec <bw_spi_lcd_text_line_4+0x184>
 828:	e5d53003 	ldrb	r3, [r5, #3]
 82c:	e3510004 	cmp	r1, #4
 830:	e5cd3009 	strb	r3, [sp, #9]
 834:	0a00002c 	beq	8ec <bw_spi_lcd_text_line_4+0x184>
 838:	e5d53004 	ldrb	r3, [r5, #4]
 83c:	e3510005 	cmp	r1, #5
 840:	e5cd300a 	strb	r3, [sp, #10]
 844:	0a000028 	beq	8ec <bw_spi_lcd_text_line_4+0x184>
 848:	e5d53005 	ldrb	r3, [r5, #5]
 84c:	e3510006 	cmp	r1, #6
 850:	e5cd300b 	strb	r3, [sp, #11]
 854:	0a000024 	beq	8ec <bw_spi_lcd_text_line_4+0x184>
 858:	e5d53006 	ldrb	r3, [r5, #6]
 85c:	e3510007 	cmp	r1, #7
 860:	e5cd300c 	strb	r3, [sp, #12]
 864:	0a000020 	beq	8ec <bw_spi_lcd_text_line_4+0x184>
 868:	e5d53007 	ldrb	r3, [r5, #7]
 86c:	e3510008 	cmp	r1, #8
 870:	e5cd300d 	strb	r3, [sp, #13]
 874:	0a00001c 	beq	8ec <bw_spi_lcd_text_line_4+0x184>
 878:	e5d53008 	ldrb	r3, [r5, #8]
 87c:	e3510009 	cmp	r1, #9
 880:	e5cd300e 	strb	r3, [sp, #14]
 884:	0a000018 	beq	8ec <bw_spi_lcd_text_line_4+0x184>
 888:	e5d53009 	ldrb	r3, [r5, #9]
 88c:	e351000a 	cmp	r1, #10
 890:	e5cd300f 	strb	r3, [sp, #15]
 894:	0a000014 	beq	8ec <bw_spi_lcd_text_line_4+0x184>
 898:	e5d5300a 	ldrb	r3, [r5, #10]
 89c:	e351000b 	cmp	r1, #11
 8a0:	e5cd3010 	strb	r3, [sp, #16]
 8a4:	0a000010 	beq	8ec <bw_spi_lcd_text_line_4+0x184>
 8a8:	e5d5300b 	ldrb	r3, [r5, #11]
 8ac:	e351000c 	cmp	r1, #12
 8b0:	e5cd3011 	strb	r3, [sp, #17]
 8b4:	0a00000c 	beq	8ec <bw_spi_lcd_text_line_4+0x184>
 8b8:	e5d5300c 	ldrb	r3, [r5, #12]
 8bc:	e351000d 	cmp	r1, #13
 8c0:	e5cd3012 	strb	r3, [sp, #18]
 8c4:	0a000008 	beq	8ec <bw_spi_lcd_text_line_4+0x184>
 8c8:	e5d5300d 	ldrb	r3, [r5, #13]
 8cc:	e351000e 	cmp	r1, #14
 8d0:	e5cd3013 	strb	r3, [sp, #19]
 8d4:	0a000004 	beq	8ec <bw_spi_lcd_text_line_4+0x184>
 8d8:	e5d5300e 	ldrb	r3, [r5, #14]
 8dc:	e3510010 	cmp	r1, #16
 8e0:	e5cd3014 	strb	r3, [sp, #20]
 8e4:	05d5300f 	ldrbeq	r3, [r5, #15]
 8e8:	05cd3015 	strbeq	r3, [sp, #21]
 8ec:	e3a0c901 	mov	ip, #16384	; 0x4000
 8f0:	e30039c4 	movw	r3, #2500	; 0x9c4
 8f4:	e343cf20 	movt	ip, #16160	; 0x3f20
 8f8:	e28d0004 	add	r0, sp, #4
 8fc:	e2811002 	add	r1, r1, #2
 900:	e58c3008 	str	r3, [ip, #8]
 904:	e59c3000 	ldr	r3, [ip]
 908:	e5d6e000 	ldrb	lr, [r6]
 90c:	e3c32003 	bic	r2, r3, #3
 910:	e20e3003 	and	r3, lr, #3
 914:	e1833002 	orr	r3, r3, r2
 918:	e58c3000 	str	r3, [ip]
 91c:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
 920:	e3a0000a 	mov	r0, #10
 924:	e3a01000 	mov	r1, #0
 928:	ebfffffe 	bl	0 <udelay>
 92c:	e28dd018 	add	sp, sp, #24
 930:	e8bd8070 	pop	{r4, r5, r6, pc}

00000934 <bw_spi_lcd_cls>:
 934:	e3003000 	movw	r3, #0
 938:	e1a02000 	mov	r2, r0
 93c:	e3403000 	movt	r3, #0
 940:	e3a0c901 	mov	ip, #16384	; 0x4000
 944:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 948:	e24dd00c 	sub	sp, sp, #12
 94c:	e5d01001 	ldrb	r1, [r0, #1]
 950:	e343cf20 	movt	ip, #16160	; 0x3f20
 954:	e1d300b0 	ldrh	r0, [r3]
 958:	e5d33002 	ldrb	r3, [r3, #2]
 95c:	e1cd00b4 	strh	r0, [sp, #4]
 960:	e28d0004 	add	r0, sp, #4
 964:	e5cd3006 	strb	r3, [sp, #6]
 968:	e30039c4 	movw	r3, #2500	; 0x9c4
 96c:	e5cd1004 	strb	r1, [sp, #4]
 970:	e3a01003 	mov	r1, #3
 974:	e58c3008 	str	r3, [ip, #8]
 978:	e5d23000 	ldrb	r3, [r2]
 97c:	e59c2000 	ldr	r2, [ip]
 980:	e0033001 	and	r3, r3, r1
 984:	e3c22003 	bic	r2, r2, #3
 988:	e1833002 	orr	r3, r3, r2
 98c:	e58c3000 	str	r3, [ip]
 990:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
 994:	e3a0000a 	mov	r0, #10
 998:	e3a01000 	mov	r1, #0
 99c:	ebfffffe 	bl	0 <udelay>
 9a0:	e28dd00c 	add	sp, sp, #12
 9a4:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

000009a8 <bw_spi_lcd_set_contrast>:
 9a8:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 9ac:	e24dd00c 	sub	sp, sp, #12
 9b0:	e5d03001 	ldrb	r3, [r0, #1]
 9b4:	e3a02012 	mov	r2, #18
 9b8:	e5cd1006 	strb	r1, [sp, #6]
 9bc:	e3a01901 	mov	r1, #16384	; 0x4000
 9c0:	e5cd3004 	strb	r3, [sp, #4]
 9c4:	e3431f20 	movt	r1, #16160	; 0x3f20
 9c8:	e5cd2005 	strb	r2, [sp, #5]
 9cc:	e30039c4 	movw	r3, #2500	; 0x9c4
 9d0:	e5813008 	str	r3, [r1, #8]
 9d4:	e5d03000 	ldrb	r3, [r0]
 9d8:	e3a0000a 	mov	r0, #10
 9dc:	e5912000 	ldr	r2, [r1]
 9e0:	e2033003 	and	r3, r3, #3
 9e4:	e3c22003 	bic	r2, r2, #3
 9e8:	e1833002 	orr	r3, r3, r2
 9ec:	e5813000 	str	r3, [r1]
 9f0:	e3a01000 	mov	r1, #0
 9f4:	ebfffffe 	bl	0 <udelay>
 9f8:	e28d0004 	add	r0, sp, #4
 9fc:	e3a01003 	mov	r1, #3
 a00:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
 a04:	e28dd00c 	add	sp, sp, #12
 a08:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

00000a0c <bw_spi_lcd_set_backlight>:
 a0c:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 a10:	e3a0c901 	mov	ip, #16384	; 0x4000
 a14:	e5d02001 	ldrb	r2, [r0, #1]
 a18:	e24dd00c 	sub	sp, sp, #12
 a1c:	e343cf20 	movt	ip, #16160	; 0x3f20
 a20:	e1a03000 	mov	r3, r0
 a24:	e5cd1006 	strb	r1, [sp, #6]
 a28:	e3a01017 	mov	r1, #23
 a2c:	e5cd2004 	strb	r2, [sp, #4]
 a30:	e30029c4 	movw	r2, #2500	; 0x9c4
 a34:	e5cd1005 	strb	r1, [sp, #5]
 a38:	e3a01003 	mov	r1, #3
 a3c:	e58c2008 	str	r2, [ip, #8]
 a40:	e28d0004 	add	r0, sp, #4
 a44:	e59c2000 	ldr	r2, [ip]
 a48:	e5d33000 	ldrb	r3, [r3]
 a4c:	e3c22003 	bic	r2, r2, #3
 a50:	e0033001 	and	r3, r3, r1
 a54:	e1833002 	orr	r3, r3, r2
 a58:	e58c3000 	str	r3, [ip]
 a5c:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
 a60:	e3a0000a 	mov	r0, #10
 a64:	e3a01000 	mov	r1, #0
 a68:	ebfffffe 	bl	0 <udelay>
 a6c:	e28dd00c 	add	sp, sp, #12
 a70:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

00000a74 <bw_spi_lcd_reinit>:
 a74:	e3003000 	movw	r3, #0
 a78:	e3a01901 	mov	r1, #16384	; 0x4000
 a7c:	e3403000 	movt	r3, #0
 a80:	e3431f20 	movt	r1, #16160	; 0x3f20
 a84:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 a88:	e24dd00c 	sub	sp, sp, #12
 a8c:	e1f3c0b4 	ldrh	ip, [r3, #4]!
 a90:	e5d02001 	ldrb	r2, [r0, #1]
 a94:	e5d33002 	ldrb	r3, [r3, #2]
 a98:	e1cdc0b4 	strh	ip, [sp, #4]
 a9c:	e5cd3006 	strb	r3, [sp, #6]
 aa0:	e30039c4 	movw	r3, #2500	; 0x9c4
 aa4:	e5cd2004 	strb	r2, [sp, #4]
 aa8:	e5813008 	str	r3, [r1, #8]
 aac:	e5d03000 	ldrb	r3, [r0]
 ab0:	e3a0000a 	mov	r0, #10
 ab4:	e5912000 	ldr	r2, [r1]
 ab8:	e2033003 	and	r3, r3, #3
 abc:	e3c22003 	bic	r2, r2, #3
 ac0:	e1833002 	orr	r3, r3, r2
 ac4:	e5813000 	str	r3, [r1]
 ac8:	e3a01000 	mov	r1, #0
 acc:	ebfffffe 	bl	0 <udelay>
 ad0:	e28d0004 	add	r0, sp, #4
 ad4:	e3a01003 	mov	r1, #3
 ad8:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
 adc:	e3040240 	movw	r0, #16960	; 0x4240
 ae0:	e3a01000 	mov	r1, #0
 ae4:	e340000f 	movt	r0, #15
 ae8:	ebfffffe 	bl	0 <udelay>
 aec:	e28dd00c 	add	sp, sp, #12
 af0:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

00000af4 <bw_spi_lcd_get_backlight>:
 af4:	e92d4010 	push	{r4, lr}
 af8:	e24dd008 	sub	sp, sp, #8
 afc:	e5d03001 	ldrb	r3, [r0, #1]
 b00:	e28d2008 	add	r2, sp, #8
 b04:	e3a0c901 	mov	ip, #16384	; 0x4000
 b08:	e3a0e013 	mov	lr, #19
 b0c:	e5cde005 	strb	lr, [sp, #5]
 b10:	e3833001 	orr	r3, r3, #1
 b14:	e5623004 	strb	r3, [r2, #-4]!
 b18:	e343cf20 	movt	ip, #16160	; 0x3f20
 b1c:	e3a03000 	mov	r3, #0
 b20:	e1a04001 	mov	r4, r1
 b24:	e5cd3006 	strb	r3, [sp, #6]
 b28:	e30039c4 	movw	r3, #2500	; 0x9c4
 b2c:	e58c3008 	str	r3, [ip, #8]
 b30:	e3a01003 	mov	r1, #3
 b34:	e5d03000 	ldrb	r3, [r0]
 b38:	e1a00002 	mov	r0, r2
 b3c:	e59c2000 	ldr	r2, [ip]
 b40:	e0033001 	and	r3, r3, r1
 b44:	e3c22003 	bic	r2, r2, #3
 b48:	e1833002 	orr	r3, r3, r2
 b4c:	e58c3000 	str	r3, [ip]
 b50:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 b54:	e3a0000a 	mov	r0, #10
 b58:	e3a01000 	mov	r1, #0
 b5c:	ebfffffe 	bl	0 <udelay>
 b60:	e5dd3006 	ldrb	r3, [sp, #6]
 b64:	e5c43000 	strb	r3, [r4]
 b68:	e28dd008 	add	sp, sp, #8
 b6c:	e8bd8010 	pop	{r4, pc}

00000b70 <bw_spi_lcd_get_contrast>:
 b70:	e92d4010 	push	{r4, lr}
 b74:	e24dd008 	sub	sp, sp, #8
 b78:	e5d03001 	ldrb	r3, [r0, #1]
 b7c:	e28d2008 	add	r2, sp, #8
 b80:	e3a0c901 	mov	ip, #16384	; 0x4000
 b84:	e3a0e012 	mov	lr, #18
 b88:	e5cde005 	strb	lr, [sp, #5]
 b8c:	e3833001 	orr	r3, r3, #1
 b90:	e5623004 	strb	r3, [r2, #-4]!
 b94:	e343cf20 	movt	ip, #16160	; 0x3f20
 b98:	e3a03000 	mov	r3, #0
 b9c:	e1a04001 	mov	r4, r1
 ba0:	e5cd3006 	strb	r3, [sp, #6]
 ba4:	e30039c4 	movw	r3, #2500	; 0x9c4
 ba8:	e58c3008 	str	r3, [ip, #8]
 bac:	e3a01003 	mov	r1, #3
 bb0:	e5d03000 	ldrb	r3, [r0]
 bb4:	e1a00002 	mov	r0, r2
 bb8:	e59c2000 	ldr	r2, [ip]
 bbc:	e0033001 	and	r3, r3, r1
 bc0:	e3c22003 	bic	r2, r2, #3
 bc4:	e1833002 	orr	r3, r3, r2
 bc8:	e58c3000 	str	r3, [ip]
 bcc:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 bd0:	e3a0000a 	mov	r0, #10
 bd4:	e3a01000 	mov	r1, #0
 bd8:	ebfffffe 	bl	0 <udelay>
 bdc:	e5dd3006 	ldrb	r3, [sp, #6]
 be0:	e5c43000 	strb	r3, [r4]
 be4:	e28dd008 	add	sp, sp, #8
 be8:	e8bd8010 	pop	{r4, pc}

Disassembly of section .rodata:

00000000 <.LANCHOR0>:
   0:	00201000 	eoreq	r1, r0, r0
   4:	00201400 	eoreq	r1, r0, r0, lsl #8

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e392e34 	mrccs	14, 1, r2, cr9, cr4, {1}
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003641 	andeq	r3, r0, r1, asr #12
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002c 	andeq	r0, r0, ip, lsr #32
  10:	412d3705 	teqmi	sp, r5, lsl #14
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 	stceq	10, cr0, [r5], {2}
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1b011a01 	blne	46838 <bw_spi_lcd_get_contrast+0x45cc8>
  30:	1e011c03 	cdpne	12, 0, cr1, cr1, cr3, {0}
  34:	Address 0x0000000000000034 is out of bounds.


bw_spi_relay.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <bw_spi_relay_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e24dd008 	sub	sp, sp, #8
   c:	ebfffffe 	bl	0 <bcm2835_spi_begin>
  10:	e5d43001 	ldrb	r3, [r4, #1]
  14:	e3a0c901 	mov	ip, #16384	; 0x4000
  18:	e343cf20 	movt	ip, #16160	; 0x3f20
  1c:	e3a01003 	mov	r1, #3
  20:	e3530000 	cmp	r3, #0
  24:	e28d0004 	add	r0, sp, #4
  28:	03a0308e 	moveq	r3, #142	; 0x8e
  2c:	03e02071 	mvneq	r2, #113	; 0x71
  30:	e5cd3004 	strb	r3, [sp, #4]
  34:	e3a03030 	mov	r3, #48	; 0x30
  38:	e5cd3005 	strb	r3, [sp, #5]
  3c:	e3a0307f 	mov	r3, #127	; 0x7f
  40:	e5cd3006 	strb	r3, [sp, #6]
  44:	e30039c4 	movw	r3, #2500	; 0x9c4
  48:	05c42001 	strbeq	r2, [r4, #1]
  4c:	e58c3008 	str	r3, [ip, #8]
  50:	e59c2000 	ldr	r2, [ip]
  54:	e5d43000 	ldrb	r3, [r4]
  58:	e3c22003 	bic	r2, r2, #3
  5c:	e0033001 	and	r3, r3, r1
  60:	e1833002 	orr	r3, r3, r2
  64:	e58c3000 	str	r3, [ip]
  68:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
  6c:	e3a00000 	mov	r0, #0
  70:	e3a01000 	mov	r1, #0
  74:	ebfffffe 	bl	0 <udelay>
  78:	e3a00000 	mov	r0, #0
  7c:	e28dd008 	add	sp, sp, #8
  80:	e8bd8010 	pop	{r4, pc}

00000084 <bw_spi_relay_end>:
  84:	eafffffe 	b	0 <bcm2835_spi_end>

00000088 <bw_spi_relay_output>:
  88:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  8c:	e3a0c901 	mov	ip, #16384	; 0x4000
  90:	e5d02001 	ldrb	r2, [r0, #1]
  94:	e24dd00c 	sub	sp, sp, #12
  98:	e343cf20 	movt	ip, #16160	; 0x3f20
  9c:	e1a03000 	mov	r3, r0
  a0:	e5cd1006 	strb	r1, [sp, #6]
  a4:	e3a01010 	mov	r1, #16
  a8:	e5cd2004 	strb	r2, [sp, #4]
  ac:	e30029c4 	movw	r2, #2500	; 0x9c4
  b0:	e5cd1005 	strb	r1, [sp, #5]
  b4:	e3a01003 	mov	r1, #3
  b8:	e58c2008 	str	r2, [ip, #8]
  bc:	e28d0004 	add	r0, sp, #4
  c0:	e59c2000 	ldr	r2, [ip]
  c4:	e5d33000 	ldrb	r3, [r3]
  c8:	e3c22003 	bic	r2, r2, #3
  cc:	e0033001 	and	r3, r3, r1
  d0:	e1833002 	orr	r3, r3, r2
  d4:	e58c3000 	str	r3, [ip]
  d8:	ebfffffe 	bl	0 <bcm2835_spi_writenb>
  dc:	e3a00000 	mov	r0, #0
  e0:	e3a01000 	mov	r1, #0
  e4:	ebfffffe 	bl	0 <udelay>
  e8:	e28dd00c 	add	sp, sp, #12
  ec:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e392e34 	mrccs	14, 1, r2, cr9, cr4, {1}
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003641 	andeq	r3, r0, r1, asr #12
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002c 	andeq	r0, r0, ip, lsr #32
  10:	412d3705 	teqmi	sp, r5, lsl #14
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 	stceq	10, cr0, [r5], {2}
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1b011a01 	blne	46838 <bw_spi_relay_output+0x467b0>
  30:	1e011c03 	cdpne	12, 0, cr1, cr1, cr3, {0}
  34:	Address 0x0000000000000034 is out of bounds.


mcp23s08.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <mcp23s08_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e24dd008 	sub	sp, sp, #8
   c:	ebfffffe 	bl	0 <bcm2835_spi_begin>
  10:	e5d43001 	ldrb	r3, [r4, #1]
  14:	e3a0c901 	mov	ip, #16384	; 0x4000
  18:	e343cf20 	movt	ip, #16160	; 0x3f20
  1c:	e3a01003 	mov	r1, #3
  20:	e3530000 	cmp	r3, #0
  24:	e28d0004 	add	r0, sp, #4
  28:	12033003 	andne	r3, r3, #3
  2c:	03a02040 	moveq	r2, #64	; 0x40
  30:	e5c43001 	strb	r3, [r4, #1]
  34:	11a02083 	lslne	r2, r3, #1
  38:	e3a03005 	mov	r3, #5
  3c:	e5cd3005 	strb	r3, [sp, #5]
  40:	13822040 	orrne	r2, r2, #64	; 0x40
  44:	e5cd2004 	strb	r2, [sp, #4]
  48:	e3a03080 	mov	r3, #128	; 0x80
  4c:	e3a02008 	mov	r2, #8
  50:	e5cd2006 	strb	r2, [sp, #6]
  54:	e58c3008 	str	r3, [ip, #8]
  58:	e5d43000 	ldrb	r3, [r4]
  5c:	e59c2000 	ldr	r2, [ip]
  60:	e0033001 	and	r3, r3, r1
  64:	e3c22003 	bic	r2, r2, #3
  68:	e1833002 	orr	r3, r3, r2
  6c:	e58c3000 	str	r3, [ip]
  70:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
  74:	e3a00000 	mov	r0, #0
  78:	e28dd008 	add	sp, sp, #8
  7c:	e8bd8010 	pop	{r4, pc}

00000080 <mcp23s08_end>:
  80:	eafffffe 	b	0 <bcm2835_spi_end>

00000084 <mcp23s08_reg_read>:
  84:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  88:	e3a0c901 	mov	ip, #16384	; 0x4000
  8c:	e5d03001 	ldrb	r3, [r0, #1]
  90:	e24dd00c 	sub	sp, sp, #12
  94:	e343cf20 	movt	ip, #16160	; 0x3f20
  98:	e1a02000 	mov	r2, r0
  9c:	e1a03083 	lsl	r3, r3, #1
  a0:	e3a0e080 	mov	lr, #128	; 0x80
  a4:	e5cd1005 	strb	r1, [sp, #5]
  a8:	e3833041 	orr	r3, r3, #65	; 0x41
  ac:	e5cd3004 	strb	r3, [sp, #4]
  b0:	e3a01003 	mov	r1, #3
  b4:	e58ce008 	str	lr, [ip, #8]
  b8:	e28d0004 	add	r0, sp, #4
  bc:	e5d23000 	ldrb	r3, [r2]
  c0:	e59c2000 	ldr	r2, [ip]
  c4:	e0033001 	and	r3, r3, r1
  c8:	e3c22003 	bic	r2, r2, #3
  cc:	e1833002 	orr	r3, r3, r2
  d0:	e58c3000 	str	r3, [ip]
  d4:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
  d8:	e5dd0006 	ldrb	r0, [sp, #6]
  dc:	e28dd00c 	add	sp, sp, #12
  e0:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

000000e4 <mcp23s08_reg_write>:
  e4:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  e8:	e3a0c901 	mov	ip, #16384	; 0x4000
  ec:	e5d03001 	ldrb	r3, [r0, #1]
  f0:	e24dd00c 	sub	sp, sp, #12
  f4:	e343cf20 	movt	ip, #16160	; 0x3f20
  f8:	e1a0e000 	mov	lr, r0
  fc:	e1a03083 	lsl	r3, r3, #1
 100:	e28d0004 	add	r0, sp, #4
 104:	e5cd2006 	strb	r2, [sp, #6]
 108:	e3833040 	orr	r3, r3, #64	; 0x40
 10c:	e5cd1005 	strb	r1, [sp, #5]
 110:	e3a02080 	mov	r2, #128	; 0x80
 114:	e5cd3004 	strb	r3, [sp, #4]
 118:	e3a01003 	mov	r1, #3
 11c:	e58c2008 	str	r2, [ip, #8]
 120:	e5de3000 	ldrb	r3, [lr]
 124:	e59c2000 	ldr	r2, [ip]
 128:	e0033001 	and	r3, r3, r1
 12c:	e3c22003 	bic	r2, r2, #3
 130:	e1833002 	orr	r3, r3, r2
 134:	e58c3000 	str	r3, [ip]
 138:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 13c:	e28dd00c 	add	sp, sp, #12
 140:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

00000144 <mcp23s08_gpio_fsel>:
 144:	e92d4070 	push	{r4, r5, r6, lr}
 148:	e3a0e901 	mov	lr, #16384	; 0x4000
 14c:	e5d03001 	ldrb	r3, [r0, #1]
 150:	e24dd008 	sub	sp, sp, #8
 154:	e343ef20 	movt	lr, #16160	; 0x3f20
 158:	e1a04000 	mov	r4, r0
 15c:	e1a03083 	lsl	r3, r3, #1
 160:	e3a0c000 	mov	ip, #0
 164:	e5cdc005 	strb	ip, [sp, #5]
 168:	e3a00080 	mov	r0, #128	; 0x80
 16c:	e3833041 	orr	r3, r3, #65	; 0x41
 170:	e1a05001 	mov	r5, r1
 174:	e5cd3004 	strb	r3, [sp, #4]
 178:	e3a01003 	mov	r1, #3
 17c:	e58e0008 	str	r0, [lr, #8]
 180:	e28d0004 	add	r0, sp, #4
 184:	e59ec000 	ldr	ip, [lr]
 188:	e1a06002 	mov	r6, r2
 18c:	e5d43000 	ldrb	r3, [r4]
 190:	e3ccc003 	bic	ip, ip, #3
 194:	e0033001 	and	r3, r3, r1
 198:	e183300c 	orr	r3, r3, ip
 19c:	e58e3000 	str	r3, [lr]
 1a0:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 1a4:	e5dd3006 	ldrb	r3, [sp, #6]
 1a8:	e3560000 	cmp	r6, #0
 1ac:	e3a0c901 	mov	ip, #16384	; 0x4000
 1b0:	e3a02000 	mov	r2, #0
 1b4:	01c31005 	biceq	r1, r3, r5
 1b8:	e343cf20 	movt	ip, #16160	; 0x3f20
 1bc:	11851003 	orrne	r1, r5, r3
 1c0:	e28d0004 	add	r0, sp, #4
 1c4:	e5d43001 	ldrb	r3, [r4, #1]
 1c8:	e5cd1006 	strb	r1, [sp, #6]
 1cc:	e3a01003 	mov	r1, #3
 1d0:	e1a03083 	lsl	r3, r3, #1
 1d4:	e5cd2005 	strb	r2, [sp, #5]
 1d8:	e3833040 	orr	r3, r3, #64	; 0x40
 1dc:	e5cd3004 	strb	r3, [sp, #4]
 1e0:	e3a03080 	mov	r3, #128	; 0x80
 1e4:	e58c3008 	str	r3, [ip, #8]
 1e8:	e5d43000 	ldrb	r3, [r4]
 1ec:	e59c2000 	ldr	r2, [ip]
 1f0:	e0033001 	and	r3, r3, r1
 1f4:	e3c22003 	bic	r2, r2, #3
 1f8:	e1833002 	orr	r3, r3, r2
 1fc:	e58c3000 	str	r3, [ip]
 200:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 204:	e28dd008 	add	sp, sp, #8
 208:	e8bd8070 	pop	{r4, r5, r6, pc}

0000020c <mcp23s08_gpio_set>:
 20c:	e92d40f0 	push	{r4, r5, r6, r7, lr}
 210:	e3a04901 	mov	r4, #16384	; 0x4000
 214:	e5d03001 	ldrb	r3, [r0, #1]
 218:	e24dd00c 	sub	sp, sp, #12
 21c:	e3434f20 	movt	r4, #16160	; 0x3f20
 220:	e1a05000 	mov	r5, r0
 224:	e1a03083 	lsl	r3, r3, #1
 228:	e3a06080 	mov	r6, #128	; 0x80
 22c:	e3a0200a 	mov	r2, #10
 230:	e3833041 	orr	r3, r3, #65	; 0x41
 234:	e5cd3004 	strb	r3, [sp, #4]
 238:	e1a07001 	mov	r7, r1
 23c:	e5cd2005 	strb	r2, [sp, #5]
 240:	e3a01003 	mov	r1, #3
 244:	e5846008 	str	r6, [r4, #8]
 248:	e28d0004 	add	r0, sp, #4
 24c:	e5942000 	ldr	r2, [r4]
 250:	e5d53000 	ldrb	r3, [r5]
 254:	e3c22003 	bic	r2, r2, #3
 258:	e0033001 	and	r3, r3, r1
 25c:	e1833002 	orr	r3, r3, r2
 260:	e5843000 	str	r3, [r4]
 264:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 268:	e5d53001 	ldrb	r3, [r5, #1]
 26c:	e3a0c009 	mov	ip, #9
 270:	e5dd2006 	ldrb	r2, [sp, #6]
 274:	e3a01003 	mov	r1, #3
 278:	e1a03083 	lsl	r3, r3, #1
 27c:	e28d0004 	add	r0, sp, #4
 280:	e1872002 	orr	r2, r7, r2
 284:	e3833040 	orr	r3, r3, #64	; 0x40
 288:	e5cd3004 	strb	r3, [sp, #4]
 28c:	e5cd2006 	strb	r2, [sp, #6]
 290:	e5cdc005 	strb	ip, [sp, #5]
 294:	e5846008 	str	r6, [r4, #8]
 298:	e5d53000 	ldrb	r3, [r5]
 29c:	e5942000 	ldr	r2, [r4]
 2a0:	e0033001 	and	r3, r3, r1
 2a4:	e3c22003 	bic	r2, r2, #3
 2a8:	e1833002 	orr	r3, r3, r2
 2ac:	e5843000 	str	r3, [r4]
 2b0:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 2b4:	e28dd00c 	add	sp, sp, #12
 2b8:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}

000002bc <mcp23s08_gpio_clr>:
 2bc:	e92d40f0 	push	{r4, r5, r6, r7, lr}
 2c0:	e3a04901 	mov	r4, #16384	; 0x4000
 2c4:	e5d03001 	ldrb	r3, [r0, #1]
 2c8:	e24dd00c 	sub	sp, sp, #12
 2cc:	e3434f20 	movt	r4, #16160	; 0x3f20
 2d0:	e1a05000 	mov	r5, r0
 2d4:	e1a03083 	lsl	r3, r3, #1
 2d8:	e3a06080 	mov	r6, #128	; 0x80
 2dc:	e3a0200a 	mov	r2, #10
 2e0:	e3833041 	orr	r3, r3, #65	; 0x41
 2e4:	e5cd3004 	strb	r3, [sp, #4]
 2e8:	e1a07001 	mov	r7, r1
 2ec:	e5cd2005 	strb	r2, [sp, #5]
 2f0:	e3a01003 	mov	r1, #3
 2f4:	e5846008 	str	r6, [r4, #8]
 2f8:	e28d0004 	add	r0, sp, #4
 2fc:	e5942000 	ldr	r2, [r4]
 300:	e5d53000 	ldrb	r3, [r5]
 304:	e3c22003 	bic	r2, r2, #3
 308:	e0033001 	and	r3, r3, r1
 30c:	e1833002 	orr	r3, r3, r2
 310:	e5843000 	str	r3, [r4]
 314:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 318:	e5d53001 	ldrb	r3, [r5, #1]
 31c:	e3a0c009 	mov	ip, #9
 320:	e5dd2006 	ldrb	r2, [sp, #6]
 324:	e3a01003 	mov	r1, #3
 328:	e1a03083 	lsl	r3, r3, #1
 32c:	e28d0004 	add	r0, sp, #4
 330:	e1c22007 	bic	r2, r2, r7
 334:	e3833040 	orr	r3, r3, #64	; 0x40
 338:	e5cd3004 	strb	r3, [sp, #4]
 33c:	e5cd2006 	strb	r2, [sp, #6]
 340:	e5cdc005 	strb	ip, [sp, #5]
 344:	e5846008 	str	r6, [r4, #8]
 348:	e5d53000 	ldrb	r3, [r5]
 34c:	e5942000 	ldr	r2, [r4]
 350:	e0033001 	and	r3, r3, r1
 354:	e3c22003 	bic	r2, r2, #3
 358:	e1833002 	orr	r3, r3, r2
 35c:	e5843000 	str	r3, [r4]
 360:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 364:	e28dd00c 	add	sp, sp, #12
 368:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e392e34 	mrccs	14, 1, r2, cr9, cr4, {1}
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003641 	andeq	r3, r0, r1, asr #12
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002c 	andeq	r0, r0, ip, lsr #32
  10:	412d3705 	teqmi	sp, r5, lsl #14
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 	stceq	10, cr0, [r5], {2}
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1b011a01 	blne	46838 <mcp23s08_gpio_clr+0x4657c>
  30:	1e011c03 	cdpne	12, 0, cr1, cr1, cr3, {0}
  34:	Address 0x0000000000000034 is out of bounds.


mcp23s17.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <mcp23s17_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e24dd008 	sub	sp, sp, #8
   c:	ebfffffe 	bl	0 <bcm2835_spi_begin>
  10:	e5d43001 	ldrb	r3, [r4, #1]
  14:	e3a0c901 	mov	ip, #16384	; 0x4000
  18:	e343cf20 	movt	ip, #16160	; 0x3f20
  1c:	e3a01003 	mov	r1, #3
  20:	e3530000 	cmp	r3, #0
  24:	e28d0004 	add	r0, sp, #4
  28:	12033003 	andne	r3, r3, #3
  2c:	03a02040 	moveq	r2, #64	; 0x40
  30:	e5c43001 	strb	r3, [r4, #1]
  34:	11a02083 	lslne	r2, r3, #1
  38:	e3a0300a 	mov	r3, #10
  3c:	e5cd3005 	strb	r3, [sp, #5]
  40:	13822040 	orrne	r2, r2, #64	; 0x40
  44:	e5cd2004 	strb	r2, [sp, #4]
  48:	e3a03080 	mov	r3, #128	; 0x80
  4c:	e3a02008 	mov	r2, #8
  50:	e5cd2006 	strb	r2, [sp, #6]
  54:	e58c3008 	str	r3, [ip, #8]
  58:	e5d43000 	ldrb	r3, [r4]
  5c:	e59c2000 	ldr	r2, [ip]
  60:	e0033001 	and	r3, r3, r1
  64:	e3c22003 	bic	r2, r2, #3
  68:	e1833002 	orr	r3, r3, r2
  6c:	e58c3000 	str	r3, [ip]
  70:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
  74:	e3a00000 	mov	r0, #0
  78:	e28dd008 	add	sp, sp, #8
  7c:	e8bd8010 	pop	{r4, pc}

00000080 <mcp23s17_end>:
  80:	eafffffe 	b	0 <bcm2835_spi_end>

00000084 <mcp23s17_reg_read>:
  84:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  88:	e3a0c901 	mov	ip, #16384	; 0x4000
  8c:	e5d03001 	ldrb	r3, [r0, #1]
  90:	e24dd00c 	sub	sp, sp, #12
  94:	e343cf20 	movt	ip, #16160	; 0x3f20
  98:	e1a02000 	mov	r2, r0
  9c:	e1a03083 	lsl	r3, r3, #1
  a0:	e3a0e080 	mov	lr, #128	; 0x80
  a4:	e5cd1005 	strb	r1, [sp, #5]
  a8:	e3833041 	orr	r3, r3, #65	; 0x41
  ac:	e5cd3004 	strb	r3, [sp, #4]
  b0:	e28d0004 	add	r0, sp, #4
  b4:	e58ce008 	str	lr, [ip, #8]
  b8:	e3a01004 	mov	r1, #4
  bc:	e5d23000 	ldrb	r3, [r2]
  c0:	e59c2000 	ldr	r2, [ip]
  c4:	e2033003 	and	r3, r3, #3
  c8:	e3c22003 	bic	r2, r2, #3
  cc:	e1833002 	orr	r3, r3, r2
  d0:	e58c3000 	str	r3, [ip]
  d4:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
  d8:	e5dd0007 	ldrb	r0, [sp, #7]
  dc:	e5dd3006 	ldrb	r3, [sp, #6]
  e0:	e1830400 	orr	r0, r3, r0, lsl #8
  e4:	e28dd00c 	add	sp, sp, #12
  e8:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

000000ec <mcp23s17_reg_write>:
  ec:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  f0:	e24dd00c 	sub	sp, sp, #12
  f4:	e5d03001 	ldrb	r3, [r0, #1]
  f8:	e3a0c901 	mov	ip, #16384	; 0x4000
  fc:	e5cd2006 	strb	r2, [sp, #6]
 100:	e343cf20 	movt	ip, #16160	; 0x3f20
 104:	e5cd1005 	strb	r1, [sp, #5]
 108:	e1a0e000 	mov	lr, r0
 10c:	e1a02422 	lsr	r2, r2, #8
 110:	e28d0004 	add	r0, sp, #4
 114:	e1a03083 	lsl	r3, r3, #1
 118:	e3a01004 	mov	r1, #4
 11c:	e5cd2007 	strb	r2, [sp, #7]
 120:	e3833040 	orr	r3, r3, #64	; 0x40
 124:	e5cd3004 	strb	r3, [sp, #4]
 128:	e3a02080 	mov	r2, #128	; 0x80
 12c:	e58c2008 	str	r2, [ip, #8]
 130:	e5de3000 	ldrb	r3, [lr]
 134:	e59c2000 	ldr	r2, [ip]
 138:	e2033003 	and	r3, r3, #3
 13c:	e3c22003 	bic	r2, r2, #3
 140:	e1833002 	orr	r3, r3, r2
 144:	e58c3000 	str	r3, [ip]
 148:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 14c:	e28dd00c 	add	sp, sp, #12
 150:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

00000154 <mcp23s17_reg_write_byte>:
 154:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 158:	e3a0c901 	mov	ip, #16384	; 0x4000
 15c:	e5d03001 	ldrb	r3, [r0, #1]
 160:	e24dd00c 	sub	sp, sp, #12
 164:	e343cf20 	movt	ip, #16160	; 0x3f20
 168:	e1a0e000 	mov	lr, r0
 16c:	e1a03083 	lsl	r3, r3, #1
 170:	e28d0004 	add	r0, sp, #4
 174:	e5cd2006 	strb	r2, [sp, #6]
 178:	e3833040 	orr	r3, r3, #64	; 0x40
 17c:	e5cd1005 	strb	r1, [sp, #5]
 180:	e3a02080 	mov	r2, #128	; 0x80
 184:	e5cd3004 	strb	r3, [sp, #4]
 188:	e3a01003 	mov	r1, #3
 18c:	e58c2008 	str	r2, [ip, #8]
 190:	e5de3000 	ldrb	r3, [lr]
 194:	e59c2000 	ldr	r2, [ip]
 198:	e0033001 	and	r3, r3, r1
 19c:	e3c22003 	bic	r2, r2, #3
 1a0:	e1833002 	orr	r3, r3, r2
 1a4:	e58c3000 	str	r3, [ip]
 1a8:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 1ac:	e28dd00c 	add	sp, sp, #12
 1b0:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

000001b4 <mcp23s17_gpio_fsel>:
 1b4:	e92d40f0 	push	{r4, r5, r6, r7, lr}
 1b8:	e3a05901 	mov	r5, #16384	; 0x4000
 1bc:	e5d03001 	ldrb	r3, [r0, #1]
 1c0:	e24dd00c 	sub	sp, sp, #12
 1c4:	e1a04000 	mov	r4, r0
 1c8:	e3435f20 	movt	r5, #16160	; 0x3f20
 1cc:	e1a03083 	lsl	r3, r3, #1
 1d0:	e3a0c000 	mov	ip, #0
 1d4:	e5cdc005 	strb	ip, [sp, #5]
 1d8:	e3833041 	orr	r3, r3, #65	; 0x41
 1dc:	e5cd3004 	strb	r3, [sp, #4]
 1e0:	e3a00080 	mov	r0, #128	; 0x80
 1e4:	e5850008 	str	r0, [r5, #8]
 1e8:	e1a06001 	mov	r6, r1
 1ec:	e595e000 	ldr	lr, [r5]
 1f0:	e3a01004 	mov	r1, #4
 1f4:	e5d4c000 	ldrb	ip, [r4]
 1f8:	e28d0004 	add	r0, sp, #4
 1fc:	e3cee003 	bic	lr, lr, #3
 200:	e1a07002 	mov	r7, r2
 204:	e20cc003 	and	ip, ip, #3
 208:	e18cc00e 	orr	ip, ip, lr
 20c:	e585c000 	str	ip, [r5]
 210:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 214:	e5dd2006 	ldrb	r2, [sp, #6]
 218:	e3570000 	cmp	r7, #0
 21c:	e5dd3007 	ldrb	r3, [sp, #7]
 220:	e3a0c901 	mov	ip, #16384	; 0x4000
 224:	e343cf20 	movt	ip, #16160	; 0x3f20
 228:	e28d0004 	add	r0, sp, #4
 22c:	e1823403 	orr	r3, r2, r3, lsl #8
 230:	e3a02000 	mov	r2, #0
 234:	01c31006 	biceq	r1, r3, r6
 238:	11861003 	orrne	r1, r6, r3
 23c:	06ef1071 	uxtbeq	r1, r1
 240:	e5d43001 	ldrb	r3, [r4, #1]
 244:	120110ff 	andne	r1, r1, #255	; 0xff
 248:	e5cd1006 	strb	r1, [sp, #6]
 24c:	e3a01004 	mov	r1, #4
 250:	e1a03083 	lsl	r3, r3, #1
 254:	e5cd2005 	strb	r2, [sp, #5]
 258:	e3833040 	orr	r3, r3, #64	; 0x40
 25c:	e5cd3004 	strb	r3, [sp, #4]
 260:	e3a03080 	mov	r3, #128	; 0x80
 264:	e5cd2007 	strb	r2, [sp, #7]
 268:	e58c3008 	str	r3, [ip, #8]
 26c:	e5d43000 	ldrb	r3, [r4]
 270:	e59c2000 	ldr	r2, [ip]
 274:	e2033003 	and	r3, r3, #3
 278:	e3c22003 	bic	r2, r2, #3
 27c:	e1833002 	orr	r3, r3, r2
 280:	e58c3000 	str	r3, [ip]
 284:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 288:	e28dd00c 	add	sp, sp, #12
 28c:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}

00000290 <mcp23s17_gpio_set>:
 290:	e92d40f0 	push	{r4, r5, r6, r7, lr}
 294:	e3a04901 	mov	r4, #16384	; 0x4000
 298:	e5d03001 	ldrb	r3, [r0, #1]
 29c:	e24dd00c 	sub	sp, sp, #12
 2a0:	e3434f20 	movt	r4, #16160	; 0x3f20
 2a4:	e1a05000 	mov	r5, r0
 2a8:	e1a03083 	lsl	r3, r3, #1
 2ac:	e3a06080 	mov	r6, #128	; 0x80
 2b0:	e3a02014 	mov	r2, #20
 2b4:	e3833041 	orr	r3, r3, #65	; 0x41
 2b8:	e5cd3004 	strb	r3, [sp, #4]
 2bc:	e28d0004 	add	r0, sp, #4
 2c0:	e5cd2005 	strb	r2, [sp, #5]
 2c4:	e1a07001 	mov	r7, r1
 2c8:	e5846008 	str	r6, [r4, #8]
 2cc:	e3a01004 	mov	r1, #4
 2d0:	e5942000 	ldr	r2, [r4]
 2d4:	e5d53000 	ldrb	r3, [r5]
 2d8:	e3c22003 	bic	r2, r2, #3
 2dc:	e2033003 	and	r3, r3, #3
 2e0:	e1833002 	orr	r3, r3, r2
 2e4:	e5843000 	str	r3, [r4]
 2e8:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 2ec:	e5d53001 	ldrb	r3, [r5, #1]
 2f0:	e3a0c012 	mov	ip, #18
 2f4:	e5dd1006 	ldrb	r1, [sp, #6]
 2f8:	e3a02000 	mov	r2, #0
 2fc:	e1a03083 	lsl	r3, r3, #1
 300:	e28d0004 	add	r0, sp, #4
 304:	e1817007 	orr	r7, r1, r7
 308:	e3833040 	orr	r3, r3, #64	; 0x40
 30c:	e5cd3004 	strb	r3, [sp, #4]
 310:	e3a01004 	mov	r1, #4
 314:	e5cd7006 	strb	r7, [sp, #6]
 318:	e5cdc005 	strb	ip, [sp, #5]
 31c:	e5cd2007 	strb	r2, [sp, #7]
 320:	e5846008 	str	r6, [r4, #8]
 324:	e5d53000 	ldrb	r3, [r5]
 328:	e5942000 	ldr	r2, [r4]
 32c:	e2033003 	and	r3, r3, #3
 330:	e3c22003 	bic	r2, r2, #3
 334:	e1833002 	orr	r3, r3, r2
 338:	e5843000 	str	r3, [r4]
 33c:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 340:	e28dd00c 	add	sp, sp, #12
 344:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}

00000348 <mcp23s17_gpio_clr>:
 348:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 34c:	e3a04901 	mov	r4, #16384	; 0x4000
 350:	e5d03001 	ldrb	r3, [r0, #1]
 354:	e24dd008 	sub	sp, sp, #8
 358:	e3434f20 	movt	r4, #16160	; 0x3f20
 35c:	e1a05000 	mov	r5, r0
 360:	e1a03083 	lsl	r3, r3, #1
 364:	e3a02014 	mov	r2, #20
 368:	e5cd2005 	strb	r2, [sp, #5]
 36c:	e3a06080 	mov	r6, #128	; 0x80
 370:	e3833041 	orr	r3, r3, #65	; 0x41
 374:	e1a07001 	mov	r7, r1
 378:	e5cd3004 	strb	r3, [sp, #4]
 37c:	e28d0004 	add	r0, sp, #4
 380:	e5846008 	str	r6, [r4, #8]
 384:	e3a01004 	mov	r1, #4
 388:	e594c000 	ldr	ip, [r4]
 38c:	e3a08012 	mov	r8, #18
 390:	e5d53000 	ldrb	r3, [r5]
 394:	e3ccc003 	bic	ip, ip, #3
 398:	e2033003 	and	r3, r3, #3
 39c:	e183300c 	orr	r3, r3, ip
 3a0:	e5843000 	str	r3, [r4]
 3a4:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 3a8:	e5dd2007 	ldrb	r2, [sp, #7]
 3ac:	e3a0e000 	mov	lr, #0
 3b0:	e5ddc006 	ldrb	ip, [sp, #6]
 3b4:	e28d0004 	add	r0, sp, #4
 3b8:	e5d53001 	ldrb	r3, [r5, #1]
 3bc:	e3a01004 	mov	r1, #4
 3c0:	e18c2402 	orr	r2, ip, r2, lsl #8
 3c4:	e1a03083 	lsl	r3, r3, #1
 3c8:	e1c22007 	bic	r2, r2, r7
 3cc:	e3833040 	orr	r3, r3, #64	; 0x40
 3d0:	e5cd3004 	strb	r3, [sp, #4]
 3d4:	e5cd2006 	strb	r2, [sp, #6]
 3d8:	e5cd8005 	strb	r8, [sp, #5]
 3dc:	e5cde007 	strb	lr, [sp, #7]
 3e0:	e5846008 	str	r6, [r4, #8]
 3e4:	e5d53000 	ldrb	r3, [r5]
 3e8:	e5942000 	ldr	r2, [r4]
 3ec:	e2033003 	and	r3, r3, #3
 3f0:	e3c22003 	bic	r2, r2, #3
 3f4:	e1833002 	orr	r3, r3, r2
 3f8:	e5843000 	str	r3, [r4]
 3fc:	ebfffffe 	bl	0 <bcm2835_spi_transfern>
 400:	e28dd008 	add	sp, sp, #8
 404:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e392e34 	mrccs	14, 1, r2, cr9, cr4, {1}
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003641 	andeq	r3, r0, r1, asr #12
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002c 	andeq	r0, r0, ip, lsr #32
  10:	412d3705 	teqmi	sp, r5, lsl #14
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 	stceq	10, cr0, [r5], {2}
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1b011a01 	blne	46838 <mcp23s17_gpio_clr+0x464f0>
  30:	1e011c03 	cdpne	12, 0, cr1, cr1, cr3, {0}
  34:	Address 0x0000000000000034 is out of bounds.


mcp7941x.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <mcp7941x_start>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <bcm2835_i2c_begin>
   c:	e3003000 	movw	r3, #0
  10:	e3540000 	cmp	r4, #0
  14:	e3403000 	movt	r3, #0
  18:	11a00004 	movne	r0, r4
  1c:	03a0006f 	moveq	r0, #111	; 0x6f
  20:	e5c30000 	strb	r0, [r3]
  24:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
  28:	e30009c4 	movw	r0, #2500	; 0x9c4
  2c:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
  30:	e3a00000 	mov	r0, #0
  34:	e1a01000 	mov	r1, r0
  38:	ebfffffe 	bl	0 <bcm2835_i2c_write>
  3c:	e2900000 	adds	r0, r0, #0
  40:	13a00001 	movne	r0, #1
  44:	e8bd8010 	pop	{r4, pc}

00000048 <mcp7941x_end>:
  48:	eafffffe 	b	0 <bcm2835_i2c_end>

0000004c <mcp7941x_get_date_time>:
  4c:	e3002000 	movw	r2, #0
  50:	e3a03000 	mov	r3, #0
  54:	e3402000 	movt	r2, #0
  58:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
  5c:	e24dd014 	sub	sp, sp, #20
  60:	e1a04000 	mov	r4, r0
  64:	e5d20000 	ldrb	r0, [r2]
  68:	e5cd3004 	strb	r3, [sp, #4]
  6c:	e5cd3008 	strb	r3, [sp, #8]
  70:	e5cd3009 	strb	r3, [sp, #9]
  74:	e5cd300a 	strb	r3, [sp, #10]
  78:	e5cd300b 	strb	r3, [sp, #11]
  7c:	e5cd300c 	strb	r3, [sp, #12]
  80:	e5cd300d 	strb	r3, [sp, #13]
  84:	e5cd300e 	strb	r3, [sp, #14]
  88:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
  8c:	e30009c4 	movw	r0, #2500	; 0x9c4
  90:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
  94:	e28d0004 	add	r0, sp, #4
  98:	e3a01001 	mov	r1, #1
  9c:	ebfffffe 	bl	0 <bcm2835_i2c_write>
  a0:	e28d0008 	add	r0, sp, #8
  a4:	e3a01007 	mov	r1, #7
  a8:	ebfffffe 	bl	0 <bcm2835_i2c_read>
  ac:	e5dde008 	ldrb	lr, [sp, #8]
  b0:	e3a0300a 	mov	r3, #10
  b4:	e5ddc009 	ldrb	ip, [sp, #9]
  b8:	e5dd000a 	ldrb	r0, [sp, #10]
  bc:	e20e600f 	and	r6, lr, #15
  c0:	e5dd100c 	ldrb	r1, [sp, #12]
  c4:	e20cb00f 	and	fp, ip, #15
  c8:	e5dd200d 	ldrb	r2, [sp, #13]
  cc:	e200a00f 	and	sl, r0, #15
  d0:	e5dd500e 	ldrb	r5, [sp, #14]
  d4:	e201900f 	and	r9, r1, #15
  d8:	e7e2e25e 	ubfx	lr, lr, #4, #3
  dc:	e202800f 	and	r8, r2, #15
  e0:	e02e6e93 	mla	lr, r3, lr, r6
  e4:	e7e2c25c 	ubfx	ip, ip, #4, #3
  e8:	e205700f 	and	r7, r5, #15
  ec:	e5dd600b 	ldrb	r6, [sp, #11]
  f0:	e1a05225 	lsr	r5, r5, #4
  f4:	e7e10250 	ubfx	r0, r0, #4, #2
  f8:	e2066007 	and	r6, r6, #7
  fc:	e7e11251 	ubfx	r1, r1, #4, #2
 100:	e7e02252 	ubfx	r2, r2, #4, #1
 104:	e02cbc93 	mla	ip, r3, ip, fp
 108:	e020a093 	mla	r0, r3, r0, sl
 10c:	e0219193 	mla	r1, r3, r1, r9
 110:	e0228293 	mla	r2, r3, r2, r8
 114:	e1037583 	smlabb	r3, r3, r5, r7
 118:	e584e000 	str	lr, [r4]
 11c:	e584c004 	str	ip, [r4, #4]
 120:	e5840008 	str	r0, [r4, #8]
 124:	e584100c 	str	r1, [r4, #12]
 128:	e5842010 	str	r2, [r4, #16]
 12c:	e5843014 	str	r3, [r4, #20]
 130:	e5846018 	str	r6, [r4, #24]
 134:	e28dd014 	add	sp, sp, #20
 138:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

0000013c <mcp7941x_set_date_time>:
 13c:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 140:	e3062667 	movw	r2, #26215	; 0x6667
 144:	e5906000 	ldr	r6, [r0]
 148:	e3462666 	movt	r2, #26214	; 0x6666
 14c:	e5908004 	ldr	r8, [r0, #4]
 150:	e3a0300a 	mov	r3, #10
 154:	e590e008 	ldr	lr, [r0, #8]
 158:	e206607f 	and	r6, r6, #127	; 0x7f
 15c:	e0c54296 	smull	r4, r5, r6, r2
 160:	e590c00c 	ldr	ip, [r0, #12]
 164:	e208807f 	and	r8, r8, #127	; 0x7f
 168:	e1a09145 	asr	r9, r5, #2
 16c:	e20ee01f 	and	lr, lr, #31
 170:	e06b6993 	mls	fp, r3, r9, r6
 174:	e0c54298 	smull	r4, r5, r8, r2
 178:	e5901010 	ldr	r1, [r0, #16]
 17c:	e20cc03f 	and	ip, ip, #63	; 0x3f
 180:	e0c7629e 	smull	r6, r7, lr, r2
 184:	e08b6209 	add	r6, fp, r9, lsl #4
 188:	e24dd01c 	sub	sp, sp, #28
 18c:	e1a0b145 	asr	fp, r5, #2
 190:	e201101f 	and	r1, r1, #31
 194:	e0c5429c 	smull	r4, r5, ip, r2
 198:	e1a07147 	asr	r7, r7, #2
 19c:	e3009000 	movw	r9, #0
 1a0:	e1a05145 	asr	r5, r5, #2
 1a4:	e3409000 	movt	r9, #0
 1a8:	e58d5008 	str	r5, [sp, #8]
 1ac:	e0c54291 	smull	r4, r5, r1, r2
 1b0:	e58d7004 	str	r7, [sp, #4]
 1b4:	e590a018 	ldr	sl, [r0, #24]
 1b8:	e1a07145 	asr	r7, r5, #2
 1bc:	e59d4004 	ldr	r4, [sp, #4]
 1c0:	e20aa007 	and	sl, sl, #7
 1c4:	e59d5008 	ldr	r5, [sp, #8]
 1c8:	e5900014 	ldr	r0, [r0, #20]
 1cc:	e06ee493 	mls	lr, r3, r4, lr
 1d0:	e06cc593 	mls	ip, r3, r5, ip
 1d4:	e0c5429a 	smull	r4, r5, sl, r2
 1d8:	e58de00c 	str	lr, [sp, #12]
 1dc:	e1a0e145 	asr	lr, r5, #2
 1e0:	e0c54290 	smull	r4, r5, r0, r2
 1e4:	e1a02fc0 	asr	r2, r0, #31
 1e8:	e0622145 	rsb	r2, r2, r5, asr #2
 1ec:	e0688b93 	mls	r8, r3, fp, r8
 1f0:	e0611793 	mls	r1, r3, r7, r1
 1f4:	e06aae93 	mls	sl, r3, lr, sl
 1f8:	e0630293 	mls	r3, r3, r2, r0
 1fc:	e59de00c 	ldr	lr, [sp, #12]
 200:	e38aa008 	orr	sl, sl, #8
 204:	e59d4004 	ldr	r4, [sp, #4]
 208:	e59d5008 	ldr	r5, [sp, #8]
 20c:	e1e06c86 	mvn	r6, r6, lsl #25
 210:	e0833202 	add	r3, r3, r2, lsl #4
 214:	e08ee204 	add	lr, lr, r4, lsl #4
 218:	e08cc205 	add	ip, ip, r5, lsl #4
 21c:	e0811207 	add	r1, r1, r7, lsl #4
 220:	e5d90000 	ldrb	r0, [r9]
 224:	e5cd3017 	strb	r3, [sp, #23]
 228:	e3a03000 	mov	r3, #0
 22c:	e1e06ca6 	mvn	r6, r6, lsr #25
 230:	e088820b 	add	r8, r8, fp, lsl #4
 234:	e5cde013 	strb	lr, [sp, #19]
 238:	e5cdc015 	strb	ip, [sp, #21]
 23c:	e5cd1016 	strb	r1, [sp, #22]
 240:	e5cd3010 	strb	r3, [sp, #16]
 244:	e5cd6011 	strb	r6, [sp, #17]
 248:	e5cd8012 	strb	r8, [sp, #18]
 24c:	e5cda014 	strb	sl, [sp, #20]
 250:	ebfffffe 	bl	0 <bcm2835_i2c_setSlaveAddress>
 254:	e30009c4 	movw	r0, #2500	; 0x9c4
 258:	ebfffffe 	bl	0 <bcm2835_i2c_setClockDivider>
 25c:	e28d0010 	add	r0, sp, #16
 260:	e3a01008 	mov	r1, #8
 264:	ebfffffe 	bl	0 <bcm2835_i2c_write>
 268:	e28dd01c 	add	sp, sp, #28
 26c:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

Disassembly of section .data:

00000000 <i2c_mcp7941x_slave_address>:
   0:	Address 0x0000000000000000 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e392e34 	mrccs	14, 1, r2, cr9, cr4, {1}
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003641 	andeq	r3, r0, r1, asr #12
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002c 	andeq	r0, r0, ip, lsr #32
  10:	412d3705 	teqmi	sp, r5, lsl #14
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	0c050a02 	stceq	10, cr0, [r5], {2}
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1b011a01 	blne	46838 <mcp7941x_set_date_time+0x466fc>
  30:	1e011c03 	cdpne	12, 0, cr1, cr1, cr3, {0}
  34:	Address 0x0000000000000034 is out of bounds.

