```verilog
  always @(posedge clk) begin
    if (reset) begin
      q <= 4'd0;
    end else begin
      if (q == 4'd9)
        q <= 4'd0;
      else
        q <= q + 1'b1;
    end
  end
endmodule
```