library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;  

entity Paridad is
	port(
		reg				    : in std_logic_vector(7 downto 0);
		boton			:	in	std_logic;
		bit_paridad			  : out std_logic);
end Paridad;

architecture behavioural of Paridad is
begin
	bit_paridad <= '1' when (reg(7) xor reg(6) xor reg(5) xor reg(4) xor reg(3) xor reg(2) xor reg(1) xor reg(0)) = '1' and boton = '1' else
			'0';
end behavioural;
