#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001bbdc3920d0 .scope module, "alu_int_tb" "alu_int_tb" 2 4;
 .timescale -9 -12;
v000001bbdc405c00_0 .var "ALU_OP", 4 0;
v000001bbdc404e40_0 .var "OP1", 31 0;
v000001bbdc405340_0 .var "OP2", 31 0;
v000001bbdc4066a0_0 .net "RESULT", 31 0, v000001bbdc38a6c0_0;  1 drivers
v000001bbdc405480_0 .net "SIGN_BIT", 0 0, L_000001bbdc405ca0;  1 drivers
v000001bbdc404b20_0 .net "SLTU_BIT", 0 0, L_000001bbdc405de0;  1 drivers
v000001bbdc4055c0_0 .net "ZERO", 0 0, L_000001bbdc388e30;  1 drivers
S_000001bbdc39cba0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 23, 2 23 0, S_000001bbdc3920d0;
 .timescale -9 -12;
v000001bbdc38abc0_0 .var/i "i", 31 0;
S_000001bbdc39cd30 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 24, 2 24 0, S_000001bbdc39cba0;
 .timescale -9 -12;
v000001bbdc38a300_0 .var/i "j", 31 0;
S_000001bbdc39cec0 .scope module, "alu_inst" "alu_int" 2 11, 3 1 0, S_000001bbdc3920d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "OP1";
    .port_info 1 /INPUT 32 "OP2";
    .port_info 2 /INPUT 5 "ALU_OP";
    .port_info 3 /OUTPUT 32 "RESULT";
    .port_info 4 /OUTPUT 1 "ZERO";
    .port_info 5 /OUTPUT 1 "SIGN_BIT";
    .port_info 6 /OUTPUT 1 "SLTU_BIT";
L_000001bbdc389450 .functor BUFZ 32, v000001bbdc405340_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bbdc3891b0 .functor AND 32, v000001bbdc404e40_0, v000001bbdc405340_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bbdc389290 .functor OR 32, v000001bbdc404e40_0, v000001bbdc405340_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bbdc389a00 .functor XOR 32, v000001bbdc404e40_0, v000001bbdc405340_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bbdc388e30 .functor NOT 1, L_000001bbdc404da0, C4<0>, C4<0>, C4<0>;
v000001bbdc38a9e0_0 .net "ADD", 31 0, L_000001bbdc405a20;  1 drivers
v000001bbdc38a4e0_0 .net "ALU_OP", 4 0, v000001bbdc405c00_0;  1 drivers
v000001bbdc38a440_0 .net "AND", 31 0, L_000001bbdc3891b0;  1 drivers
v000001bbdc38ac60_0 .net "FORWARD", 31 0, L_000001bbdc389450;  1 drivers
v000001bbdc38a260_0 .net "OP1", 31 0, v000001bbdc404e40_0;  1 drivers
v000001bbdc389f40_0 .net "OP2", 31 0, v000001bbdc405340_0;  1 drivers
v000001bbdc38a3a0_0 .net "OR", 31 0, L_000001bbdc389290;  1 drivers
v000001bbdc38a6c0_0 .var "RESULT", 31 0;
v000001bbdc38aa80_0 .net "SIGN_BIT", 0 0, L_000001bbdc405ca0;  alias, 1 drivers
v000001bbdc38a580_0 .net "SLL", 31 0, L_000001bbdc406600;  1 drivers
v000001bbdc38a760_0 .net "SLT", 31 0, L_000001bbdc404bc0;  1 drivers
v000001bbdc405200_0 .net "SLTU", 31 0, L_000001bbdc404940;  1 drivers
v000001bbdc4052a0_0 .net "SLTU_BIT", 0 0, L_000001bbdc405de0;  alias, 1 drivers
v000001bbdc405840_0 .net "SRA", 31 0, L_000001bbdc405b60;  1 drivers
v000001bbdc405d40_0 .net "SRL", 31 0, L_000001bbdc4053e0;  1 drivers
v000001bbdc404f80_0 .net "XOR", 31 0, L_000001bbdc389a00;  1 drivers
v000001bbdc404c60_0 .net "ZERO", 0 0, L_000001bbdc388e30;  alias, 1 drivers
v000001bbdc404a80_0 .net *"_ivl_16", 0 0, L_000001bbdc405ac0;  1 drivers
L_000001bbdc4d0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bbdc404d00_0 .net/2u *"_ivl_18", 31 0, L_000001bbdc4d0088;  1 drivers
L_000001bbdc4d00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbdc4061a0_0 .net/2u *"_ivl_20", 31 0, L_000001bbdc4d00d0;  1 drivers
v000001bbdc405520_0 .net *"_ivl_24", 0 0, L_000001bbdc405fc0;  1 drivers
L_000001bbdc4d0118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bbdc405e80_0 .net/2u *"_ivl_26", 31 0, L_000001bbdc4d0118;  1 drivers
L_000001bbdc4d0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bbdc405f20_0 .net/2u *"_ivl_28", 31 0, L_000001bbdc4d0160;  1 drivers
v000001bbdc406240_0 .net *"_ivl_33", 0 0, L_000001bbdc404da0;  1 drivers
E_000001bbdc391690/0 .event anyedge, v000001bbdc38a4e0_0, v000001bbdc38a9e0_0, v000001bbdc38a580_0, v000001bbdc38a760_0;
E_000001bbdc391690/1 .event anyedge, v000001bbdc405200_0, v000001bbdc404f80_0, v000001bbdc405d40_0, v000001bbdc405840_0;
E_000001bbdc391690/2 .event anyedge, v000001bbdc38a3a0_0, v000001bbdc38a440_0, v000001bbdc38ac60_0;
E_000001bbdc391690 .event/or E_000001bbdc391690/0, E_000001bbdc391690/1, E_000001bbdc391690/2;
L_000001bbdc405a20 .arith/sum 32, v000001bbdc404e40_0, v000001bbdc405340_0;
L_000001bbdc406600 .shift/l 32, v000001bbdc404e40_0, v000001bbdc405340_0;
L_000001bbdc4053e0 .shift/r 32, v000001bbdc404e40_0, v000001bbdc405340_0;
L_000001bbdc405b60 .shift/r 32, v000001bbdc404e40_0, v000001bbdc405340_0;
L_000001bbdc405ac0 .cmp/gt.s 32, v000001bbdc405340_0, v000001bbdc404e40_0;
L_000001bbdc404bc0 .functor MUXZ 32, L_000001bbdc4d00d0, L_000001bbdc4d0088, L_000001bbdc405ac0, C4<>;
L_000001bbdc405fc0 .cmp/gt 32, v000001bbdc405340_0, v000001bbdc404e40_0;
L_000001bbdc404940 .functor MUXZ 32, L_000001bbdc4d0160, L_000001bbdc4d0118, L_000001bbdc405fc0, C4<>;
L_000001bbdc404da0 .reduce/or v000001bbdc38a6c0_0;
L_000001bbdc405ca0 .part v000001bbdc38a6c0_0, 31, 1;
L_000001bbdc405de0 .part L_000001bbdc404940, 0, 1;
    .scope S_000001bbdc39cec0;
T_0 ;
    %wait E_000001bbdc391690;
    %load/vec4 v000001bbdc38a4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %jmp T_0.10;
T_0.0 ;
    %load/vec4 v000001bbdc38a9e0_0;
    %assign/vec4 v000001bbdc38a6c0_0, 0;
    %jmp T_0.10;
T_0.1 ;
    %load/vec4 v000001bbdc38a580_0;
    %assign/vec4 v000001bbdc38a6c0_0, 0;
    %jmp T_0.10;
T_0.2 ;
    %load/vec4 v000001bbdc38a760_0;
    %assign/vec4 v000001bbdc38a6c0_0, 0;
    %jmp T_0.10;
T_0.3 ;
    %load/vec4 v000001bbdc405200_0;
    %assign/vec4 v000001bbdc38a6c0_0, 0;
    %jmp T_0.10;
T_0.4 ;
    %load/vec4 v000001bbdc404f80_0;
    %assign/vec4 v000001bbdc38a6c0_0, 0;
    %jmp T_0.10;
T_0.5 ;
    %load/vec4 v000001bbdc405d40_0;
    %assign/vec4 v000001bbdc38a6c0_0, 0;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v000001bbdc405840_0;
    %assign/vec4 v000001bbdc38a6c0_0, 0;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v000001bbdc38a3a0_0;
    %assign/vec4 v000001bbdc38a6c0_0, 0;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v000001bbdc38a440_0;
    %assign/vec4 v000001bbdc38a6c0_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v000001bbdc38ac60_0;
    %assign/vec4 v000001bbdc38a6c0_0, 0;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001bbdc3920d0;
T_1 ;
    %fork t_1, S_000001bbdc39cba0;
    %jmp t_0;
    .scope S_000001bbdc39cba0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bbdc38abc0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001bbdc38abc0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %fork t_3, S_000001bbdc39cd30;
    %jmp t_2;
    .scope S_000001bbdc39cd30;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bbdc38a300_0, 0, 32;
T_1.2 ;
    %load/vec4 v000001bbdc38a300_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v000001bbdc38abc0_0;
    %store/vec4 v000001bbdc404e40_0, 0, 32;
    %load/vec4 v000001bbdc38a300_0;
    %store/vec4 v000001bbdc405340_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bbdc405c00_0, 0, 5;
T_1.4 ;
    %load/vec4 v000001bbdc405c00_0;
    %pad/u 32;
    %cmpi/u 18, 0, 32;
    %jmp/0xz T_1.5, 5;
    %delay 10000, 0;
    %load/vec4 v000001bbdc405c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %vpi_call 2 78 "$display", "Invalid ALU_OP" {0 0 0};
    %jmp T_1.18;
T_1.6 ;
    %load/vec4 v000001bbdc4066a0_0;
    %load/vec4 v000001bbdc404e40_0;
    %load/vec4 v000001bbdc405340_0;
    %add;
    %cmp/ne;
    %jmp/0xz  T_1.19, 6;
    %vpi_call 2 36 "$display", "Test ADD failed for OP1 = %d, OP2 = %d", v000001bbdc404e40_0, v000001bbdc405340_0 {0 0 0};
T_1.19 ;
    %jmp T_1.18;
T_1.7 ;
    %load/vec4 v000001bbdc4066a0_0;
    %load/vec4 v000001bbdc404e40_0;
    %ix/getv 4, v000001bbdc405340_0;
    %shiftl 4;
    %cmp/ne;
    %jmp/0xz  T_1.21, 6;
    %vpi_call 2 40 "$display", "Test SLL failed for OP1 = %d, OP2 = %d", v000001bbdc404e40_0, v000001bbdc405340_0 {0 0 0};
T_1.21 ;
    %jmp T_1.18;
T_1.8 ;
    %load/vec4 v000001bbdc4066a0_0;
    %load/vec4 v000001bbdc404e40_0;
    %load/vec4 v000001bbdc405340_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_1.25, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.26, 8;
T_1.25 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.26, 8;
 ; End of false expr.
    %blend;
T_1.26;
    %cmp/ne;
    %jmp/0xz  T_1.23, 6;
    %vpi_call 2 44 "$display", "Test SLT failed for OP1 = %d, OP2 = %d", v000001bbdc404e40_0, v000001bbdc405340_0 {0 0 0};
T_1.23 ;
    %jmp T_1.18;
T_1.9 ;
    %load/vec4 v000001bbdc4066a0_0;
    %load/vec4 v000001bbdc404e40_0;
    %load/vec4 v000001bbdc405340_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.29, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.30, 8;
T_1.29 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.30, 8;
 ; End of false expr.
    %blend;
T_1.30;
    %cmp/ne;
    %jmp/0xz  T_1.27, 6;
    %vpi_call 2 48 "$display", "Test SLTU failed for OP1 = %d, OP2 = %d", v000001bbdc404e40_0, v000001bbdc405340_0 {0 0 0};
T_1.27 ;
    %jmp T_1.18;
T_1.10 ;
    %load/vec4 v000001bbdc4066a0_0;
    %load/vec4 v000001bbdc404e40_0;
    %load/vec4 v000001bbdc405340_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_1.31, 6;
    %vpi_call 2 52 "$display", "Test XOR failed for OP1 = %d, OP2 = %d", v000001bbdc404e40_0, v000001bbdc405340_0 {0 0 0};
T_1.31 ;
    %jmp T_1.18;
T_1.11 ;
    %load/vec4 v000001bbdc4066a0_0;
    %load/vec4 v000001bbdc404e40_0;
    %ix/getv 4, v000001bbdc405340_0;
    %shiftr 4;
    %cmp/ne;
    %jmp/0xz  T_1.33, 6;
    %vpi_call 2 56 "$display", "Test SRL failed for OP1 = %d, OP2 = %d", v000001bbdc404e40_0, v000001bbdc405340_0 {0 0 0};
T_1.33 ;
    %jmp T_1.18;
T_1.12 ;
    %load/vec4 v000001bbdc4066a0_0;
    %load/vec4 v000001bbdc404e40_0;
    %ix/getv 4, v000001bbdc405340_0;
    %shiftr 4;
    %cmp/ne;
    %jmp/0xz  T_1.35, 6;
    %vpi_call 2 60 "$display", "Test SRA failed for OP1 = %d, OP2 = %d", v000001bbdc404e40_0, v000001bbdc405340_0 {0 0 0};
T_1.35 ;
    %jmp T_1.18;
T_1.13 ;
    %load/vec4 v000001bbdc4066a0_0;
    %load/vec4 v000001bbdc404e40_0;
    %load/vec4 v000001bbdc405340_0;
    %or;
    %cmp/ne;
    %jmp/0xz  T_1.37, 6;
    %vpi_call 2 64 "$display", "Test OR failed for OP1 = %d, OP2 = %d", v000001bbdc404e40_0, v000001bbdc405340_0 {0 0 0};
T_1.37 ;
    %jmp T_1.18;
T_1.14 ;
    %load/vec4 v000001bbdc4066a0_0;
    %load/vec4 v000001bbdc404e40_0;
    %load/vec4 v000001bbdc405340_0;
    %and;
    %cmp/ne;
    %jmp/0xz  T_1.39, 6;
    %vpi_call 2 68 "$display", "Test AND failed for OP1 = %d, OP2 = %d", v000001bbdc404e40_0, v000001bbdc405340_0 {0 0 0};
T_1.39 ;
    %jmp T_1.18;
T_1.15 ;
    %load/vec4 v000001bbdc4066a0_0;
    %load/vec4 v000001bbdc404e40_0;
    %cmp/ne;
    %jmp/0xz  T_1.41, 6;
    %vpi_call 2 72 "$display", "Test FWD failed for OP1 = %d, OP2 = %d", v000001bbdc404e40_0, v000001bbdc405340_0 {0 0 0};
T_1.41 ;
    %jmp T_1.18;
T_1.16 ;
    %load/vec4 v000001bbdc4066a0_0;
    %load/vec4 v000001bbdc404e40_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %cmp/ne;
    %jmp/0xz  T_1.43, 6;
    %vpi_call 2 76 "$display", "Test Negative FWD failed for OP1 = %d, OP2 = %d", v000001bbdc404e40_0, v000001bbdc405340_0 {0 0 0};
T_1.43 ;
    %jmp T_1.18;
T_1.18 ;
    %pop/vec4 1;
    %load/vec4 v000001bbdc405c00_0;
    %addi 1, 0, 5;
    %store/vec4 v000001bbdc405c00_0, 0, 5;
    %jmp T_1.4;
T_1.5 ;
    %load/vec4 v000001bbdc38a300_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bbdc38a300_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_000001bbdc39cba0;
t_2 %join;
    %load/vec4 v000001bbdc38abc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bbdc38abc0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_000001bbdc3920d0;
t_0 %join;
    %vpi_call 2 84 "$display", "All test cases executed." {0 0 0};
    %vpi_call 2 85 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./../../code/alu_int/alu_int.v";
