Timing Analyzer report for ghrd_agfb014r24b2e2v
Thu Jan 18 17:31:34 2024
Quartus Prime Version 22.4.0 Build 94 12/07/2022 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary Slow vid2 100C Model
 15. Metastability Summary Slow vid2b 100C Model
 16. Metastability Summary Fast vid2a 0C Model
 17. Metastability Summary Fast vid2a 100C Model
 18. Metastability Summary Fast vid2 100C Model
 19. soc_inst|emif_hps|altera_emif_fm_hps_inst
 20. soc_inst|emif_hps|altera_emif_fm_hps_inst
 21. soc_inst|emif_hps|altera_emif_fm_hps_inst
 22. soc_inst|emif_hps|altera_emif_fm_hps_inst
 23. soc_inst|emif_hps|altera_emif_fm_hps_inst
 24. Setup Transfers
 25. Hold Transfers
 26. Recovery Transfers
 27. Removal Transfers
---- Setup Reports ----
     ---- soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 Reports ----
           28. Command Info
           29. Summary of Paths
           30. Path #1: Setup slack is 2.069 
           31. Path #2: Setup slack is 2.080 
           32. Path #3: Setup slack is 2.087 
           33. Path #4: Setup slack is 2.088 
           34. Path #5: Setup slack is 2.098 
           35. Path #6: Setup slack is 2.103 
           36. Path #7: Setup slack is 2.104 
           37. Path #8: Setup slack is 2.105 
           38. Path #9: Setup slack is 2.110 
           39. Path #10: Setup slack is 2.110 
     ---- MAIN_CLOCK Reports ----
           40. Command Info
           41. Summary of Paths
           42. Path #1: Setup slack is 5.861 
           43. Path #2: Setup slack is 5.936 
           44. Path #3: Setup slack is 5.959 
           45. Path #4: Setup slack is 5.959 
           46. Path #5: Setup slack is 5.994 
           47. Path #6: Setup slack is 6.028 
           48. Path #7: Setup slack is 6.028 
           49. Path #8: Setup slack is 6.029 
           50. Path #9: Setup slack is 6.029 
           51. Path #10: Setup slack is 6.030 
     ---- altera_reserved_tck Reports ----
           52. Command Info
           53. Summary of Paths
           54. Path #1: Setup slack is 13.556 
           55. Path #2: Setup slack is 20.669 
           56. Path #3: Setup slack is 20.705 
           57. Path #4: Setup slack is 20.768 
           58. Path #5: Setup slack is 20.803 
           59. Path #6: Setup slack is 20.804 
           60. Path #7: Setup slack is 20.818 
           61. Path #8: Setup slack is 20.828 
           62. Path #9: Setup slack is 20.843 
           63. Path #10: Setup slack is 20.850 
---- Hold Reports ----
     ---- MAIN_CLOCK Reports ----
           64. Command Info
           65. Summary of Paths
           66. Path #1: Hold slack is 0.002 
           67. Path #2: Hold slack is 0.002 
           68. Path #3: Hold slack is 0.002 
           69. Path #4: Hold slack is 0.003 
           70. Path #5: Hold slack is 0.003 
           71. Path #6: Hold slack is 0.003 
           72. Path #7: Hold slack is 0.003 
           73. Path #8: Hold slack is 0.004 
           74. Path #9: Hold slack is 0.005 
           75. Path #10: Hold slack is 0.006 
     ---- altera_reserved_tck Reports ----
           76. Command Info
           77. Summary of Paths
           78. Path #1: Hold slack is 0.088 
           79. Path #2: Hold slack is 0.089 
           80. Path #3: Hold slack is 0.089 
           81. Path #4: Hold slack is 0.090 
           82. Path #5: Hold slack is 0.090 
           83. Path #6: Hold slack is 0.090 
           84. Path #7: Hold slack is 0.090 
           85. Path #8: Hold slack is 0.091 
           86. Path #9: Hold slack is 0.091 
           87. Path #10: Hold slack is 0.092 
     ---- soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 Reports ----
           88. Command Info
           89. Summary of Paths
           90. Path #1: Hold slack is 0.119 
           91. Path #2: Hold slack is 0.119 
           92. Path #3: Hold slack is 0.119 
           93. Path #4: Hold slack is 0.120 
           94. Path #5: Hold slack is 0.121 
           95. Path #6: Hold slack is 0.121 
           96. Path #7: Hold slack is 0.123 
           97. Path #8: Hold slack is 0.124 
           98. Path #9: Hold slack is 0.125 
           99. Path #10: Hold slack is 0.128 
---- Recovery Reports ----
     ---- MAIN_CLOCK Reports ----
          100. Command Info
          101. Summary of Paths
          102. Path #1: Recovery slack is 7.378 
          103. Path #2: Recovery slack is 7.472 
          104. Path #3: Recovery slack is 7.477 
          105. Path #4: Recovery slack is 7.477 
          106. Path #5: Recovery slack is 7.486 
          107. Path #6: Recovery slack is 8.018 
          108. Path #7: Recovery slack is 8.880 
          109. Path #8: Recovery slack is 9.153 
          110. Path #9: Recovery slack is 9.153 
          111. Path #10: Recovery slack is 9.154 
     ---- altera_reserved_tck Reports ----
          112. Command Info
          113. Summary of Paths
          114. Path #1: Recovery slack is 61.271 
          115. Path #2: Recovery slack is 61.272 
          116. Path #3: Recovery slack is 61.272 
          117. Path #4: Recovery slack is 61.273 
          118. Path #5: Recovery slack is 61.273 
          119. Path #6: Recovery slack is 61.273 
          120. Path #7: Recovery slack is 61.275 
          121. Path #8: Recovery slack is 61.275 
          122. Path #9: Recovery slack is 61.275 
          123. Path #10: Recovery slack is 61.277 
---- Removal Reports ----
     ---- altera_reserved_tck Reports ----
          124. Command Info
          125. Summary of Paths
          126. Path #1: Removal slack is 0.158 
          127. Path #2: Removal slack is 0.159 
          128. Path #3: Removal slack is 0.159 
          129. Path #4: Removal slack is 0.162 
          130. Path #5: Removal slack is 0.162 
          131. Path #6: Removal slack is 0.162 
          132. Path #7: Removal slack is 0.162 
          133. Path #8: Removal slack is 0.164 
          134. Path #9: Removal slack is 0.164 
          135. Path #10: Removal slack is 0.165 
     ---- MAIN_CLOCK Reports ----
          136. Command Info
          137. Summary of Paths
          138. Path #1: Removal slack is 0.259 
          139. Path #2: Removal slack is 0.261 
          140. Path #3: Removal slack is 0.261 
          141. Path #4: Removal slack is 0.261 
          142. Path #5: Removal slack is 0.261 
          143. Path #6: Removal slack is 0.262 
          144. Path #7: Removal slack is 0.262 
          145. Path #8: Removal slack is 0.262 
          146. Path #9: Removal slack is 0.263 
          147. Path #10: Removal slack is 0.263 
148. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
     149. Unconstrained Paths Summary
     150. Clock Status Summary
     ---- Setup Analysis Reports ----
          151. Unconstrained Input Ports
          152. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
          153. Unconstrained Input Ports
          154. Unconstrained Output Ports
155. Multicorner Timing Analysis Summary
156. Design Assistant (Signoff) Results - 9 of 87 Rules Failed
157. CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized
158. CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain
159. TMC-20027 - Collection Filter Matching Multiple Types
160. RES-50001 - Asynchronous Reset Is Not Synchronized
161. RES-50002 - Asynchronous Reset is Insufficiently Synchronized
162. TMC-20025 - Ignored or Overridden Constraints
163. TMC-20021 - Partial Min-Max Delay Assignment
164. TMC-20026 - Empty Collection Due To Unmatched Filter
165. CLK-30032 - Improper Clock Targets
166. CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints
167. CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints
168. CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints
169. CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths
170. CDC-50006 - CDC Bus Constructed with Unsynchronized Registers
171. CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints
172. CDC-50011 - Combinational Logic Before Synchronizer Chain
173. CLK-30026 - Missing Clock Assignment
174. CLK-30027 - Multiple Clock Assignments Found
175. CLK-30028 - Invalid Generated Clock
176. CLK-30029 - Invalid Clock Assignments
177. CLK-30030 - PLL Setting Violation
178. CLK-30033 - Invalid Clock Group Assignment
179. CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment
180. CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment
181. CLK-30042 - Incorrect Clock Group Type
182. RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains
183. RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain
184. RES-50003 - Asynchronous Reset with Insufficient Constraints
185. RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain
186. TMC-20011 - Missing Input Delay Constraint
187. TMC-20012 - Missing Output Delay Constraint
188. TMC-20013 - Partial Input Delay
189. TMC-20014 - Partial Output Delay
190. TMC-20015 - Inconsistent Min-Max Delay
191. TMC-20016 - Invalid Reference Pin
192. TMC-20017 - Loops Detected
193. TMC-20019 - Partial Multicycle Assignment
194. TMC-20022 - I/O Delay Assignment Missing Parameters
195. TMC-20023 - Invalid Set Net Delay Assignment
196. TMC-30041 - Constraint with Invalid Clock Reference
197. CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer
198. CLK-30031 - Input Delay Assigned to Clock
199. FLP-10000 - Physical RAM with Utilization Below Threshold
200. LNT-30023 - Reset Nets with Polarity Conflict
201. TMC-20018 - Unsupported Latches Detected
202. TMC-20024 - Synchronous Data Delay Assignment
203. TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements
204. TMC-20201 - Paths Failing Setup Analysis with High Clock Skew
205. TMC-20202 - Paths Failing Setup Analysis with High Logic Delay
206. TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay
207. TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions
208. TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming
209. TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
210. TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis
211. TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
212. TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion
213. TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold
214. TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path
215. TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock
216. TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains
217. TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic
218. TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints
219. TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data
220. TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax
221. TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax
222. TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse
223. TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path
224. TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock
225. TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path
226. TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock
227. TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path
228. TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock
229. CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains
230. CDC-50101 - Intra-Clock False Path Synchronizer
231. CDC-50102 - Synchronizer after CDC Topology with Control Signal
232. FLP-40006 - Pipelining Registers That Might Be Recoverable
233. LNT-30010 - Nets Driving both Reset and Clock Enable Signals
234. RES-50010 - Reset Synchronizer Chains with Constant Output
235. RES-50101 - Intra-Clock False Path Reset Synchronizer
236. TMC-20020 - Invalid Multicycle Assignment
237. TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint
238. TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication
239. TMC-20552 - User Selected Duplication Candidate was Rejected
240. TMC-20601 - Registers with High Immediate Fan-Out Tension
241. TMC-20602 - Registers with High Timing Path Endpoint Tension
242. TMC-20603 - Registers with High Immediate Fan-Out Span
243. TMC-20604 - Registers with High Timing Path Endpoint Span



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Timing Analyzer Summary                                                   ;
+-----------------------+---------------------------------------------------+
; Quartus Prime Version ; Version 22.4.0 Build 94 12/07/2022 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                   ;
; Revision Name         ; ghrd_agfb014r24b2e2v                              ;
; Device Family         ; Agilex                                            ;
; Device                ; AGFB014R24B2E2V                                   ;
; Snapshot              ; final                                             ;
; Timing Models         ; Final                                             ;
; Power Models          ; Final                                             ;
; Device Status         ; Final                                             ;
; Rise/Fall Delays      ; Enabled                                           ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 6      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+----------+--------+--------------------------+-----------------+
; SDC File Path                                                                                                                                                                                       ; Instance                                                               ; Promoted ; Status ; Read at                  ; Processing Time ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+----------+--------+--------------------------+-----------------+
; ip/qsys_top/agilex_hps/intel_agilex_interface_generator_191/synth/agilex_hps_intel_agilex_interface_generator_191_jd3dopi.sdc                                                                       ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces              ; Yes      ; OK     ; Thu Jan 18 17:31:22 2024 ; 00:00:00        ;
; ip/qsys_top/user_rst_clkgate_0/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate_fm.sdc                                                                                            ;                                                                        ; No       ; OK     ; Thu Jan 18 17:31:22 2024 ; 00:00:00        ;
; ghrd_timing.sdc                                                                                                                                                                                     ;                                                                        ; No       ; OK     ; Thu Jan 18 17:31:22 2024 ; 00:00:00        ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_rbandoq.sdc                                                                                                     ;                                                                        ; No       ; OK     ; Thu Jan 18 17:31:22 2024 ; 00:00:00        ;
; /home/wisig/sam/dma_access/qdb/_compiler/ghrd_agfb014r24b2e2v/_flat/22.4.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/intel_signal_tap.sdc ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0 ; No       ; OK     ; Thu Jan 18 17:31:25 2024 ; 00:00:03        ;
; /home/wisig/intelFPGA_pro/22.4/ip/altera/sld/jtag/altera_jtag_wys_atom/default_jtag.sdc                                                                                                             ;                                                                        ; No       ; OK     ; Thu Jan 18 17:31:25 2024 ; 00:00:00        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/home/wisig/sam/dma_access/).


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                            ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                              ; Source                                                                                           ; Targets                                                                                                                                               ;
+-------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; altera_reserved_tck                                   ; Base      ; 62.500 ; 16.0 MHz   ; 0.000 ; 31.250 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { altera_reserved_tck }                                                                                                                               ;
; emif_hps_mem_mem_dqs[0]_IN                            ; Base      ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.417  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_mem_mem_dqs[0] }                                                                                                                           ;
; emif_hps_mem_mem_dqs[1]_IN                            ; Base      ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.417  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_mem_mem_dqs[1] }                                                                                                                           ;
; emif_hps_mem_mem_dqs[2]_IN                            ; Base      ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.417  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_mem_mem_dqs[2] }                                                                                                                           ;
; emif_hps_mem_mem_dqs[3]_IN                            ; Base      ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.417  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_mem_mem_dqs[3] }                                                                                                                           ;
; emif_hps_mem_mem_dqs[4]_IN                            ; Base      ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.417  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_mem_mem_dqs[4] }                                                                                                                           ;
; emif_hps_mem_mem_dqs[5]_IN                            ; Base      ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.417  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_mem_mem_dqs[5] }                                                                                                                           ;
; emif_hps_mem_mem_dqs[6]_IN                            ; Base      ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.417  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_mem_mem_dqs[6] }                                                                                                                           ;
; emif_hps_mem_mem_dqs[7]_IN                            ; Base      ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.417  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_mem_mem_dqs[7] }                                                                                                                           ;
; emif_hps_mem_mem_dqs[8]_IN                            ; Base      ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.417  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_mem_mem_dqs[8] }                                                                                                                           ;
; EMIF_REF_CLOCK                                        ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_pll_ref_clk }                                                                                                                              ;
; internal_clk                                          ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock }                             ;
; MAIN_CLOCK                                            ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { fpga_clk_100[0] }                                                                                                                                   ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0   ; Generated ; 3.333  ; 300.0 MHz  ; 0.000 ; 1.666  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]              ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0] }                                                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_1   ; Generated ; 3.333  ; 300.0 MHz  ; 0.000 ; 1.666  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0] ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|loaden[0] }                                                 ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_2   ; Generated ; 3.333  ; 300.0 MHz  ; 0.000 ; 1.666  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]   ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|loaden[0] }                                                   ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_l_0 ; Generated ; 3.333  ; 300.0 MHz  ; 0.000 ; 1.666  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]              ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0] }                                                            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_l_1 ; Generated ; 3.333  ; 300.0 MHz  ; 0.000 ; 1.666  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0] ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0] }                                               ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_l_2 ; Generated ; 3.333  ; 300.0 MHz  ; 0.000 ; 1.666  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]   ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0] }                                                 ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0   ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 12          ;       ;        ;           ;            ; false    ; EMIF_REF_CLOCK                                      ; emif_hps_pll_ref_clk                                                                             ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0] }                                                               ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1   ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 12          ;       ;        ;           ;            ; false    ; EMIF_REF_CLOCK                                      ; emif_hps_pll_ref_clk                                                                             ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0] }                                                  ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2   ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 12          ;       ;        ;           ;            ; false    ; EMIF_REF_CLOCK                                      ; emif_hps_pll_ref_clk                                                                             ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0] }                                                    ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_0    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]              ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[1].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_1    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0] ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_2    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0] ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_3    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0] ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_4    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0] ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_5    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]   ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_6    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]   ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_7    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]   ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_8    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]   ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[2].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_9    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]              ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[3].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_10   ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]              ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[2].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_11   ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]              ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[0].lane_inst|lane_inst~out_phy_reg } ;
+-------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Timing Closure Summary                                             ;
+------------------------------------------------------+-------------+
; Panel Name                                           ; Result Flag ;
+------------------------------------------------------+-------------+
; Timing Closure                                       ; Fail        ;
;   Setup Summary                                      ; Pass        ;
;   Hold Summary                                       ; Pass        ;
;   Recovery Summary                                   ; Pass        ;
;   Removal Summary                                    ; Pass        ;
;   Setup Data Delay Summary                           ; Not Found   ;
;   Recovery Data Delay Summary                        ; Not Found   ;
;   Minimum Pulse Width Summary                        ; Pass        ;
;   Max Skew Summary                                   ; Not Found   ;
;   Max Clock Skew Summary                             ; Not Found   ;
;   Net Delay Summary                                  ; Not Found   ;
;   Metastability Summary                              ; Pass        ;
;   Double Data Rate (DDR) Summary                     ; Pass        ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found   ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found   ;
;   Design Assistant Summary                           ; High        ;
+------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                                ;
+------------+-----------------+-----------------------------------------------------+------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ; Worst-Case Operating Conditions ;
+------------+-----------------+-----------------------------------------------------+------+---------------------------------+
; 20.43 MHz  ; 20.43 MHz       ; altera_reserved_tck                                 ;      ; Slow vid2 100C Model            ;
; 241.6 MHz  ; 241.6 MHz       ; MAIN_CLOCK                                          ;      ; Slow vid2b 100C Model           ;
; 791.14 MHz ; 791.14 MHz      ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ;      ; Slow vid2 100C Model            ;
+------------+-----------------+-----------------------------------------------------+------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow vid2 100C Model
Slow vid2b 100C Model
Fast vid2a 0C Model
Fast vid2a 100C Model
Fast vid2 100C Model


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Summary                                                                                                                       ;
+-----------------------------------------------------+--------+---------------+--------------------+---------------------------------+
; Clock                                               ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-----------------------------------------------------+--------+---------------+--------------------+---------------------------------+
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 2.069  ; 0.000         ; 0                  ; Slow vid2 100C Model            ;
; MAIN_CLOCK                                          ; 5.861  ; 0.000         ; 0                  ; Slow vid2b 100C Model           ;
; altera_reserved_tck                                 ; 13.556 ; 0.000         ; 0                  ; Slow vid2 100C Model            ;
+-----------------------------------------------------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow vid2 100C Model
Slow vid2b 100C Model
Fast vid2a 0C Model
Fast vid2a 100C Model
Fast vid2 100C Model


+------------------------------------------------------------------------------------------------------------------------------------+
; Hold Summary                                                                                                                       ;
+-----------------------------------------------------+-------+---------------+--------------------+---------------------------------+
; Clock                                               ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-----------------------------------------------------+-------+---------------+--------------------+---------------------------------+
; MAIN_CLOCK                                          ; 0.002 ; 0.000         ; 0                  ; Fast vid2 100C Model            ;
; altera_reserved_tck                                 ; 0.088 ; 0.000         ; 0                  ; Fast vid2a 0C Model             ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.119 ; 0.000         ; 0                  ; Fast vid2a 0C Model             ;
+-----------------------------------------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow vid2 100C Model
Slow vid2b 100C Model
Fast vid2a 0C Model
Fast vid2a 100C Model
Fast vid2 100C Model


+-----------------------------------------------------------------------------------------------------+
; Recovery Summary                                                                                    ;
+---------------------+--------+---------------+--------------------+---------------------------------+
; Clock               ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+---------------------+--------+---------------+--------------------+---------------------------------+
; MAIN_CLOCK          ; 7.378  ; 0.000         ; 0                  ; Slow vid2 100C Model            ;
; altera_reserved_tck ; 61.271 ; 0.000         ; 0                  ; Slow vid2 100C Model            ;
+---------------------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow vid2 100C Model
Slow vid2b 100C Model
Fast vid2a 0C Model
Fast vid2a 100C Model
Fast vid2 100C Model


+----------------------------------------------------------------------------------------------------+
; Removal Summary                                                                                    ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; Clock               ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; altera_reserved_tck ; 0.158 ; 0.000         ; 0                  ; Fast vid2a 0C Model             ;
; MAIN_CLOCK          ; 0.259 ; 0.000         ; 0                  ; Fast vid2a 0C Model             ;
+---------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow vid2 100C Model
Slow vid2b 100C Model
Fast vid2a 0C Model
Fast vid2a 100C Model
Fast vid2 100C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                                                                      ;
+-----------------------------------------------------+--------+---------------+--------------------+------------+---------------------------------+
; Clock                                               ; Slack  ; End Point TNS ; Failing End Points ; Type       ; Worst-Case Operating Conditions ;
+-----------------------------------------------------+--------+---------------+--------------------+------------+---------------------------------+
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; 0.132  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; 0.132  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; 0.132  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_3  ; 0.189  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_5  ; 0.189  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_9  ; 0.189  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_10 ; 0.190  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_11 ; 0.190  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_2  ; 0.190  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_4  ; 0.190  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_6  ; 0.190  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_8  ; 0.190  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_0  ; 0.191  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_1  ; 0.191  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_7  ; 0.191  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; emif_hps_mem_mem_dqs[0]_IN                          ; 0.248  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; emif_hps_mem_mem_dqs[1]_IN                          ; 0.248  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; emif_hps_mem_mem_dqs[6]_IN                          ; 0.248  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; emif_hps_mem_mem_dqs[7]_IN                          ; 0.248  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; emif_hps_mem_mem_dqs[2]_IN                          ; 0.249  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; emif_hps_mem_mem_dqs[3]_IN                          ; 0.249  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; emif_hps_mem_mem_dqs[4]_IN                          ; 0.249  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; emif_hps_mem_mem_dqs[5]_IN                          ; 0.249  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; emif_hps_mem_mem_dqs[8]_IN                          ; 0.249  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 1.284  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_1 ; 1.355  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_2 ; 1.355  ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; internal_clk                                        ; 2.346  ; 0.000         ; 0                  ; Low Pulse  ; Slow vid2 100C Model            ;
; EMIF_REF_CLOCK                                      ; 4.302  ; 0.000         ; 0                  ; Low Pulse  ; Slow vid2 100C Model            ;
; MAIN_CLOCK                                          ; 4.446  ; 0.000         ; 0                  ; Low Pulse  ; Slow vid2 100C Model            ;
; altera_reserved_tck                                 ; 28.401 ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
+-----------------------------------------------------+--------+---------------+--------------------+------------+---------------------------------+
Delay Models:
Slow vid2 100C Model
Slow vid2b 100C Model
Fast vid2a 0C Model
Fast vid2a 100C Model
Fast vid2 100C Model


----------------------------------------------
; Metastability Summary Slow vid2 100C Model ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 23
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 19, or 82.6%

Worst Case Available Settling Time: 16.707 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1037.4
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 413.3



-----------------------------------------------
; Metastability Summary Slow vid2b 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 23
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 19, or 82.6%

Worst Case Available Settling Time: 16.715 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1037.4
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 413.3



---------------------------------------------
; Metastability Summary Fast vid2a 0C Model ;
---------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 23
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 19, or 82.6%

Worst Case Available Settling Time: 17.581 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 92.3
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 413.3



-----------------------------------------------
; Metastability Summary Fast vid2a 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 23
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 19, or 82.6%

Worst Case Available Settling Time: 17.427 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1037.4
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 413.3



----------------------------------------------
; Metastability Summary Fast vid2 100C Model ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 23
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 19, or 82.6%

Worst Case Available Settling Time: 17.417 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1037.4
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 413.3



+------------------------------------------------------------------------------------------------+
; soc_inst|emif_hps|altera_emif_fm_hps_inst                                                      ;
+----------------------------------------------+----------------------+-------------+------------+
; Path                                         ; Operating Condition  ; Setup Slack ; Hold Slack ;
+----------------------------------------------+----------------------+-------------+------------+
; Core (Slow vid2 100C Model)                  ; Slow vid2 100C Model ; --          ; --         ;
; Core Recovery/Removal (Slow vid2 100C Model) ; Slow vid2 100C Model ; --          ; --         ;
+----------------------------------------------+----------------------+-------------+------------+


+--------------------------------------------------------------------------------------------------+
; soc_inst|emif_hps|altera_emif_fm_hps_inst                                                        ;
+-----------------------------------------------+-----------------------+-------------+------------+
; Path                                          ; Operating Condition   ; Setup Slack ; Hold Slack ;
+-----------------------------------------------+-----------------------+-------------+------------+
; Core (Slow vid2b 100C Model)                  ; Slow vid2b 100C Model ; --          ; --         ;
; Core Recovery/Removal (Slow vid2b 100C Model) ; Slow vid2b 100C Model ; --          ; --         ;
+-----------------------------------------------+-----------------------+-------------+------------+


+----------------------------------------------------------------------------------------------+
; soc_inst|emif_hps|altera_emif_fm_hps_inst                                                    ;
+---------------------------------------------+---------------------+-------------+------------+
; Path                                        ; Operating Condition ; Setup Slack ; Hold Slack ;
+---------------------------------------------+---------------------+-------------+------------+
; Core (Fast vid2a 0C Model)                  ; Fast vid2a 0C Model ; --          ; --         ;
; Core Recovery/Removal (Fast vid2a 0C Model) ; Fast vid2a 0C Model ; --          ; --         ;
+---------------------------------------------+---------------------+-------------+------------+


+--------------------------------------------------------------------------------------------------+
; soc_inst|emif_hps|altera_emif_fm_hps_inst                                                        ;
+-----------------------------------------------+-----------------------+-------------+------------+
; Path                                          ; Operating Condition   ; Setup Slack ; Hold Slack ;
+-----------------------------------------------+-----------------------+-------------+------------+
; Core (Fast vid2a 100C Model)                  ; Fast vid2a 100C Model ; --          ; --         ;
; Core Recovery/Removal (Fast vid2a 100C Model) ; Fast vid2a 100C Model ; --          ; --         ;
+-----------------------------------------------+-----------------------+-------------+------------+


+------------------------------------------------------------------------------------------------+
; soc_inst|emif_hps|altera_emif_fm_hps_inst                                                      ;
+----------------------------------------------+----------------------+-------------+------------+
; Path                                         ; Operating Condition  ; Setup Slack ; Hold Slack ;
+----------------------------------------------+----------------------+-------------+------------+
; Core (Fast vid2 100C Model)                  ; Fast vid2 100C Model ; --          ; --         ;
; Core Recovery/Removal (Fast vid2 100C Model) ; Fast vid2 100C Model ; --          ; --         ;
+----------------------------------------------+----------------------+-------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                          ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock                                          ; To Clock                                            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck                                 ; MAIN_CLOCK                                          ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[0]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[1]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[2]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[3]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[4]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[5]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[6]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[7]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[8]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; internal_clk                                        ; MAIN_CLOCK                                          ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; MAIN_CLOCK                                          ; altera_reserved_tck                                 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; EMIF_REF_CLOCK                                      ; 0          ; 13       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; EMIF_REF_CLOCK                                      ; 0          ; 44       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; EMIF_REF_CLOCK                                      ; 0          ; 44       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_0  ; EMIF_REF_CLOCK                                      ; 12         ; 12       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_1  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_2  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_3  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_4  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_5  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_6  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_7  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_8  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_9  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_10 ; EMIF_REF_CLOCK                                      ; 8          ; 8        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_11 ; EMIF_REF_CLOCK                                      ; 8          ; 8        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; altera_reserved_tck                                 ; altera_reserved_tck                                 ; 2152       ; 52       ; 3        ; 2        ; Intra-Clock (Timed Safe)  ; 13.556           ; Slow vid2 100C Model            ;
; MAIN_CLOCK                                          ; MAIN_CLOCK                                          ; 5643       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 5.861            ; Slow vid2b 100C Model           ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 1642       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 2.069            ; Slow vid2 100C Model            ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                           ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock                                          ; To Clock                                            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck                                 ; MAIN_CLOCK                                          ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[0]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[1]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[2]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[3]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[4]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[5]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[6]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[7]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[8]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; internal_clk                                        ; MAIN_CLOCK                                          ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; MAIN_CLOCK                                          ; altera_reserved_tck                                 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; EMIF_REF_CLOCK                                      ; 0          ; 13       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; EMIF_REF_CLOCK                                      ; 0          ; 44       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; EMIF_REF_CLOCK                                      ; 0          ; 44       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_0  ; EMIF_REF_CLOCK                                      ; 12         ; 12       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_1  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_2  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_3  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_4  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_5  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_6  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_7  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_8  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_9  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_10 ; EMIF_REF_CLOCK                                      ; 8          ; 8        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_11 ; EMIF_REF_CLOCK                                      ; 8          ; 8        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; altera_reserved_tck                                 ; altera_reserved_tck                                 ; 2206       ; 52       ; 3        ; 2        ; Intra-Clock (Timed Safe)  ; 0.088            ; Fast vid2a 0C Model             ;
; MAIN_CLOCK                                          ; MAIN_CLOCK                                          ; 5779       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.002            ; Fast vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 1642       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.119            ; Fast vid2a 0C Model             ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+---------------------+---------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck ; MAIN_CLOCK          ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; internal_clk        ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; internal_clk        ; MAIN_CLOCK          ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; MAIN_CLOCK          ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; altera_reserved_tck ; altera_reserved_tck ; 114        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 61.271           ; Slow vid2 100C Model            ;
; MAIN_CLOCK          ; MAIN_CLOCK          ; 62         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 7.378            ; Slow vid2 100C Model            ;
+---------------------+---------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                        ;
+---------------------+---------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+---------------------+---------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck ; MAIN_CLOCK          ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; internal_clk        ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; internal_clk        ; MAIN_CLOCK          ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; MAIN_CLOCK          ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; altera_reserved_tck ; altera_reserved_tck ; 114        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.158            ; Fast vid2a 0C Model             ;
; MAIN_CLOCK          ; MAIN_CLOCK          ; 62         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.259            ; Fast vid2a 0C Model             ;
+---------------------+---------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.069 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0} -to_clock [get_clocks {soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0} 

Snapshot:
    final

Delay Models:
    Slow vid2 100C Model
    Slow vid2b 100C Model
    Fast vid2a 0C Model
    Fast vid2a 100C Model
    Fast vid2 100C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                                                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+---------------------------------+
; 2.069 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[0].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.274      ; 1.443      ; Slow vid2 100C Model            ;
; 2.080 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[3].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg  ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.255      ; 1.423      ; Slow vid2 100C Model            ;
; 2.087 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg  ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.274      ; 1.417      ; Slow vid2 100C Model            ;
; 2.088 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[3].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg  ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.274      ; 1.423      ; Slow vid2 100C Model            ;
; 2.098 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg  ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.277      ; 1.417      ; Slow vid2 100C Model            ;
; 2.103 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[8].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg  ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.255      ; 1.400      ; Slow vid2 100C Model            ;
; 2.104 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg  ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.274      ; 1.386      ; Slow vid2 100C Model            ;
; 2.105 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[7].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.274      ; 1.399      ; Slow vid2 100C Model            ;
; 2.110 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.274      ; 1.411      ; Slow vid2 100C Model            ;
; 2.110 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[6].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg  ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.274      ; 1.386      ; Slow vid2 100C Model            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 2.069 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                              ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                     ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[0].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                                ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                           ;
; Data Arrival Time               ; 5.230                                                                                                                                                                              ;
; Data Required Time              ; 7.299                                                                                                                                                                              ;
; Slack                           ; 2.069                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                               ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.274 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.443 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.605       ; 42         ; 0.000  ; 0.605  ;
;    uTco                ;       ; 1     ; 0.838       ; 58         ; 0.838  ; 0.838  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.760       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.230   ; 1.443    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.625 ;   0.838  ; FF ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[88]                                                            ;
;   5.230 ;   0.605  ; FF ; CELL ; 1      ; UFI_X268_Y211_N36          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[0].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                            ;
;   5.230 ;   0.000  ; FF ; CELL ; 2      ; UFI_X268_Y211_N36          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[0].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                            ;
+---------+----------+----+------+--------+----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                    ;
; 7.394   ; 4.061    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                         ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                     ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                               ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                       ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                       ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                           ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                           ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                              ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                          ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]  ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk  ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                 ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                              ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                   ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]        ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                              ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                               ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                     ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                           ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                           ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                   ;
;   6.773 ;   0.545  ; RR ; CELL ; 1      ; UFI_X268_Y211_N36          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[0].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.773 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N36          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[0].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.367 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                            ;
;   7.394 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                             ;
; 7.364   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                  ;
; 7.299   ; -0.065   ;    ; uTsu ; 2      ; UFI_X268_Y211_N36          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[0].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is 2.080 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                    ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[3].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                          ;
; Data Arrival Time               ; 5.210                                                                                                                                                                             ;
; Data Required Time              ; 7.290                                                                                                                                                                             ;
; Slack                           ; 2.080                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.255 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.423 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.570       ; 40         ; 0.000  ; 0.570  ;
;    uTco                ;       ; 1     ; 0.853       ; 60         ; 0.853  ; 0.853  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.741       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.210   ; 1.423    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.640 ;   0.853  ; RR ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[66]                                                            ;
;   5.210 ;   0.570  ; RR ; CELL ; 1      ; UFI_X267_Y211_N264         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[3].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                             ;
;   5.210 ;   0.000  ; RR ; CELL ; 2      ; UFI_X267_Y211_N264         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[3].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                 ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 7.375   ; 4.042    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   6.754 ;   0.526  ; RR ; CELL ; 1      ; UFI_X267_Y211_N264         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[3].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.754 ;   0.000  ; RR ; CELL ; 2      ; UFI_X267_Y211_N264         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[3].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.348 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   7.375 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 7.345   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 7.290   ; -0.055   ;    ; uTsu ; 2      ; UFI_X267_Y211_N264         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[3].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is 2.087 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                    ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                          ;
; Data Arrival Time               ; 5.204                                                                                                                                                                             ;
; Data Required Time              ; 7.291                                                                                                                                                                             ;
; Slack                           ; 2.087                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.274 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.417 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.602       ; 42         ; 0.000  ; 0.602  ;
;    uTco                ;       ; 1     ; 0.815       ; 58         ; 0.815  ; 0.815  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.760       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.204   ; 1.417    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.602 ;   0.815  ; RR ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[84]                                                            ;
;   5.204 ;   0.602  ; RR ; CELL ; 1      ; UFI_X268_Y211_N26          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                             ;
;   5.204 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N26          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                 ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 7.394   ; 4.061    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   6.773 ;   0.545  ; RR ; CELL ; 1      ; UFI_X268_Y211_N26          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.773 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N26          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.367 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   7.394 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 7.364   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 7.291   ; -0.073   ;    ; uTsu ; 2      ; UFI_X268_Y211_N26          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is 2.088 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                    ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[3].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                          ;
; Data Arrival Time               ; 5.210                                                                                                                                                                             ;
; Data Required Time              ; 7.298                                                                                                                                                                             ;
; Slack                           ; 2.088                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.274 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.423 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.597       ; 42         ; 0.000  ; 0.597  ;
;    uTco                ;       ; 1     ; 0.826       ; 58         ; 0.826  ; 0.826  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.760       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.210   ; 1.423    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.613 ;   0.826  ; RR ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[75]                                                            ;
;   5.210 ;   0.597  ; RR ; CELL ; 1      ; UFI_X268_Y211_N108         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[3].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                             ;
;   5.210 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N108         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[3].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                 ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 7.394   ; 4.061    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   6.773 ;   0.545  ; RR ; CELL ; 1      ; UFI_X268_Y211_N108         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[3].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.773 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N108         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[3].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.367 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   7.394 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 7.364   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 7.298   ; -0.066   ;    ; uTsu ; 2      ; UFI_X268_Y211_N108         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[3].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is 2.098 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                    ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                          ;
; Data Arrival Time               ; 5.204                                                                                                                                                                             ;
; Data Required Time              ; 7.302                                                                                                                                                                             ;
; Slack                           ; 2.098                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.277 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.417 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.568       ; 40         ; 0.000  ; 0.568  ;
;    uTco                ;       ; 1     ; 0.849       ; 60         ; 0.849  ; 0.849  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.763       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.204   ; 1.417    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.636 ;   0.849  ; RR ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[74]                                                            ;
;   5.204 ;   0.568  ; RR ; CELL ; 1      ; UFI_X268_Y211_N104         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                             ;
;   5.204 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N104         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                 ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 7.397   ; 4.064    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   6.776 ;   0.548  ; RR ; CELL ; 1      ; UFI_X268_Y211_N104         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.776 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N104         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.370 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   7.397 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 7.367   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 7.302   ; -0.065   ;    ; uTsu ; 2      ; UFI_X268_Y211_N104         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is 2.103 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                    ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[8].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                          ;
; Data Arrival Time               ; 5.187                                                                                                                                                                             ;
; Data Required Time              ; 7.290                                                                                                                                                                             ;
; Slack                           ; 2.103                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.255 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.400 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.618       ; 44         ; 0.000  ; 0.618  ;
;    uTco                ;       ; 1     ; 0.782       ; 56         ; 0.782  ; 0.782  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.741       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.187   ; 1.400    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.569 ;   0.782  ; RR ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[28]                                                            ;
;   5.187 ;   0.618  ; RR ; CELL ; 1      ; UFI_X267_Y211_N252         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[8].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                             ;
;   5.187 ;   0.000  ; RR ; CELL ; 2      ; UFI_X267_Y211_N252         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[8].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                 ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 7.375   ; 4.042    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   6.754 ;   0.526  ; RR ; CELL ; 1      ; UFI_X267_Y211_N252         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[8].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.754 ;   0.000  ; RR ; CELL ; 2      ; UFI_X267_Y211_N252         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[8].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.348 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   7.375 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 7.345   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 7.290   ; -0.055   ;    ; uTsu ; 2      ; UFI_X267_Y211_N252         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[8].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is 2.104 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                    ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                          ;
; Data Arrival Time               ; 5.173                                                                                                                                                                             ;
; Data Required Time              ; 7.277                                                                                                                                                                             ;
; Slack                           ; 2.104                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.274 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.386 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.538       ; 39         ; 0.000  ; 0.538  ;
;    uTco                ;       ; 1     ; 0.848       ; 61         ; 0.848  ; 0.848  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.760       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.173   ; 1.386    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.635 ;   0.848  ; RR ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[82]                                                            ;
;   5.173 ;   0.538  ; RR ; CELL ; 1      ; UFI_X268_Y211_N22          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                             ;
;   5.173 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N22          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                 ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 7.394   ; 4.061    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   6.773 ;   0.545  ; RR ; CELL ; 1      ; UFI_X268_Y211_N22          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.773 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N22          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.367 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   7.394 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 7.364   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 7.277   ; -0.087   ;    ; uTsu ; 2      ; UFI_X268_Y211_N22          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is 2.105 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                              ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                     ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[7].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                                ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                           ;
; Data Arrival Time               ; 5.186                                                                                                                                                                              ;
; Data Required Time              ; 7.291                                                                                                                                                                              ;
; Slack                           ; 2.105                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                               ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.274 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.399 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.562       ; 40         ; 0.000  ; 0.562  ;
;    uTco                ;       ; 1     ; 0.837       ; 60         ; 0.837  ; 0.837  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.760       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.186   ; 1.399    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.624 ;   0.837  ; RR ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[95]                                                            ;
;   5.186 ;   0.562  ; RR ; CELL ; 1      ; UFI_X268_Y211_N50          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[7].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                            ;
;   5.186 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N50          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[7].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                            ;
+---------+----------+----+------+--------+----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                    ;
; 7.394   ; 4.061    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                         ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                     ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                               ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                       ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                       ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                           ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                           ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                              ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                          ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]  ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk  ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                 ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                              ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                   ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]        ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                              ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                               ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                     ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                           ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                           ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                   ;
;   6.773 ;   0.545  ; RR ; CELL ; 1      ; UFI_X268_Y211_N50          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[7].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.773 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N50          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[7].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.367 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                            ;
;   7.394 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                             ;
; 7.364   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                  ;
; 7.291   ; -0.073   ;    ; uTsu ; 2      ; UFI_X268_Y211_N50          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[7].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is 2.110 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                              ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                     ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                                ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                           ;
; Data Arrival Time               ; 5.198                                                                                                                                                                              ;
; Data Required Time              ; 7.308                                                                                                                                                                              ;
; Slack                           ; 2.110                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                               ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.274 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.411 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.559       ; 40         ; 0.000  ; 0.559  ;
;    uTco                ;       ; 1     ; 0.852       ; 60         ; 0.852  ; 0.852  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.760       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.198   ; 1.411    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.639 ;   0.852  ; FF ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[90]                                                            ;
;   5.198 ;   0.559  ; FF ; CELL ; 1      ; UFI_X268_Y211_N40          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                            ;
;   5.198 ;   0.000  ; FF ; CELL ; 2      ; UFI_X268_Y211_N40          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                            ;
+---------+----------+----+------+--------+----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                    ;
; 7.394   ; 4.061    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                         ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                     ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                               ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                       ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                       ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                           ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                           ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                              ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                          ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]  ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk  ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                 ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                              ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                   ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]        ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                              ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                               ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                     ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                           ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                           ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                   ;
;   6.773 ;   0.545  ; RR ; CELL ; 1      ; UFI_X268_Y211_N40          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.773 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N40          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.367 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                            ;
;   7.394 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                             ;
; 7.364   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                  ;
; 7.308   ; -0.056   ;    ; uTsu ; 2      ; UFI_X268_Y211_N40          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is 2.110 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                    ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[6].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                          ;
; Data Arrival Time               ; 5.173                                                                                                                                                                             ;
; Data Required Time              ; 7.283                                                                                                                                                                             ;
; Slack                           ; 2.110                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.274 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.386 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.528       ; 38         ; 0.000  ; 0.528  ;
;    uTco                ;       ; 1     ; 0.858       ; 62         ; 0.858  ; 0.858  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.760       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.173   ; 1.386    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.645 ;   0.858  ; RR ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[86]                                                            ;
;   5.173 ;   0.528  ; RR ; CELL ; 1      ; UFI_X268_Y211_N30          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[6].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                             ;
;   5.173 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N30          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[6].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                 ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 7.394   ; 4.061    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   6.773 ;   0.545  ; RR ; CELL ; 1      ; UFI_X268_Y211_N30          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[6].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.773 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N30          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[6].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.367 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   7.394 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 7.364   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 7.283   ; -0.081   ;    ; uTsu ; 2      ; UFI_X268_Y211_N30          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[6].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 5.861 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||MAIN_CLOCK} -to_clock [get_clocks {MAIN_CLOCK}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {MAIN_CLOCK}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {MAIN_CLOCK} 

Snapshot:
    final

Delay Models:
    Slow vid2 100C Model
    Slow vid2b 100C Model
    Fast vid2a 0C Model
    Fast vid2a 100C Model
    Fast vid2 100C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 5.861 ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                    ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; 0.052      ; 4.212      ; Slow vid2b 100C Model           ;
; 5.936 ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                    ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; 0.052      ; 4.083      ; Slow vid2b 100C Model           ;
; 5.959 ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|pending_response_count[2]~DUPLICATE                                        ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.053     ; 3.883      ; Slow vid2 100C Model            ;
; 5.959 ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|pending_response_count[2]                                                  ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.053     ; 3.883      ; Slow vid2 100C Model            ;
; 5.994 ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|pending_response_count[1]                                                  ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.053     ; 3.883      ; Slow vid2 100C Model            ;
; 6.028 ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                    ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[6]~DUPLICATE                                                           ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.087     ; 3.780      ; Slow vid2 100C Model            ;
; 6.028 ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                    ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[6]                                                                     ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.087     ; 3.780      ; Slow vid2 100C Model            ;
; 6.029 ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                    ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[5]                                                                     ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.087     ; 3.780      ; Slow vid2 100C Model            ;
; 6.029 ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                    ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[0]                                                                     ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.087     ; 3.780      ; Slow vid2 100C Model            ;
; 6.030 ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                    ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[7]~DUPLICATE                                                           ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.087     ; 3.780      ; Slow vid2 100C Model            ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 5.861 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                                            ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                 ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                   ;
; Data Arrival Time               ; 7.386                                                                                                                                      ;
; Data Required Time              ; 13.247                                                                                                                                     ;
; Slack                           ; 5.861                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow vid2b 100C Model                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.052  ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.212  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 6     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.301       ; 72         ; 0.000 ; 2.301 ;
;    Cell                ;        ; 3     ; 0.873       ; 28         ; 0.000 ; 0.708 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 3.181       ; 76         ; 0.220 ; 1.047 ;
;    Cell                ;        ; 7     ; 0.807       ; 19         ; 0.000 ; 0.158 ;
;    uTco                ;        ; 1     ; 0.224       ; 5          ; 0.224 ; 0.224 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.188       ; 74         ; 0.000 ; 2.188 ;
;    Cell                ;        ; 3     ; 0.778       ; 26         ; 0.000 ; 0.613 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                    ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                           ;
; 3.174   ; 3.174   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100[0]                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|i                                                                                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|o                                                                                                                    ;
;   0.873 ;   0.708 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                 ;
;   3.174 ;   2.301 ; RR ; IC   ; 1      ; FF_X314_Y206_N43       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE|clk                                                        ;
;   3.174 ;   0.000 ; RR ; CELL ; 1      ; FF_X314_Y206_N43       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                                            ;
; 7.386   ; 4.212   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                  ;
;   3.398 ;   0.224 ; FF ; uTco ; 72     ; FF_X314_Y206_N43       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE|q                                                          ;
;   3.912 ;   0.514 ; FF ; IC   ; 1      ; MLABCELL_X317_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2~3|datac                                                                                     ;
;   4.063 ;   0.151 ; FF ; CELL ; 3      ; MLABCELL_X317_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2~3|combout                                                                                   ;
;   4.283 ;   0.220 ; FF ; IC   ; 1      ; LABCELL_X315_Y205_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2|datab                                                                                       ;
;   4.434 ;   0.151 ; FF ; CELL ; 9      ; LABCELL_X315_Y205_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2|combout                                                                                     ;
;   4.817 ;   0.383 ; FF ; IC   ; 1      ; MLABCELL_X309_Y201_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_mux_001|Select_0~0|datab                                                                                    ;
;   4.933 ;   0.116 ; FF ; CELL ; 5      ; MLABCELL_X309_Y201_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_mux_001|Select_0~0|combout                                                                                  ;
;   5.305 ;   0.372 ; FF ; IC   ; 1      ; MLABCELL_X304_Y202_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|i431~0|datab                                                                                          ;
;   5.455 ;   0.150 ; FR ; CELL ; 2      ; MLABCELL_X304_Y202_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|i431~0|combout                                                                                        ;
;   5.726 ;   0.271 ; RR ; IC   ; 1      ; LABCELL_X310_Y201_N57  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_wr_limiter|stage2_ready~0xsyn|datac                                                   ;
;   5.807 ;   0.081 ; RR ; CELL ; 7      ; LABCELL_X310_Y201_N57  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_wr_limiter|stage2_ready~0xsyn|combout                                                 ;
;   6.181 ;   0.374 ; RR ; IC   ; 1      ; MLABCELL_X314_Y206_N51 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|awready~0|datab                                                                 ;
;   6.339 ;   0.158 ; RF ; CELL ; 35     ; MLABCELL_X314_Y206_N51 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|awready~0|combout                                                               ;
;   7.386 ;   1.047 ; FF ; IC   ; 1      ; HPSHPS_X280_Y211_N1    ; HPS HPS            ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|soc2fpga_aw_ready                                            ;
;   7.386 ;   0.000 ; FF ; CELL ; 106    ; HPSHPS_X280_Y211_N1    ; HPS HPS            ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                              ;
+----------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                    ;
+----------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                            ;
; 13.226   ; 3.226    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                 ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                             ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                            ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                    ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                    ;
;   10.778 ;   0.613  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                 ;
;   12.966 ;   2.188  ; RR ; IC   ; 1      ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|soc2fpga_clk                                                 ;
;   12.966 ;   0.000  ; RR ; CELL ; 106    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
;   13.232 ;   0.266  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                    ;
;   13.226 ;   -0.006 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                     ;
; 13.196   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                          ;
; 13.247   ; 0.051    ;    ; uTsu ; 106    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
+----------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is 5.936 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                                            ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                 ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                   ;
; Data Arrival Time               ; 7.257                                                                                                                                      ;
; Data Required Time              ; 13.193                                                                                                                                     ;
; Slack                           ; 5.936                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow vid2b 100C Model                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.052  ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.083  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 6     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.301       ; 72         ; 0.000 ; 2.301 ;
;    Cell                ;        ; 3     ; 0.873       ; 28         ; 0.000 ; 0.708 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 3.066       ; 75         ; 0.220 ; 0.935 ;
;    Cell                ;        ; 8     ; 0.793       ; 19         ; 0.000 ; 0.151 ;
;    uTco                ;        ; 1     ; 0.224       ; 5          ; 0.224 ; 0.224 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.188       ; 74         ; 0.000 ; 2.188 ;
;    Cell                ;        ; 3     ; 0.778       ; 26         ; 0.000 ; 0.613 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                    ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                           ;
; 3.174   ; 3.174   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100[0]                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|i                                                                                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|o                                                                                                                    ;
;   0.873 ;   0.708 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                 ;
;   3.174 ;   2.301 ; RR ; IC   ; 1      ; FF_X314_Y206_N43       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE|clk                                                        ;
;   3.174 ;   0.000 ; RR ; CELL ; 1      ; FF_X314_Y206_N43       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                                            ;
; 7.257   ; 4.083   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                  ;
;   3.398 ;   0.224 ; FF ; uTco ; 72     ; FF_X314_Y206_N43       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE|q                                                          ;
;   3.912 ;   0.514 ; FF ; IC   ; 1      ; MLABCELL_X317_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2~3|datac                                                                                     ;
;   4.063 ;   0.151 ; FF ; CELL ; 3      ; MLABCELL_X317_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2~3|combout                                                                                   ;
;   4.283 ;   0.220 ; FF ; IC   ; 1      ; LABCELL_X315_Y205_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2|datab                                                                                       ;
;   4.434 ;   0.151 ; FF ; CELL ; 9      ; LABCELL_X315_Y205_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2|combout                                                                                     ;
;   4.817 ;   0.383 ; FF ; IC   ; 1      ; MLABCELL_X309_Y201_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_mux_001|Select_0~0|datab                                                                                    ;
;   4.933 ;   0.116 ; FF ; CELL ; 5      ; MLABCELL_X309_Y201_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_mux_001|Select_0~0|combout                                                                                  ;
;   5.305 ;   0.372 ; FF ; IC   ; 1      ; MLABCELL_X304_Y202_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|i431~0|datab                                                                                          ;
;   5.455 ;   0.150 ; FR ; CELL ; 2      ; MLABCELL_X304_Y202_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|i431~0|combout                                                                                        ;
;   5.726 ;   0.271 ; RR ; IC   ; 1      ; LABCELL_X310_Y201_N57  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_wr_limiter|stage2_ready~0xsyn|datac                                                   ;
;   5.807 ;   0.081 ; RR ; CELL ; 7      ; LABCELL_X310_Y201_N57  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_wr_limiter|stage2_ready~0xsyn|combout                                                 ;
;   6.178 ;   0.371 ; RR ; IC   ; 1      ; MLABCELL_X314_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wready~0|datad                                                                  ;
;   6.254 ;   0.076 ; RR ; CELL ; 2      ; MLABCELL_X314_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wready~0|combout                                                                ;
;   6.322 ;   0.068 ; RF ; CELL ; 24     ; MLABCELL_X314_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wready~0~cw_ml_mlab/laboutb[18]                                                 ;
;   7.257 ;   0.935 ; FF ; IC   ; 1      ; HPSHPS_X280_Y211_N1    ; HPS HPS            ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|soc2fpga_w_ready                                             ;
;   7.257 ;   0.000 ; FF ; CELL ; 106    ; HPSHPS_X280_Y211_N1    ; HPS HPS            ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                              ;
+----------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                    ;
+----------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                            ;
; 13.226   ; 3.226    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                 ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                             ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                            ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                    ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                    ;
;   10.778 ;   0.613  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                 ;
;   12.966 ;   2.188  ; RR ; IC   ; 1      ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|soc2fpga_clk                                                 ;
;   12.966 ;   0.000  ; RR ; CELL ; 106    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
;   13.232 ;   0.266  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                    ;
;   13.226 ;   -0.006 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                     ;
; 13.196   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                          ;
; 13.193   ; -0.003   ;    ; uTsu ; 106    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
+----------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is 5.959 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg ;
; To Node                         ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|pending_response_count[2]~DUPLICATE                ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                         ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                           ;
; Data Arrival Time               ; 7.165                                                                                                              ;
; Data Required Time              ; 13.124                                                                                                             ;
; Slack                           ; 5.959                                                                                                              ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.053 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.883  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 7     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.435       ; 74         ; 0.000 ; 2.435 ;
;    Cell                ;        ; 3     ; 0.847       ; 26         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 2.657       ; 68         ; 0.060 ; 0.485 ;
;    Cell                ;        ; 8     ; 0.977       ; 25         ; 0.000 ; 0.166 ;
;    uTco                ;        ; 1     ; 0.249       ; 6          ; 0.249 ; 0.249 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.213       ; 75         ; 0.000 ; 2.213 ;
;    Cell                ;        ; 3     ; 0.755       ; 25         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                      ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                             ;
; 3.282   ; 3.282   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100[0]                                                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|i                                                                                                      ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|o                                                                                                      ;
;   0.847 ;   0.682 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                   ;
;   3.282 ;   2.435 ; RR ; IC   ; 1      ; FF_X309_Y203_N26       ; ALM Register       ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg|clk       ;
;   3.282 ;   0.000 ; RR ; CELL ; 1      ; FF_X309_Y203_N26       ; ALM Register       ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg           ;
; 7.165   ; 3.883   ;    ;      ;        ;                        ;                    ; data path                                                                                                                    ;
;   3.531 ;   0.249 ; RR ; uTco ; 7      ; FF_X309_Y203_N26       ; ALM Register       ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg|q         ;
;   4.016 ;   0.485 ; RR ; IC   ; 1      ; MLABCELL_X307_Y203_N3  ; Combinational cell ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|i2377|datad             ;
;   4.091 ;   0.075 ; RF ; CELL ; 1      ; MLABCELL_X307_Y203_N3  ; Combinational cell ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|i2377|combout           ;
;   4.151 ;   0.060 ; FF ; IC   ; 1      ; MLABCELL_X307_Y203_N15 ; Combinational cell ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byteen[0]~1|datac   ;
;   4.303 ;   0.152 ; FF ; CELL ; 6      ; MLABCELL_X307_Y203_N15 ; Combinational cell ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byteen[0]~1|combout ;
;   4.621 ;   0.318 ; FF ; IC   ; 1      ; LABCELL_X305_Y201_N51  ; Combinational cell ; soc_inst|mm_interconnect_1|msgdma_0_csr_agent|cp_ready~0xsyn|datab                                                           ;
;   4.787 ;   0.166 ; FR ; CELL ; 16     ; LABCELL_X305_Y201_N51  ; Combinational cell ; soc_inst|mm_interconnect_1|msgdma_0_csr_agent|cp_ready~0xsyn|combout                                                         ;
;   5.139 ;   0.352 ; RR ; IC   ; 1      ; MLABCELL_X307_Y202_N15 ; Combinational cell ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|sink0_ready~1|dataa     ;
;   5.290 ;   0.151 ; RF ; CELL ; 5      ; MLABCELL_X307_Y202_N15 ; Combinational cell ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|sink0_ready~1|combout   ;
;   5.584 ;   0.294 ; FF ; IC   ; 1      ; LABCELL_X310_Y201_N15  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|arready~1|dataa                                                   ;
;   5.748 ;   0.164 ; FF ; CELL ; 2      ; LABCELL_X310_Y201_N15  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|arready~1|combout                                                 ;
;   5.987 ;   0.239 ; FF ; IC   ; 1      ; MLABCELL_X312_Y205_N27 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|nonposted_cmd_accepted~0|datab                               ;
;   6.137 ;   0.150 ; FF ; CELL ; 3      ; MLABCELL_X312_Y205_N27 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|nonposted_cmd_accepted~0|combout                             ;
;   6.616 ;   0.479 ; FF ; IC   ; 1      ; LABCELL_X313_Y205_N39  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|i498~0|datac                                                 ;
;   6.735 ;   0.119 ; FF ; CELL ; 3      ; LABCELL_X313_Y205_N39  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|i498~0|combout                                               ;
;   7.165 ;   0.430 ; FF ; IC   ; 1      ; FF_X313_Y205_N49       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|pending_response_count[2]~DUPLICATE|ena                      ;
;   7.165 ;   0.000 ; FF ; CELL ; 1      ; FF_X313_Y205_N49       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|pending_response_count[2]~DUPLICATE                          ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                           ;
+----------+----------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                 ;
+----------+----------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                                         ;
; 13.229   ; 3.229    ;    ;      ;        ;                      ;                  ; clock path                                                                                              ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                          ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                         ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                 ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                 ;
;   10.755 ;   0.590  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                              ;
;   12.968 ;   2.213  ; RR ; IC   ; 1      ; FF_X313_Y205_N49     ; ALM Register     ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|pending_response_count[2]~DUPLICATE|clk ;
;   12.968 ;   0.000  ; RR ; CELL ; 1      ; FF_X313_Y205_N49     ; ALM Register     ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|pending_response_count[2]~DUPLICATE     ;
;   13.236 ;   0.268  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                 ;
;   13.229 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                  ;
; 13.199   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                       ;
; 13.124   ; -0.075   ;    ; uTsu ; 1      ; FF_X313_Y205_N49     ; ALM Register     ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|pending_response_count[2]~DUPLICATE     ;
+----------+----------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is 5.959 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg ;
; To Node                         ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|pending_response_count[2]                          ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                         ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                           ;
; Data Arrival Time               ; 7.165                                                                                                              ;
; Data Required Time              ; 13.124                                                                                                             ;
; Slack                           ; 5.959                                                                                                              ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.053 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.883  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 7     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.435       ; 74         ; 0.000 ; 2.435 ;
;    Cell                ;        ; 3     ; 0.847       ; 26         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 2.657       ; 68         ; 0.060 ; 0.485 ;
;    Cell                ;        ; 8     ; 0.977       ; 25         ; 0.000 ; 0.166 ;
;    uTco                ;        ; 1     ; 0.249       ; 6          ; 0.249 ; 0.249 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.213       ; 75         ; 0.000 ; 2.213 ;
;    Cell                ;        ; 3     ; 0.755       ; 25         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                      ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                             ;
; 3.282   ; 3.282   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100[0]                                                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|i                                                                                                      ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|o                                                                                                      ;
;   0.847 ;   0.682 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                   ;
;   3.282 ;   2.435 ; RR ; IC   ; 1      ; FF_X309_Y203_N26       ; ALM Register       ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg|clk       ;
;   3.282 ;   0.000 ; RR ; CELL ; 1      ; FF_X309_Y203_N26       ; ALM Register       ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg           ;
; 7.165   ; 3.883   ;    ;      ;        ;                        ;                    ; data path                                                                                                                    ;
;   3.531 ;   0.249 ; RR ; uTco ; 7      ; FF_X309_Y203_N26       ; ALM Register       ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg|q         ;
;   4.016 ;   0.485 ; RR ; IC   ; 1      ; MLABCELL_X307_Y203_N3  ; Combinational cell ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|i2377|datad             ;
;   4.091 ;   0.075 ; RF ; CELL ; 1      ; MLABCELL_X307_Y203_N3  ; Combinational cell ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|i2377|combout           ;
;   4.151 ;   0.060 ; FF ; IC   ; 1      ; MLABCELL_X307_Y203_N15 ; Combinational cell ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byteen[0]~1|datac   ;
;   4.303 ;   0.152 ; FF ; CELL ; 6      ; MLABCELL_X307_Y203_N15 ; Combinational cell ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byteen[0]~1|combout ;
;   4.621 ;   0.318 ; FF ; IC   ; 1      ; LABCELL_X305_Y201_N51  ; Combinational cell ; soc_inst|mm_interconnect_1|msgdma_0_csr_agent|cp_ready~0xsyn|datab                                                           ;
;   4.787 ;   0.166 ; FR ; CELL ; 16     ; LABCELL_X305_Y201_N51  ; Combinational cell ; soc_inst|mm_interconnect_1|msgdma_0_csr_agent|cp_ready~0xsyn|combout                                                         ;
;   5.139 ;   0.352 ; RR ; IC   ; 1      ; MLABCELL_X307_Y202_N15 ; Combinational cell ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|sink0_ready~1|dataa     ;
;   5.290 ;   0.151 ; RF ; CELL ; 5      ; MLABCELL_X307_Y202_N15 ; Combinational cell ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|sink0_ready~1|combout   ;
;   5.584 ;   0.294 ; FF ; IC   ; 1      ; LABCELL_X310_Y201_N15  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|arready~1|dataa                                                   ;
;   5.748 ;   0.164 ; FF ; CELL ; 2      ; LABCELL_X310_Y201_N15  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|arready~1|combout                                                 ;
;   5.987 ;   0.239 ; FF ; IC   ; 1      ; MLABCELL_X312_Y205_N27 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|nonposted_cmd_accepted~0|datab                               ;
;   6.137 ;   0.150 ; FF ; CELL ; 3      ; MLABCELL_X312_Y205_N27 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|nonposted_cmd_accepted~0|combout                             ;
;   6.616 ;   0.479 ; FF ; IC   ; 1      ; LABCELL_X313_Y205_N39  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|i498~0|datac                                                 ;
;   6.735 ;   0.119 ; FF ; CELL ; 3      ; LABCELL_X313_Y205_N39  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|i498~0|combout                                               ;
;   7.165 ;   0.430 ; FF ; IC   ; 1      ; FF_X313_Y205_N50       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|pending_response_count[2]|ena                                ;
;   7.165 ;   0.000 ; FF ; CELL ; 1      ; FF_X313_Y205_N50       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|pending_response_count[2]                                    ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                 ;
+----------+----------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                       ;
+----------+----------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                               ;
; 13.229   ; 3.229    ;    ;      ;        ;                      ;                  ; clock path                                                                                    ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                               ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                       ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                       ;
;   10.755 ;   0.590  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                    ;
;   12.968 ;   2.213  ; RR ; IC   ; 1      ; FF_X313_Y205_N50     ; ALM Register     ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|pending_response_count[2]|clk ;
;   12.968 ;   0.000  ; RR ; CELL ; 1      ; FF_X313_Y205_N50     ; ALM Register     ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|pending_response_count[2]     ;
;   13.236 ;   0.268  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                       ;
;   13.229 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                        ;
; 13.199   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                             ;
; 13.124   ; -0.075   ;    ; uTsu ; 1      ; FF_X313_Y205_N50     ; ALM Register     ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|pending_response_count[2]     ;
+----------+----------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------+



Path #5: Setup slack is 5.994 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg ;
; To Node                         ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|pending_response_count[1]                          ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                         ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                           ;
; Data Arrival Time               ; 7.165                                                                                                              ;
; Data Required Time              ; 13.159                                                                                                             ;
; Slack                           ; 5.994                                                                                                              ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.053 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.883  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 7     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.435       ; 74         ; 0.000 ; 2.435 ;
;    Cell                ;        ; 3     ; 0.847       ; 26         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 2.657       ; 68         ; 0.060 ; 0.485 ;
;    Cell                ;        ; 8     ; 0.977       ; 25         ; 0.000 ; 0.166 ;
;    uTco                ;        ; 1     ; 0.249       ; 6          ; 0.249 ; 0.249 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.213       ; 75         ; 0.000 ; 2.213 ;
;    Cell                ;        ; 3     ; 0.755       ; 25         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                      ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                             ;
; 3.282   ; 3.282   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100[0]                                                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|i                                                                                                      ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|o                                                                                                      ;
;   0.847 ;   0.682 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                   ;
;   3.282 ;   2.435 ; RR ; IC   ; 1      ; FF_X309_Y203_N26       ; ALM Register       ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg|clk       ;
;   3.282 ;   0.000 ; RR ; CELL ; 1      ; FF_X309_Y203_N26       ; ALM Register       ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg           ;
; 7.165   ; 3.883   ;    ;      ;        ;                        ;                    ; data path                                                                                                                    ;
;   3.531 ;   0.249 ; RR ; uTco ; 7      ; FF_X309_Y203_N26       ; ALM Register       ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg|q         ;
;   4.016 ;   0.485 ; RR ; IC   ; 1      ; MLABCELL_X307_Y203_N3  ; Combinational cell ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|i2377|datad             ;
;   4.091 ;   0.075 ; RF ; CELL ; 1      ; MLABCELL_X307_Y203_N3  ; Combinational cell ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|i2377|combout           ;
;   4.151 ;   0.060 ; FF ; IC   ; 1      ; MLABCELL_X307_Y203_N15 ; Combinational cell ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byteen[0]~1|datac   ;
;   4.303 ;   0.152 ; FF ; CELL ; 6      ; MLABCELL_X307_Y203_N15 ; Combinational cell ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byteen[0]~1|combout ;
;   4.621 ;   0.318 ; FF ; IC   ; 1      ; LABCELL_X305_Y201_N51  ; Combinational cell ; soc_inst|mm_interconnect_1|msgdma_0_csr_agent|cp_ready~0xsyn|datab                                                           ;
;   4.787 ;   0.166 ; FR ; CELL ; 16     ; LABCELL_X305_Y201_N51  ; Combinational cell ; soc_inst|mm_interconnect_1|msgdma_0_csr_agent|cp_ready~0xsyn|combout                                                         ;
;   5.139 ;   0.352 ; RR ; IC   ; 1      ; MLABCELL_X307_Y202_N15 ; Combinational cell ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|sink0_ready~1|dataa     ;
;   5.290 ;   0.151 ; RF ; CELL ; 5      ; MLABCELL_X307_Y202_N15 ; Combinational cell ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|sink0_ready~1|combout   ;
;   5.584 ;   0.294 ; FF ; IC   ; 1      ; LABCELL_X310_Y201_N15  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|arready~1|dataa                                                   ;
;   5.748 ;   0.164 ; FF ; CELL ; 2      ; LABCELL_X310_Y201_N15  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|arready~1|combout                                                 ;
;   5.987 ;   0.239 ; FF ; IC   ; 1      ; MLABCELL_X312_Y205_N27 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|nonposted_cmd_accepted~0|datab                               ;
;   6.137 ;   0.150 ; FF ; CELL ; 3      ; MLABCELL_X312_Y205_N27 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|nonposted_cmd_accepted~0|combout                             ;
;   6.616 ;   0.479 ; FF ; IC   ; 1      ; LABCELL_X313_Y205_N39  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|i498~0|datac                                                 ;
;   6.735 ;   0.119 ; FF ; CELL ; 3      ; LABCELL_X313_Y205_N39  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|i498~0|combout                                               ;
;   7.165 ;   0.430 ; FF ; IC   ; 1      ; FF_X313_Y205_N19       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|pending_response_count[1]|ena                                ;
;   7.165 ;   0.000 ; FF ; CELL ; 1      ; FF_X313_Y205_N19       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|pending_response_count[1]                                    ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                 ;
+----------+----------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                       ;
+----------+----------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                               ;
; 13.229   ; 3.229    ;    ;      ;        ;                      ;                  ; clock path                                                                                    ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                               ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                       ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                       ;
;   10.755 ;   0.590  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                    ;
;   12.968 ;   2.213  ; RR ; IC   ; 1      ; FF_X313_Y205_N19     ; ALM Register     ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|pending_response_count[1]|clk ;
;   12.968 ;   0.000  ; RR ; CELL ; 1      ; FF_X313_Y205_N19     ; ALM Register     ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|pending_response_count[1]     ;
;   13.236 ;   0.268  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                       ;
;   13.229 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                        ;
; 13.199   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                             ;
; 13.159   ; -0.040   ;    ; uTsu ; 1      ; FF_X313_Y205_N19     ; ALM Register     ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|pending_response_count[1]     ;
+----------+----------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------+



Path #6: Setup slack is 6.028 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------+
; Property                        ; Value                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE  ;
; To Node                         ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[6]~DUPLICATE ;
; Launch Clock                    ; MAIN_CLOCK                                                                       ;
; Latch Clock                     ; MAIN_CLOCK                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                         ;
; Data Arrival Time               ; 7.084                                                                            ;
; Data Required Time              ; 13.112                                                                           ;
; Slack                           ; 6.028                                                                            ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                             ;
+---------------------------------+----------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.087 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.780  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 6     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.457       ; 74         ; 0.000 ; 2.457 ;
;    Cell                ;        ; 3     ; 0.847       ; 26         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 2.755       ; 73         ; 0.220 ; 0.624 ;
;    Cell                ;        ; 8     ; 0.801       ; 21         ; 0.000 ; 0.153 ;
;    uTco                ;        ; 1     ; 0.224       ; 6          ; 0.224 ; 0.224 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.199       ; 74         ; 0.000 ; 2.199 ;
;    Cell                ;        ; 3     ; 0.755       ; 26         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                 ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                    ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                           ;
; 3.304   ; 3.304   ;    ;      ;        ;                        ;                    ; clock path                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100[0]                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|i                                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|o                                                                    ;
;   0.847 ;   0.682 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                 ;
;   3.304 ;   2.457 ; RR ; IC   ; 1      ; FF_X314_Y206_N43       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE|clk        ;
;   3.304 ;   0.000 ; RR ; CELL ; 1      ; FF_X314_Y206_N43       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE            ;
; 7.084   ; 3.780   ;    ;      ;        ;                        ;                    ; data path                                                                                  ;
;   3.528 ;   0.224 ; FF ; uTco ; 72     ; FF_X314_Y206_N43       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE|q          ;
;   4.042 ;   0.514 ; FF ; IC   ; 1      ; MLABCELL_X317_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2~3|datac                                     ;
;   4.195 ;   0.153 ; FF ; CELL ; 3      ; MLABCELL_X317_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2~3|combout                                   ;
;   4.415 ;   0.220 ; FF ; IC   ; 1      ; LABCELL_X315_Y205_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2|datab                                       ;
;   4.567 ;   0.152 ; FF ; CELL ; 9      ; LABCELL_X315_Y205_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2|combout                                     ;
;   4.950 ;   0.383 ; FF ; IC   ; 1      ; MLABCELL_X309_Y201_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_mux_001|Select_0~0|datab                                    ;
;   5.067 ;   0.117 ; FF ; CELL ; 5      ; MLABCELL_X309_Y201_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_mux_001|Select_0~0|combout                                  ;
;   5.439 ;   0.372 ; FF ; IC   ; 1      ; MLABCELL_X304_Y202_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|i431~0|datab                                          ;
;   5.590 ;   0.151 ; FR ; CELL ; 2      ; MLABCELL_X304_Y202_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|i431~0|combout                                        ;
;   5.861 ;   0.271 ; RR ; IC   ; 1      ; LABCELL_X310_Y201_N57  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_wr_limiter|stage2_ready~0xsyn|datac   ;
;   5.942 ;   0.081 ; RR ; CELL ; 7      ; LABCELL_X310_Y201_N57  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_wr_limiter|stage2_ready~0xsyn|combout ;
;   6.313 ;   0.371 ; RR ; IC   ; 1      ; MLABCELL_X314_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wready~0|datad                  ;
;   6.389 ;   0.076 ; RR ; CELL ; 2      ; MLABCELL_X314_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wready~0|combout                ;
;   6.460 ;   0.071 ; RF ; CELL ; 24     ; MLABCELL_X314_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wready~0~cw_ml_mlab/laboutb[18] ;
;   7.084 ;   0.624 ; FF ; IC   ; 1      ; FF_X305_Y206_N55       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[6]~DUPLICATE|ena       ;
;   7.084 ;   0.000 ; FF ; CELL ; 1      ; FF_X305_Y206_N55       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[6]~DUPLICATE           ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                              ;
+----------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                      ;
; 13.217   ; 3.217    ;    ;      ;        ;                      ;                  ; clock path                                                                           ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                       ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                      ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                              ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                              ;
;   10.755 ;   0.590  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0           ;
;   12.954 ;   2.199  ; RR ; IC   ; 1      ; FF_X305_Y206_N55     ; ALM Register     ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[6]~DUPLICATE|clk ;
;   12.954 ;   0.000  ; RR ; CELL ; 1      ; FF_X305_Y206_N55     ; ALM Register     ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[6]~DUPLICATE     ;
;   13.224 ;   0.270  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                              ;
;   13.217 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                               ;
; 13.187   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                    ;
; 13.112   ; -0.075   ;    ; uTsu ; 1      ; FF_X305_Y206_N55     ; ALM Register     ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[6]~DUPLICATE     ;
+----------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------+



Path #7: Setup slack is 6.028 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------+
; Property                        ; Value                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE ;
; To Node                         ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[6]          ;
; Launch Clock                    ; MAIN_CLOCK                                                                      ;
; Latch Clock                     ; MAIN_CLOCK                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                        ;
; Data Arrival Time               ; 7.084                                                                           ;
; Data Required Time              ; 13.112                                                                          ;
; Slack                           ; 6.028                                                                           ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                            ;
+---------------------------------+---------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.087 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.780  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 6     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.457       ; 74         ; 0.000 ; 2.457 ;
;    Cell                ;        ; 3     ; 0.847       ; 26         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 2.755       ; 73         ; 0.220 ; 0.624 ;
;    Cell                ;        ; 8     ; 0.801       ; 21         ; 0.000 ; 0.153 ;
;    uTco                ;        ; 1     ; 0.224       ; 6          ; 0.224 ; 0.224 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.199       ; 74         ; 0.000 ; 2.199 ;
;    Cell                ;        ; 3     ; 0.755       ; 26         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                 ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                    ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                           ;
; 3.304   ; 3.304   ;    ;      ;        ;                        ;                    ; clock path                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100[0]                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|i                                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|o                                                                    ;
;   0.847 ;   0.682 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                 ;
;   3.304 ;   2.457 ; RR ; IC   ; 1      ; FF_X314_Y206_N43       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE|clk        ;
;   3.304 ;   0.000 ; RR ; CELL ; 1      ; FF_X314_Y206_N43       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE            ;
; 7.084   ; 3.780   ;    ;      ;        ;                        ;                    ; data path                                                                                  ;
;   3.528 ;   0.224 ; FF ; uTco ; 72     ; FF_X314_Y206_N43       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE|q          ;
;   4.042 ;   0.514 ; FF ; IC   ; 1      ; MLABCELL_X317_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2~3|datac                                     ;
;   4.195 ;   0.153 ; FF ; CELL ; 3      ; MLABCELL_X317_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2~3|combout                                   ;
;   4.415 ;   0.220 ; FF ; IC   ; 1      ; LABCELL_X315_Y205_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2|datab                                       ;
;   4.567 ;   0.152 ; FF ; CELL ; 9      ; LABCELL_X315_Y205_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2|combout                                     ;
;   4.950 ;   0.383 ; FF ; IC   ; 1      ; MLABCELL_X309_Y201_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_mux_001|Select_0~0|datab                                    ;
;   5.067 ;   0.117 ; FF ; CELL ; 5      ; MLABCELL_X309_Y201_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_mux_001|Select_0~0|combout                                  ;
;   5.439 ;   0.372 ; FF ; IC   ; 1      ; MLABCELL_X304_Y202_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|i431~0|datab                                          ;
;   5.590 ;   0.151 ; FR ; CELL ; 2      ; MLABCELL_X304_Y202_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|i431~0|combout                                        ;
;   5.861 ;   0.271 ; RR ; IC   ; 1      ; LABCELL_X310_Y201_N57  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_wr_limiter|stage2_ready~0xsyn|datac   ;
;   5.942 ;   0.081 ; RR ; CELL ; 7      ; LABCELL_X310_Y201_N57  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_wr_limiter|stage2_ready~0xsyn|combout ;
;   6.313 ;   0.371 ; RR ; IC   ; 1      ; MLABCELL_X314_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wready~0|datad                  ;
;   6.389 ;   0.076 ; RR ; CELL ; 2      ; MLABCELL_X314_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wready~0|combout                ;
;   6.460 ;   0.071 ; RF ; CELL ; 24     ; MLABCELL_X314_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wready~0~cw_ml_mlab/laboutb[18] ;
;   7.084 ;   0.624 ; FF ; IC   ; 1      ; FF_X305_Y206_N56       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[6]|ena                 ;
;   7.084 ;   0.000 ; FF ; CELL ; 1      ; FF_X305_Y206_N56       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[6]                     ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                              ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                            ;
; 13.217   ; 3.217    ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   10.755 ;   0.590  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   12.954 ;   2.199  ; RR ; IC   ; 1      ; FF_X305_Y206_N56     ; ALM Register     ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[6]|clk ;
;   12.954 ;   0.000  ; RR ; CELL ; 1      ; FF_X305_Y206_N56     ; ALM Register     ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[6]     ;
;   13.224 ;   0.270  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                    ;
;   13.217 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                     ;
; 13.187   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                          ;
; 13.112   ; -0.075   ;    ; uTsu ; 1      ; FF_X305_Y206_N56     ; ALM Register     ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[6]     ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+



Path #8: Setup slack is 6.029 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------+
; Property                        ; Value                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE ;
; To Node                         ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[5]          ;
; Launch Clock                    ; MAIN_CLOCK                                                                      ;
; Latch Clock                     ; MAIN_CLOCK                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                        ;
; Data Arrival Time               ; 7.084                                                                           ;
; Data Required Time              ; 13.113                                                                          ;
; Slack                           ; 6.029                                                                           ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                            ;
+---------------------------------+---------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.087 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.780  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 6     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.457       ; 74         ; 0.000 ; 2.457 ;
;    Cell                ;        ; 3     ; 0.847       ; 26         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 2.755       ; 73         ; 0.220 ; 0.624 ;
;    Cell                ;        ; 8     ; 0.801       ; 21         ; 0.000 ; 0.153 ;
;    uTco                ;        ; 1     ; 0.224       ; 6          ; 0.224 ; 0.224 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.199       ; 74         ; 0.000 ; 2.199 ;
;    Cell                ;        ; 3     ; 0.755       ; 26         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                 ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                    ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                           ;
; 3.304   ; 3.304   ;    ;      ;        ;                        ;                    ; clock path                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100[0]                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|i                                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|o                                                                    ;
;   0.847 ;   0.682 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                 ;
;   3.304 ;   2.457 ; RR ; IC   ; 1      ; FF_X314_Y206_N43       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE|clk        ;
;   3.304 ;   0.000 ; RR ; CELL ; 1      ; FF_X314_Y206_N43       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE            ;
; 7.084   ; 3.780   ;    ;      ;        ;                        ;                    ; data path                                                                                  ;
;   3.528 ;   0.224 ; FF ; uTco ; 72     ; FF_X314_Y206_N43       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE|q          ;
;   4.042 ;   0.514 ; FF ; IC   ; 1      ; MLABCELL_X317_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2~3|datac                                     ;
;   4.195 ;   0.153 ; FF ; CELL ; 3      ; MLABCELL_X317_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2~3|combout                                   ;
;   4.415 ;   0.220 ; FF ; IC   ; 1      ; LABCELL_X315_Y205_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2|datab                                       ;
;   4.567 ;   0.152 ; FF ; CELL ; 9      ; LABCELL_X315_Y205_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2|combout                                     ;
;   4.950 ;   0.383 ; FF ; IC   ; 1      ; MLABCELL_X309_Y201_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_mux_001|Select_0~0|datab                                    ;
;   5.067 ;   0.117 ; FF ; CELL ; 5      ; MLABCELL_X309_Y201_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_mux_001|Select_0~0|combout                                  ;
;   5.439 ;   0.372 ; FF ; IC   ; 1      ; MLABCELL_X304_Y202_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|i431~0|datab                                          ;
;   5.590 ;   0.151 ; FR ; CELL ; 2      ; MLABCELL_X304_Y202_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|i431~0|combout                                        ;
;   5.861 ;   0.271 ; RR ; IC   ; 1      ; LABCELL_X310_Y201_N57  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_wr_limiter|stage2_ready~0xsyn|datac   ;
;   5.942 ;   0.081 ; RR ; CELL ; 7      ; LABCELL_X310_Y201_N57  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_wr_limiter|stage2_ready~0xsyn|combout ;
;   6.313 ;   0.371 ; RR ; IC   ; 1      ; MLABCELL_X314_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wready~0|datad                  ;
;   6.389 ;   0.076 ; RR ; CELL ; 2      ; MLABCELL_X314_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wready~0|combout                ;
;   6.460 ;   0.071 ; RF ; CELL ; 24     ; MLABCELL_X314_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wready~0~cw_ml_mlab/laboutb[18] ;
;   7.084 ;   0.624 ; FF ; IC   ; 1      ; FF_X305_Y206_N50       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[5]|ena                 ;
;   7.084 ;   0.000 ; FF ; CELL ; 1      ; FF_X305_Y206_N50       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[5]                     ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                              ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                            ;
; 13.217   ; 3.217    ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   10.755 ;   0.590  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   12.954 ;   2.199  ; RR ; IC   ; 1      ; FF_X305_Y206_N50     ; ALM Register     ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[5]|clk ;
;   12.954 ;   0.000  ; RR ; CELL ; 1      ; FF_X305_Y206_N50     ; ALM Register     ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[5]     ;
;   13.224 ;   0.270  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                    ;
;   13.217 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                     ;
; 13.187   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                          ;
; 13.113   ; -0.074   ;    ; uTsu ; 1      ; FF_X305_Y206_N50     ; ALM Register     ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[5]     ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+



Path #9: Setup slack is 6.029 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------+
; Property                        ; Value                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE ;
; To Node                         ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[0]          ;
; Launch Clock                    ; MAIN_CLOCK                                                                      ;
; Latch Clock                     ; MAIN_CLOCK                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                        ;
; Data Arrival Time               ; 7.084                                                                           ;
; Data Required Time              ; 13.113                                                                          ;
; Slack                           ; 6.029                                                                           ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                            ;
+---------------------------------+---------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.087 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.780  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 6     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.457       ; 74         ; 0.000 ; 2.457 ;
;    Cell                ;        ; 3     ; 0.847       ; 26         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 2.755       ; 73         ; 0.220 ; 0.624 ;
;    Cell                ;        ; 8     ; 0.801       ; 21         ; 0.000 ; 0.153 ;
;    uTco                ;        ; 1     ; 0.224       ; 6          ; 0.224 ; 0.224 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.199       ; 74         ; 0.000 ; 2.199 ;
;    Cell                ;        ; 3     ; 0.755       ; 26         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                 ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                    ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                           ;
; 3.304   ; 3.304   ;    ;      ;        ;                        ;                    ; clock path                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100[0]                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|i                                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|o                                                                    ;
;   0.847 ;   0.682 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                 ;
;   3.304 ;   2.457 ; RR ; IC   ; 1      ; FF_X314_Y206_N43       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE|clk        ;
;   3.304 ;   0.000 ; RR ; CELL ; 1      ; FF_X314_Y206_N43       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE            ;
; 7.084   ; 3.780   ;    ;      ;        ;                        ;                    ; data path                                                                                  ;
;   3.528 ;   0.224 ; FF ; uTco ; 72     ; FF_X314_Y206_N43       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE|q          ;
;   4.042 ;   0.514 ; FF ; IC   ; 1      ; MLABCELL_X317_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2~3|datac                                     ;
;   4.195 ;   0.153 ; FF ; CELL ; 3      ; MLABCELL_X317_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2~3|combout                                   ;
;   4.415 ;   0.220 ; FF ; IC   ; 1      ; LABCELL_X315_Y205_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2|datab                                       ;
;   4.567 ;   0.152 ; FF ; CELL ; 9      ; LABCELL_X315_Y205_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2|combout                                     ;
;   4.950 ;   0.383 ; FF ; IC   ; 1      ; MLABCELL_X309_Y201_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_mux_001|Select_0~0|datab                                    ;
;   5.067 ;   0.117 ; FF ; CELL ; 5      ; MLABCELL_X309_Y201_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_mux_001|Select_0~0|combout                                  ;
;   5.439 ;   0.372 ; FF ; IC   ; 1      ; MLABCELL_X304_Y202_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|i431~0|datab                                          ;
;   5.590 ;   0.151 ; FR ; CELL ; 2      ; MLABCELL_X304_Y202_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|i431~0|combout                                        ;
;   5.861 ;   0.271 ; RR ; IC   ; 1      ; LABCELL_X310_Y201_N57  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_wr_limiter|stage2_ready~0xsyn|datac   ;
;   5.942 ;   0.081 ; RR ; CELL ; 7      ; LABCELL_X310_Y201_N57  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_wr_limiter|stage2_ready~0xsyn|combout ;
;   6.313 ;   0.371 ; RR ; IC   ; 1      ; MLABCELL_X314_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wready~0|datad                  ;
;   6.389 ;   0.076 ; RR ; CELL ; 2      ; MLABCELL_X314_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wready~0|combout                ;
;   6.460 ;   0.071 ; RF ; CELL ; 24     ; MLABCELL_X314_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wready~0~cw_ml_mlab/laboutb[18] ;
;   7.084 ;   0.624 ; FF ; IC   ; 1      ; FF_X305_Y206_N44       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[0]|ena                 ;
;   7.084 ;   0.000 ; FF ; CELL ; 1      ; FF_X305_Y206_N44       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[0]                     ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                              ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                            ;
; 13.217   ; 3.217    ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   10.755 ;   0.590  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   12.954 ;   2.199  ; RR ; IC   ; 1      ; FF_X305_Y206_N44     ; ALM Register     ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[0]|clk ;
;   12.954 ;   0.000  ; RR ; CELL ; 1      ; FF_X305_Y206_N44     ; ALM Register     ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[0]     ;
;   13.224 ;   0.270  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                    ;
;   13.217 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                     ;
; 13.187   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                          ;
; 13.113   ; -0.074   ;    ; uTsu ; 1      ; FF_X305_Y206_N44     ; ALM Register     ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[0]     ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+



Path #10: Setup slack is 6.030 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------+
; Property                        ; Value                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE  ;
; To Node                         ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[7]~DUPLICATE ;
; Launch Clock                    ; MAIN_CLOCK                                                                       ;
; Latch Clock                     ; MAIN_CLOCK                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                         ;
; Data Arrival Time               ; 7.084                                                                            ;
; Data Required Time              ; 13.114                                                                           ;
; Slack                           ; 6.030                                                                            ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                             ;
+---------------------------------+----------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.087 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.780  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 6     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.457       ; 74         ; 0.000 ; 2.457 ;
;    Cell                ;        ; 3     ; 0.847       ; 26         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 2.755       ; 73         ; 0.220 ; 0.624 ;
;    Cell                ;        ; 8     ; 0.801       ; 21         ; 0.000 ; 0.153 ;
;    uTco                ;        ; 1     ; 0.224       ; 6          ; 0.224 ; 0.224 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.199       ; 74         ; 0.000 ; 2.199 ;
;    Cell                ;        ; 3     ; 0.755       ; 26         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                 ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                    ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                           ;
; 3.304   ; 3.304   ;    ;      ;        ;                        ;                    ; clock path                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100[0]                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|i                                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|o                                                                    ;
;   0.847 ;   0.682 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                 ;
;   3.304 ;   2.457 ; RR ; IC   ; 1      ; FF_X314_Y206_N43       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE|clk        ;
;   3.304 ;   0.000 ; RR ; CELL ; 1      ; FF_X314_Y206_N43       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE            ;
; 7.084   ; 3.780   ;    ;      ;        ;                        ;                    ; data path                                                                                  ;
;   3.528 ;   0.224 ; FF ; uTco ; 72     ; FF_X314_Y206_N43       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE|q          ;
;   4.042 ;   0.514 ; FF ; IC   ; 1      ; MLABCELL_X317_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2~3|datac                                     ;
;   4.195 ;   0.153 ; FF ; CELL ; 3      ; MLABCELL_X317_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2~3|combout                                   ;
;   4.415 ;   0.220 ; FF ; IC   ; 1      ; LABCELL_X315_Y205_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2|datab                                       ;
;   4.567 ;   0.152 ; FF ; CELL ; 9      ; LABCELL_X315_Y205_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2|combout                                     ;
;   4.950 ;   0.383 ; FF ; IC   ; 1      ; MLABCELL_X309_Y201_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_mux_001|Select_0~0|datab                                    ;
;   5.067 ;   0.117 ; FF ; CELL ; 5      ; MLABCELL_X309_Y201_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_mux_001|Select_0~0|combout                                  ;
;   5.439 ;   0.372 ; FF ; IC   ; 1      ; MLABCELL_X304_Y202_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|i431~0|datab                                          ;
;   5.590 ;   0.151 ; FR ; CELL ; 2      ; MLABCELL_X304_Y202_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|i431~0|combout                                        ;
;   5.861 ;   0.271 ; RR ; IC   ; 1      ; LABCELL_X310_Y201_N57  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_wr_limiter|stage2_ready~0xsyn|datac   ;
;   5.942 ;   0.081 ; RR ; CELL ; 7      ; LABCELL_X310_Y201_N57  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_wr_limiter|stage2_ready~0xsyn|combout ;
;   6.313 ;   0.371 ; RR ; IC   ; 1      ; MLABCELL_X314_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wready~0|datad                  ;
;   6.389 ;   0.076 ; RR ; CELL ; 2      ; MLABCELL_X314_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wready~0|combout                ;
;   6.460 ;   0.071 ; RF ; CELL ; 24     ; MLABCELL_X314_Y206_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wready~0~cw_ml_mlab/laboutb[18] ;
;   7.084 ;   0.624 ; FF ; IC   ; 1      ; FF_X305_Y206_N11       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[7]~DUPLICATE|ena       ;
;   7.084 ;   0.000 ; FF ; CELL ; 1      ; FF_X305_Y206_N11       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[7]~DUPLICATE           ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                              ;
+----------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                      ;
; 13.217   ; 3.217    ;    ;      ;        ;                      ;                  ; clock path                                                                           ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                       ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                      ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                              ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                              ;
;   10.755 ;   0.590  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0           ;
;   12.954 ;   2.199  ; RR ; IC   ; 1      ; FF_X305_Y206_N11     ; ALM Register     ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[7]~DUPLICATE|clk ;
;   12.954 ;   0.000  ; RR ; CELL ; 1      ; FF_X305_Y206_N11     ; ALM Register     ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[7]~DUPLICATE     ;
;   13.224 ;   0.270  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                              ;
;   13.217 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                               ;
; 13.187   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                    ;
; 13.114   ; -0.073   ;    ; uTsu ; 1      ; FF_X305_Y206_N11     ; ALM Register     ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wdata_q0[7]~DUPLICATE     ;
+----------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 13.556 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow vid2 100C Model
    Slow vid2b 100C Model
    Fast vid2a 0C Model
    Fast vid2a 100C Model
    Fast vid2 100C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                                                                                                        ; To Node                                                                                    ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+---------------------------------+
; 13.556 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                                                                                                                       ; altera_reserved_tdo                                                                        ; altera_reserved_tck (INVERTED) ; altera_reserved_tck (INVERTED) ; 62.500       ; 0.000      ; 4.226      ; Slow vid2 100C Model            ;
; 20.669 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[0]                                                                ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 31.250       ; -5.304     ; 5.194      ; Slow vid2 100C Model            ;
; 20.705 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                    ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 31.250       ; -5.309     ; 5.153      ; Slow vid2 100C Model            ;
; 20.768 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 31.250       ; -5.300     ; 5.099      ; Slow vid2 100C Model            ;
; 20.803 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                    ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 31.250       ; -5.309     ; 5.055      ; Slow vid2 100C Model            ;
; 20.804 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_shift_reg                                                                        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 31.250       ; -5.306     ; 5.057      ; Slow vid2 100C Model            ;
; 20.818 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6]                                                                                                                                    ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 31.250       ; -5.307     ; 5.042      ; Slow vid2 100C Model            ;
; 20.828 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_len_reg[0]                                                                     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 31.250       ; -5.303     ; 5.036      ; Slow vid2 100C Model            ;
; 20.843 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|crc_rom_sr|WORD_SR[0]                                                                  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 31.250       ; -5.311     ; 5.013      ; Slow vid2 100C Model            ;
; 20.850 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][4]                                                                                                                                    ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 31.250       ; -5.307     ; 5.010      ; Slow vid2 100C Model            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 13.556 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; To Node                         ; altera_reserved_tdo                                                                        ;
; Launch Clock                    ; altera_reserved_tck (INVERTED)                                                             ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                   ;
; Data Arrival Time               ; 35.476                                                                                     ;
; Data Required Time              ; 49.032                                                                                     ;
; Slack                           ; 13.556                                                                                     ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+---------------------------+--------+-------+-------------+------------+-------+-------+
; Property                  ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+---------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship        ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew                ; 0.000  ;       ;             ;            ;       ;       ;
; Data Delay                ; 4.226  ;       ;             ;            ;       ;       ;
; Number of Logic Levels    ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays           ;        ;       ;             ;            ;       ;       ;
;  Arrival Path             ;        ;       ;             ;            ;       ;       ;
;   Clock                   ;        ;       ;             ;            ;       ;       ;
;    IC                     ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                   ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;   Data                    ;        ;       ;             ;            ;       ;       ;
;    IC                     ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                   ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                   ;        ; 1     ; 4.226       ; 100        ; 4.226 ; 4.226 ;
;  Required Path            ;        ;       ;             ;            ;       ;       ;
;   Clock                   ;        ;       ;             ;            ;       ;       ;
;    Clock Network (Lumped) ;        ; 1     ; 0.000       ;            ; 0.000 ; 0.000 ;
+---------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                      ;                    ; launch edge time                                                                           ;
; 31.250   ; 0.000   ;    ;      ;        ;                      ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 35.476   ; 4.226   ;    ;      ;        ;                      ;                    ; data path                                                                                  ;
;   35.476 ;   4.226 ; RR ; uTco ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdo                         ;
;   35.476 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdo|input                  ;
;   35.476 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdo                        ;
;   35.476 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X15_Y0_N71    ; I/O output buffer  ; altera_reserved_tdo~output|i                                                               ;
;   35.476 ;   0.000 ; RR ; CELL ; 1      ; IOOBUF_X15_Y0_N71    ; I/O output buffer  ; altera_reserved_tdo~output|o                                                               ;
;   35.476 ;   0.000 ; RR ; CELL ; 0      ; PIN_CR62             ; I/O pad            ; altera_reserved_tdo                                                                        ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------+
; Data Required Path                                                                      ;
+----------+---------+----+------+--------+----------+--------------+---------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location ; Element Type ; Element             ;
+----------+---------+----+------+--------+----------+--------------+---------------------+
; 93.750   ; 93.750  ;    ;      ;        ;          ;              ; latch edge time     ;
; 93.750   ; 0.000   ;    ;      ;        ;          ;              ; clock path          ;
;   93.750 ;   0.000 ; F  ;      ;        ;          ;              ; clock network delay ;
; 93.720   ; -0.030  ;    ;      ;        ;          ;              ; clock uncertainty   ;
; 49.032   ; -44.688 ; R  ; oExt ; 0      ; PIN_CR62 ; I/O pad      ; altera_reserved_tdo ;
+----------+---------+----+------+--------+----------+--------------+---------------------+



Path #2: Setup slack is 20.669 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                        ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                                                        ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                               ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                          ;
; Data Arrival Time               ; 10.498                                                                                                                                                            ;
; Data Required Time              ; 31.167                                                                                                                                                            ;
; Slack                           ; 20.669                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 31.250 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -5.304 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.194  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.141       ; 59         ; 0.000 ; 3.141 ;
;    Cell                ;        ; 4     ; 2.163       ; 41         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 4.482       ; 86         ; 0.104 ; 3.718 ;
;    Cell                ;        ; 5     ; 0.475       ; 9          ; 0.000 ; 0.166 ;
;    uTco                ;        ; 1     ; 0.237       ; 5          ; 0.237 ; 0.237 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                             ;
+----------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                               ;
+----------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                      ;
; 5.304    ; 5.304   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                            ;
;   0.000  ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                        ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CU62               ; I/O pad            ; altera_reserved_tck                                                                                                                                                   ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                           ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                           ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                             ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                   ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                    ;
;   2.163  ;   2.163 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                ;
;   5.304  ;   3.141 ; RR ; IC   ; 1      ; FF_X232_Y177_N2        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[0]|clk ;
;   5.304  ;   0.000 ; RR ; CELL ; 1      ; FF_X232_Y177_N2        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[0]     ;
; 10.498   ; 5.194   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                             ;
;   5.541  ;   0.237 ; FF ; uTco ; 1      ; FF_X232_Y177_N2        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[0]|q   ;
;   5.759  ;   0.218 ; FF ; IC   ; 1      ; MLABCELL_X228_Y177_N45 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1xsyn|datab    ;
;   5.925  ;   0.166 ; FR ; CELL ; 1      ; MLABCELL_X228_Y177_N45 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1xsyn|combout  ;
;   6.029  ;   0.104 ; RR ; IC   ; 1      ; MLABCELL_X228_Y177_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1|datac        ;
;   6.120  ;   0.091 ; RR ; CELL ; 2      ; MLABCELL_X228_Y177_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1|combout      ;
;   6.266  ;   0.146 ; RR ; IC   ; 1      ; MLABCELL_X228_Y176_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|datae                                                                   ;
;   6.345  ;   0.079 ; RF ; CELL ; 1      ; MLABCELL_X228_Y176_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|combout                                                                 ;
;   6.641  ;   0.296 ; FF ; IC   ; 1      ; MLABCELL_X222_Y175_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn|datad                                                               ;
;   6.780  ;   0.139 ; FF ; CELL ; 1      ; MLABCELL_X222_Y175_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn|combout                                                             ;
;   10.498 ;   3.718 ; FF ; IC   ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdoutap                                                                                                ;
;   10.498 ;   0.000 ; FF ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                                                            ;
+----------+---------+----+------+--------+------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                      ;                    ; latch edge time                                                                            ;
; 31.250   ; 0.000   ;    ;      ;        ;                      ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 31.220   ; -0.030  ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                          ;
; 31.167   ; -0.053  ;    ; uTsu ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+



Path #3: Setup slack is 20.705 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff    ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                      ;
; Data Arrival Time               ; 10.462                                                                                        ;
; Data Required Time              ; 31.167                                                                                        ;
; Slack                           ; 20.705                                                                                        ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 31.250 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -5.309 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.153  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.146       ; 59         ; 0.000 ; 3.146 ;
;    Cell                ;        ; 4     ; 2.163       ; 41         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 4.463       ; 87         ; 0.104 ; 3.718 ;
;    Cell                ;        ; 5     ; 0.455       ; 9          ; 0.000 ; 0.146 ;
;    uTco                ;        ; 1     ; 0.235       ; 5          ; 0.235 ; 0.235 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                            ;
+----------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                              ;
+----------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                     ;
; 5.309    ; 5.309   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                           ;
;   0.000  ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                       ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CU62               ; I/O pad            ; altera_reserved_tck                                                                                                                                                  ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                          ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                          ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                            ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                  ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                   ;
;   2.163  ;   2.163 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                               ;
;   5.309  ;   3.146 ; RR ; IC   ; 1      ; FF_X228_Y176_N16       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]|clk                                                                    ;
;   5.309  ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y176_N16       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]                                                                        ;
; 10.462   ; 5.153   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                            ;
;   5.544  ;   0.235 ; RR ; uTco ; 5      ; FF_X228_Y176_N16       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]|q                                                                      ;
;   5.743  ;   0.199 ; RR ; IC   ; 1      ; MLABCELL_X228_Y177_N45 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1xsyn|datad   ;
;   5.889  ;   0.146 ; RR ; CELL ; 1      ; MLABCELL_X228_Y177_N45 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1xsyn|combout ;
;   5.993  ;   0.104 ; RR ; IC   ; 1      ; MLABCELL_X228_Y177_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1|datac       ;
;   6.084  ;   0.091 ; RR ; CELL ; 2      ; MLABCELL_X228_Y177_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1|combout     ;
;   6.230  ;   0.146 ; RR ; IC   ; 1      ; MLABCELL_X228_Y176_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|datae                                                                  ;
;   6.309  ;   0.079 ; RF ; CELL ; 1      ; MLABCELL_X228_Y176_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|combout                                                                ;
;   6.605  ;   0.296 ; FF ; IC   ; 1      ; MLABCELL_X222_Y175_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn|datad                                                              ;
;   6.744  ;   0.139 ; FF ; CELL ; 1      ; MLABCELL_X222_Y175_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn|combout                                                            ;
;   10.462 ;   3.718 ; FF ; IC   ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdoutap                                                                                               ;
;   10.462 ;   0.000 ; FF ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                                                           ;
+----------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                      ;                    ; latch edge time                                                                            ;
; 31.250   ; 0.000   ;    ;      ;        ;                      ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 31.220   ; -0.030  ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                          ;
; 31.167   ; -0.053  ;    ; uTsu ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+



Path #4: Setup slack is 20.768 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                                                                                                                       ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                              ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                         ;
; Data Arrival Time               ; 10.399                                                                                                                                                                                                                           ;
; Data Required Time              ; 31.167                                                                                                                                                                                                                           ;
; Slack                           ; 20.768                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                             ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 31.250 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -5.300 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.099  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.137       ; 59         ; 0.000 ; 3.137 ;
;    Cell                ;        ; 4     ; 2.163       ; 41         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 4.457       ; 87         ; 0.173 ; 3.718 ;
;    Cell                ;        ; 4     ; 0.400       ; 8          ; 0.000 ; 0.147 ;
;    uTco                ;        ; 1     ; 0.242       ; 5          ; 0.242 ; 0.242 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                            ;
+----------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                              ;
+----------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                     ;
; 5.300    ; 5.300   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                           ;
;   0.000  ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                       ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CU62               ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                  ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                          ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                          ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                            ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                  ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                   ;
;   2.163  ;   2.163 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                               ;
;   5.300  ;   3.137 ; RR ; IC   ; 1      ; FF_X231_Y178_N14       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]|clk ;
;   5.300  ;   0.000 ; RR ; CELL ; 1      ; FF_X231_Y178_N14       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]     ;
; 10.399   ; 5.099   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                            ;
;   5.542  ;   0.242 ; FF ; uTco ; 1      ; FF_X231_Y178_N14       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]|q   ;
;   5.812  ;   0.270 ; FF ; IC   ; 1      ; MLABCELL_X228_Y177_N3  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i194~1|datac                                                                               ;
;   5.959  ;   0.147 ; FR ; CELL ; 2      ; MLABCELL_X228_Y177_N3  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i194~1|combout                                                                             ;
;   6.132  ;   0.173 ; RR ; IC   ; 1      ; MLABCELL_X228_Y176_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|datac                                                                                                                                  ;
;   6.246  ;   0.114 ; RF ; CELL ; 1      ; MLABCELL_X228_Y176_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|combout                                                                                                                                ;
;   6.542  ;   0.296 ; FF ; IC   ; 1      ; MLABCELL_X222_Y175_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn|datad                                                                                                                              ;
;   6.681  ;   0.139 ; FF ; CELL ; 1      ; MLABCELL_X222_Y175_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn|combout                                                                                                                            ;
;   10.399 ;   3.718 ; FF ; IC   ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdoutap                                                                                                                                                               ;
;   10.399 ;   0.000 ; FF ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                                                                                                                           ;
+----------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                      ;                    ; latch edge time                                                                            ;
; 31.250   ; 0.000   ;    ;      ;        ;                      ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 31.220   ; -0.030  ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                          ;
; 31.167   ; -0.053  ;    ; uTsu ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+



Path #5: Setup slack is 20.803 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff    ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                      ;
; Data Arrival Time               ; 10.364                                                                                        ;
; Data Required Time              ; 31.167                                                                                        ;
; Slack                           ; 20.803                                                                                        ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 31.250 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -5.309 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.055  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.146       ; 59         ; 0.000 ; 3.146 ;
;    Cell                ;        ; 4     ; 2.163       ; 41         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 4.431       ; 88         ; 0.104 ; 3.718 ;
;    Cell                ;        ; 5     ; 0.389       ; 8          ; 0.000 ; 0.139 ;
;    uTco                ;        ; 1     ; 0.235       ; 5          ; 0.235 ; 0.235 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                            ;
+----------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                              ;
+----------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                     ;
; 5.309    ; 5.309   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                           ;
;   0.000  ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                       ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CU62               ; I/O pad            ; altera_reserved_tck                                                                                                                                                  ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                          ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                          ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                            ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                  ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                   ;
;   2.163  ;   2.163 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                               ;
;   5.309  ;   3.146 ; RR ; IC   ; 1      ; FF_X228_Y176_N43       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1]|clk                                                                    ;
;   5.309  ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y176_N43       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1]                                                                        ;
; 10.364   ; 5.055   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                            ;
;   5.544  ;   0.235 ; RR ; uTco ; 9      ; FF_X228_Y176_N43       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1]|q                                                                      ;
;   5.711  ;   0.167 ; RR ; IC   ; 1      ; MLABCELL_X228_Y177_N45 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1xsyn|dataf   ;
;   5.791  ;   0.080 ; RR ; CELL ; 1      ; MLABCELL_X228_Y177_N45 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1xsyn|combout ;
;   5.895  ;   0.104 ; RR ; IC   ; 1      ; MLABCELL_X228_Y177_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1|datac       ;
;   5.986  ;   0.091 ; RR ; CELL ; 2      ; MLABCELL_X228_Y177_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1|combout     ;
;   6.132  ;   0.146 ; RR ; IC   ; 1      ; MLABCELL_X228_Y176_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|datae                                                                  ;
;   6.211  ;   0.079 ; RF ; CELL ; 1      ; MLABCELL_X228_Y176_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|combout                                                                ;
;   6.507  ;   0.296 ; FF ; IC   ; 1      ; MLABCELL_X222_Y175_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn|datad                                                              ;
;   6.646  ;   0.139 ; FF ; CELL ; 1      ; MLABCELL_X222_Y175_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn|combout                                                            ;
;   10.364 ;   3.718 ; FF ; IC   ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdoutap                                                                                               ;
;   10.364 ;   0.000 ; FF ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                                                           ;
+----------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                      ;                    ; latch edge time                                                                            ;
; 31.250   ; 0.000   ;    ;      ;        ;                      ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 31.220   ; -0.030  ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                          ;
; 31.167   ; -0.053  ;    ; uTsu ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+



Path #6: Setup slack is 20.804 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_shift_reg ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                                                ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                       ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                  ;
; Data Arrival Time               ; 10.363                                                                                                                                                    ;
; Data Required Time              ; 31.167                                                                                                                                                    ;
; Slack                           ; 20.804                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 31.250 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -5.306 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.057  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.143       ; 59         ; 0.000 ; 3.143 ;
;    Cell                ;        ; 4     ; 2.163       ; 41         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 4.344       ; 86         ; 0.080 ; 3.718 ;
;    Cell                ;        ; 5     ; 0.490       ; 10         ; 0.000 ; 0.181 ;
;    uTco                ;        ; 1     ; 0.223       ; 4          ; 0.223 ; 0.223 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                            ;
+----------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                              ;
+----------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                     ;
; 5.306    ; 5.306   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                           ;
;   0.000  ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                       ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CU62               ; I/O pad            ; altera_reserved_tck                                                                                                                                                  ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                          ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                          ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                            ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                  ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                   ;
;   2.163  ;   2.163 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                               ;
;   5.306  ;   3.143 ; RR ; IC   ; 1      ; FF_X228_Y177_N7        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_shift_reg|clk        ;
;   5.306  ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y177_N7        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_shift_reg            ;
; 10.363   ; 5.057   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                            ;
;   5.529  ;   0.223 ; FF ; uTco ; 1      ; FF_X228_Y177_N7        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_shift_reg|q          ;
;   5.609  ;   0.080 ; FF ; IC   ; 1      ; MLABCELL_X228_Y177_N45 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1xsyn|dataa   ;
;   5.790  ;   0.181 ; FR ; CELL ; 1      ; MLABCELL_X228_Y177_N45 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1xsyn|combout ;
;   5.894  ;   0.104 ; RR ; IC   ; 1      ; MLABCELL_X228_Y177_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1|datac       ;
;   5.985  ;   0.091 ; RR ; CELL ; 2      ; MLABCELL_X228_Y177_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1|combout     ;
;   6.131  ;   0.146 ; RR ; IC   ; 1      ; MLABCELL_X228_Y176_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|datae                                                                  ;
;   6.210  ;   0.079 ; RF ; CELL ; 1      ; MLABCELL_X228_Y176_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|combout                                                                ;
;   6.506  ;   0.296 ; FF ; IC   ; 1      ; MLABCELL_X222_Y175_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn|datad                                                              ;
;   6.645  ;   0.139 ; FF ; CELL ; 1      ; MLABCELL_X222_Y175_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn|combout                                                            ;
;   10.363 ;   3.718 ; FF ; IC   ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdoutap                                                                                               ;
;   10.363 ;   0.000 ; FF ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                                                           ;
+----------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                      ;                    ; latch edge time                                                                            ;
; 31.250   ; 0.000   ;    ;      ;        ;                      ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 31.220   ; -0.030  ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                          ;
; 31.167   ; -0.053  ;    ; uTsu ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+



Path #7: Setup slack is 20.818 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff    ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                      ;
; Data Arrival Time               ; 10.349                                                                                        ;
; Data Required Time              ; 31.167                                                                                        ;
; Slack                           ; 20.818                                                                                        ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 31.250 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -5.307 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.042  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.144       ; 59         ; 0.000 ; 3.144 ;
;    Cell                ;        ; 4     ; 2.163       ; 41         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 4.372       ; 87         ; 0.104 ; 3.718 ;
;    Cell                ;        ; 5     ; 0.448       ; 9          ; 0.000 ; 0.139 ;
;    uTco                ;        ; 1     ; 0.222       ; 4          ; 0.222 ; 0.222 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                            ;
+----------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                              ;
+----------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                     ;
; 5.307    ; 5.307   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                           ;
;   0.000  ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                       ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CU62               ; I/O pad            ; altera_reserved_tck                                                                                                                                                  ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                          ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                          ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                            ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                  ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                   ;
;   2.163  ;   2.163 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                               ;
;   5.307  ;   3.144 ; RR ; IC   ; 1      ; FF_X229_Y177_N31       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6]|clk                                                                    ;
;   5.307  ;   0.000 ; RR ; CELL ; 1      ; FF_X229_Y177_N31       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6]                                                                        ;
; 10.349   ; 5.042   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                            ;
;   5.529  ;   0.222 ; FF ; uTco ; 5      ; FF_X229_Y177_N31       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6]|q                                                                      ;
;   5.637  ;   0.108 ; FF ; IC   ; 1      ; MLABCELL_X228_Y177_N45 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1xsyn|datac   ;
;   5.776  ;   0.139 ; FR ; CELL ; 1      ; MLABCELL_X228_Y177_N45 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1xsyn|combout ;
;   5.880  ;   0.104 ; RR ; IC   ; 1      ; MLABCELL_X228_Y177_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1|datac       ;
;   5.971  ;   0.091 ; RR ; CELL ; 2      ; MLABCELL_X228_Y177_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1|combout     ;
;   6.117  ;   0.146 ; RR ; IC   ; 1      ; MLABCELL_X228_Y176_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|datae                                                                  ;
;   6.196  ;   0.079 ; RF ; CELL ; 1      ; MLABCELL_X228_Y176_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|combout                                                                ;
;   6.492  ;   0.296 ; FF ; IC   ; 1      ; MLABCELL_X222_Y175_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn|datad                                                              ;
;   6.631  ;   0.139 ; FF ; CELL ; 1      ; MLABCELL_X222_Y175_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn|combout                                                            ;
;   10.349 ;   3.718 ; FF ; IC   ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdoutap                                                                                               ;
;   10.349 ;   0.000 ; FF ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                                                           ;
+----------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                      ;                    ; latch edge time                                                                            ;
; 31.250   ; 0.000   ;    ;      ;        ;                      ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 31.220   ; -0.030  ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                          ;
; 31.167   ; -0.053  ;    ; uTsu ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+



Path #8: Setup slack is 20.828 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_len_reg[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                                                   ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                          ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                     ;
; Data Arrival Time               ; 10.339                                                                                                                                                       ;
; Data Required Time              ; 31.167                                                                                                                                                       ;
; Slack                           ; 20.828                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 31.250 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -5.303 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.036  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.140       ; 59         ; 0.000 ; 3.140 ;
;    Cell                ;        ; 4     ; 2.163       ; 41         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 4.381       ; 87         ; 0.173 ; 3.718 ;
;    Cell                ;        ; 4     ; 0.418       ; 8          ; 0.000 ; 0.165 ;
;    uTco                ;        ; 1     ; 0.237       ; 5          ; 0.237 ; 0.237 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                        ;
+----------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                          ;
+----------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                 ;
; 5.303    ; 5.303   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                       ;
;   0.000  ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                   ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CU62               ; I/O pad            ; altera_reserved_tck                                                                                                                                              ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                      ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                      ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                        ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                              ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                               ;
;   2.163  ;   2.163 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                           ;
;   5.303  ;   3.140 ; RR ; IC   ; 1      ; FF_X227_Y178_N2        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_len_reg[0]|clk ;
;   5.303  ;   0.000 ; RR ; CELL ; 1      ; FF_X227_Y178_N2        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_len_reg[0]     ;
; 10.339   ; 5.036   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                        ;
;   5.540  ;   0.237 ; FF ; uTco ; 2      ; FF_X227_Y178_N2        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_len_reg[0]|q   ;
;   5.734  ;   0.194 ; FF ; IC   ; 1      ; MLABCELL_X228_Y177_N3  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i194~1|datab           ;
;   5.899  ;   0.165 ; FR ; CELL ; 2      ; MLABCELL_X228_Y177_N3  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i194~1|combout         ;
;   6.072  ;   0.173 ; RR ; IC   ; 1      ; MLABCELL_X228_Y176_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|datac                                                              ;
;   6.186  ;   0.114 ; RF ; CELL ; 1      ; MLABCELL_X228_Y176_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|combout                                                            ;
;   6.482  ;   0.296 ; FF ; IC   ; 1      ; MLABCELL_X222_Y175_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn|datad                                                          ;
;   6.621  ;   0.139 ; FF ; CELL ; 1      ; MLABCELL_X222_Y175_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn|combout                                                        ;
;   10.339 ;   3.718 ; FF ; IC   ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdoutap                                                                                           ;
;   10.339 ;   0.000 ; FF ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                                                       ;
+----------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                      ;                    ; latch edge time                                                                            ;
; 31.250   ; 0.000   ;    ;      ;        ;                      ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 31.220   ; -0.030  ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                          ;
; 31.167   ; -0.053  ;    ; uTsu ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+



Path #9: Setup slack is 20.843 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|crc_rom_sr|WORD_SR[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                                                      ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                             ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                        ;
; Data Arrival Time               ; 10.324                                                                                                                                                          ;
; Data Required Time              ; 31.167                                                                                                                                                          ;
; Slack                           ; 20.843                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 31.250 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -5.311 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.013  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.148       ; 59         ; 0.000 ; 3.148 ;
;    Cell                ;        ; 4     ; 2.163       ; 41         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 4.448       ; 89         ; 0.146 ; 3.718 ;
;    Cell                ;        ; 4     ; 0.342       ; 7          ; 0.000 ; 0.139 ;
;    uTco                ;        ; 1     ; 0.223       ; 4          ; 0.223 ; 0.223 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                           ;
+----------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                             ;
+----------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                    ;
; 5.311    ; 5.311   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                          ;
;   0.000  ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                      ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CU62               ; I/O pad            ; altera_reserved_tck                                                                                                                                                 ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                         ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                         ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                           ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                 ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                  ;
;   2.163  ;   2.163 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                              ;
;   5.311  ;   3.148 ; RR ; IC   ; 1      ; FF_X222_Y178_N1        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|crc_rom_sr|WORD_SR[0]|clk ;
;   5.311  ;   0.000 ; RR ; CELL ; 1      ; FF_X222_Y178_N1        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|crc_rom_sr|WORD_SR[0]     ;
; 10.324   ; 5.013   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                           ;
;   5.534  ;   0.223 ; FF ; uTco ; 1      ; FF_X222_Y178_N1        ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|crc_rom_sr|WORD_SR[0]|q   ;
;   5.822  ;   0.288 ; FF ; IC   ; 1      ; MLABCELL_X228_Y177_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1|datab      ;
;   5.946  ;   0.124 ; FR ; CELL ; 2      ; MLABCELL_X228_Y177_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~1|combout    ;
;   6.092  ;   0.146 ; RR ; IC   ; 1      ; MLABCELL_X228_Y176_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|datae                                                                 ;
;   6.171  ;   0.079 ; RF ; CELL ; 1      ; MLABCELL_X228_Y176_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|combout                                                               ;
;   6.467  ;   0.296 ; FF ; IC   ; 1      ; MLABCELL_X222_Y175_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn|datad                                                             ;
;   6.606  ;   0.139 ; FF ; CELL ; 1      ; MLABCELL_X222_Y175_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn|combout                                                           ;
;   10.324 ;   3.718 ; FF ; IC   ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdoutap                                                                                              ;
;   10.324 ;   0.000 ; FF ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                                                          ;
+----------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                      ;                    ; latch edge time                                                                            ;
; 31.250   ; 0.000   ;    ;      ;        ;                      ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 31.220   ; -0.030  ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                          ;
; 31.167   ; -0.053  ;    ; uTsu ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+



Path #10: Setup slack is 20.850 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][4] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff    ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                      ;
; Data Arrival Time               ; 10.317                                                                                        ;
; Data Required Time              ; 31.167                                                                                        ;
; Slack                           ; 20.850                                                                                        ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 31.250 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -5.307 ;       ;             ;            ;       ;       ;
; Data Delay             ; 5.010  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.144       ; 59         ; 0.000 ; 3.144 ;
;    Cell                ;        ; 4     ; 2.163       ; 41         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 4.355       ; 87         ; 0.168 ; 3.718 ;
;    Cell                ;        ; 4     ; 0.433       ; 9          ; 0.000 ; 0.180 ;
;    uTco                ;        ; 1     ; 0.222       ; 4          ; 0.222 ; 0.222 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 0.000       ;            ; 0.000 ; 0.000 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                ;
+----------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                  ;
+----------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                         ;
; 5.307    ; 5.307   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                               ;
;   0.000  ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                           ;
;   0.000  ;   0.000 ;    ;      ; 1      ; PIN_CU62               ; I/O pad            ; altera_reserved_tck                                                                                                                                      ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                              ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                              ;
;   0.000  ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                ;
;   0.000  ;   0.000 ; RR ; CELL ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                      ;
;   0.000  ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                       ;
;   2.163  ;   2.163 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                   ;
;   5.307  ;   3.144 ; RR ; IC   ; 1      ; FF_X229_Y177_N13       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][4]|clk                                                        ;
;   5.307  ;   0.000 ; RR ; CELL ; 1      ; FF_X229_Y177_N13       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][4]                                                            ;
; 10.317   ; 5.010   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                ;
;   5.529  ;   0.222 ; FF ; uTco ; 6      ; FF_X229_Y177_N13       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][4]|q                                                          ;
;   5.697  ;   0.168 ; FF ; IC   ; 1      ; MLABCELL_X228_Y177_N3  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i194~1|dataa   ;
;   5.877  ;   0.180 ; FR ; CELL ; 2      ; MLABCELL_X228_Y177_N3  ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i194~1|combout ;
;   6.050  ;   0.173 ; RR ; IC   ; 1      ; MLABCELL_X228_Y176_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|datac                                                      ;
;   6.164  ;   0.114 ; RF ; CELL ; 1      ; MLABCELL_X228_Y176_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3|combout                                                    ;
;   6.460  ;   0.296 ; FF ; IC   ; 1      ; MLABCELL_X222_Y175_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn|datad                                                  ;
;   6.599  ;   0.139 ; FF ; CELL ; 1      ; MLABCELL_X222_Y175_N15 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo_mux_out~3xsyn|combout                                                ;
;   10.317 ;   3.718 ; FF ; IC   ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdoutap                                                                                   ;
;   10.317 ;   0.000 ; FF ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff                                                               ;
+----------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                    ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+
; 31.250   ; 31.250  ;    ;      ;        ;                      ;                    ; latch edge time                                                                            ;
; 31.250   ; 0.000   ;    ;      ;        ;                      ;                    ; clock path                                                                                 ;
;   31.250 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                             ;
;   31.250 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                ;
;   31.250 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                  ;
;   31.250 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                        ;
;   31.250 ;   0.000 ; FF ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                         ;
;   31.250 ;   0.000 ; FR ; CELL ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; 31.220   ; -0.030  ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                          ;
; 31.167   ; -0.053  ;    ; uTsu ; 1      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
+----------+---------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.002 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||MAIN_CLOCK} -to_clock [get_clocks {MAIN_CLOCK}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {MAIN_CLOCK}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {MAIN_CLOCK} 

Snapshot:
    final

Delay Models:
    Slow vid2 100C Model
    Slow vid2b 100C Model
    Fast vid2a 0C Model
    Fast vid2a 100C Model
    Fast vid2 100C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                               ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.002 ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|araddr_q0[12] ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.114      ; 0.418      ; Fast vid2 100C Model            ;
; 0.002 ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[18] ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.114      ; 0.411      ; Fast vid2 100C Model            ;
; 0.002 ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|araddr_q0[6]  ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.114      ; 0.407      ; Fast vid2 100C Model            ;
; 0.003 ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|arcache_q0[0] ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.114      ; 0.419      ; Fast vid2 100C Model            ;
; 0.003 ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[19] ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.114      ; 0.411      ; Fast vid2 100C Model            ;
; 0.003 ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[12] ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.114      ; 0.410      ; Fast vid2 100C Model            ;
; 0.003 ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[28] ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.114      ; 0.410      ; Fast vid2 100C Model            ;
; 0.004 ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[29] ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.114      ; 0.410      ; Fast vid2 100C Model            ;
; 0.005 ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[27] ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.114      ; 0.405      ; Fast vid2 100C Model            ;
; 0.006 ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|araddr_q0[24] ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.114      ; 0.407      ; Fast vid2 100C Model            ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.002 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|araddr_q0[12]                                                        ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                       ;
; Data Arrival Time               ; 2.756                                                                                                                                          ;
; Data Required Time              ; 2.754                                                                                                                                          ;
; Slack                           ; 0.002                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.114 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.418 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.770       ; 76         ; 0.000 ; 1.770 ;
;    Cell                ;       ; 3     ; 0.568       ; 24         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.273       ; 65         ; 0.273 ; 0.273 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.145       ; 35         ; 0.145 ; 0.145 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.028       ; 77         ; 0.000 ; 2.028 ;
;    Cell                ;       ; 3     ; 0.622       ; 23         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                               ;
; 2.338   ; 2.338   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.568 ;   0.403 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.338 ;   1.770 ; RR ; IC   ; 1      ; FF_X242_Y206_N2      ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|araddr_q0[12]|clk                                                    ;
;   2.338 ;   0.000 ; RR ; CELL ; 1      ; FF_X242_Y206_N2      ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|araddr_q0[12]                                                        ;
; 2.756   ; 0.418   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                      ;
;   2.483 ;   0.145 ; RR ; uTco ; 1      ; FF_X242_Y206_N2      ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|araddr_q0[12]|q                                                      ;
;   2.756 ;   0.273 ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_araddr[12]                                                ;
;   2.756 ;   0.000 ; RR ; CELL ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                ;
; 2.452   ; 2.452    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.622 ;   0.457  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.650 ;   2.028  ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_clk                                                       ;
;   2.650 ;   0.000  ; RR ; CELL ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
;   2.460 ;   -0.190 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                        ;
;   2.452 ;   -0.008 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                         ;
; 2.452   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                              ;
; 2.754   ; 0.302    ;    ; uTh  ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.002 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[18]                                                        ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                       ;
; Data Arrival Time               ; 2.749                                                                                                                                          ;
; Data Required Time              ; 2.747                                                                                                                                          ;
; Slack                           ; 0.002                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.114 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.411 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.770       ; 76         ; 0.000 ; 1.770 ;
;    Cell                ;       ; 3     ; 0.568       ; 24         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.267       ; 65         ; 0.267 ; 0.267 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.144       ; 35         ; 0.144 ; 0.144 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.028       ; 77         ; 0.000 ; 2.028 ;
;    Cell                ;       ; 3     ; 0.622       ; 23         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                               ;
; 2.338   ; 2.338   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.568 ;   0.403 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.338 ;   1.770 ; RR ; IC   ; 1      ; FF_X242_Y206_N41     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[18]|clk                                                    ;
;   2.338 ;   0.000 ; RR ; CELL ; 1      ; FF_X242_Y206_N41     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[18]                                                        ;
; 2.749   ; 0.411   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                      ;
;   2.482 ;   0.144 ; RR ; uTco ; 1      ; FF_X242_Y206_N41     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[18]|q                                                      ;
;   2.749 ;   0.267 ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_awaddr[18]                                                ;
;   2.749 ;   0.000 ; RR ; CELL ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                ;
; 2.452   ; 2.452    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.622 ;   0.457  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.650 ;   2.028  ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_clk                                                       ;
;   2.650 ;   0.000  ; RR ; CELL ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
;   2.460 ;   -0.190 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                        ;
;   2.452 ;   -0.008 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                         ;
; 2.452   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                              ;
; 2.747   ; 0.295    ;    ; uTh  ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.002 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|araddr_q0[6]                                                         ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                       ;
; Data Arrival Time               ; 2.745                                                                                                                                          ;
; Data Required Time              ; 2.743                                                                                                                                          ;
; Slack                           ; 0.002                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.114 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.407 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.770       ; 76         ; 0.000 ; 1.770 ;
;    Cell                ;       ; 3     ; 0.568       ; 24         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.265       ; 65         ; 0.265 ; 0.265 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.142       ; 35         ; 0.142 ; 0.142 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.028       ; 77         ; 0.000 ; 2.028 ;
;    Cell                ;       ; 3     ; 0.622       ; 23         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                               ;
; 2.338   ; 2.338   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.568 ;   0.403 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.338 ;   1.770 ; RR ; IC   ; 1      ; FF_X243_Y206_N8      ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|araddr_q0[6]|clk                                                     ;
;   2.338 ;   0.000 ; RR ; CELL ; 1      ; FF_X243_Y206_N8      ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|araddr_q0[6]                                                         ;
; 2.745   ; 0.407   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                      ;
;   2.480 ;   0.142 ; RR ; uTco ; 1      ; FF_X243_Y206_N8      ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|araddr_q0[6]|q                                                       ;
;   2.745 ;   0.265 ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_araddr[6]                                                 ;
;   2.745 ;   0.000 ; RR ; CELL ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                ;
; 2.452   ; 2.452    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.622 ;   0.457  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.650 ;   2.028  ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_clk                                                       ;
;   2.650 ;   0.000  ; RR ; CELL ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
;   2.460 ;   -0.190 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                        ;
;   2.452 ;   -0.008 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                         ;
; 2.452   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                              ;
; 2.743   ; 0.291    ;    ; uTh  ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.003 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|arcache_q0[0]                                                        ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                       ;
; Data Arrival Time               ; 2.757                                                                                                                                          ;
; Data Required Time              ; 2.754                                                                                                                                          ;
; Slack                           ; 0.003                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.114 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.419 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.770       ; 76         ; 0.000 ; 1.770 ;
;    Cell                ;       ; 3     ; 0.568       ; 24         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.281       ; 67         ; 0.281 ; 0.281 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.138       ; 33         ; 0.138 ; 0.138 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.028       ; 77         ; 0.000 ; 2.028 ;
;    Cell                ;       ; 3     ; 0.622       ; 23         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                               ;
; 2.338   ; 2.338   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.568 ;   0.403 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.338 ;   1.770 ; RR ; IC   ; 1      ; FF_X242_Y206_N10     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|arcache_q0[0]|clk                                                    ;
;   2.338 ;   0.000 ; RR ; CELL ; 1      ; FF_X242_Y206_N10     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|arcache_q0[0]                                                        ;
; 2.757   ; 0.419   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                      ;
;   2.476 ;   0.138 ; RR ; uTco ; 4      ; FF_X242_Y206_N10     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|arcache_q0[0]|q                                                      ;
;   2.757 ;   0.281 ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_arprot[0]                                                 ;
;   2.757 ;   0.000 ; RR ; CELL ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                ;
; 2.452   ; 2.452    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.622 ;   0.457  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.650 ;   2.028  ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_clk                                                       ;
;   2.650 ;   0.000  ; RR ; CELL ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
;   2.460 ;   -0.190 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                        ;
;   2.452 ;   -0.008 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                         ;
; 2.452   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                              ;
; 2.754   ; 0.302    ;    ; uTh  ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.003 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[19]                                                        ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                       ;
; Data Arrival Time               ; 2.749                                                                                                                                          ;
; Data Required Time              ; 2.746                                                                                                                                          ;
; Slack                           ; 0.003                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.114 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.411 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.770       ; 76         ; 0.000 ; 1.770 ;
;    Cell                ;       ; 3     ; 0.568       ; 24         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.268       ; 65         ; 0.268 ; 0.268 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.143       ; 35         ; 0.143 ; 0.143 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.028       ; 77         ; 0.000 ; 2.028 ;
;    Cell                ;       ; 3     ; 0.622       ; 23         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                               ;
; 2.338   ; 2.338   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.568 ;   0.403 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.338 ;   1.770 ; RR ; IC   ; 1      ; FF_X242_Y206_N44     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[19]|clk                                                    ;
;   2.338 ;   0.000 ; RR ; CELL ; 1      ; FF_X242_Y206_N44     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[19]                                                        ;
; 2.749   ; 0.411   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                      ;
;   2.481 ;   0.143 ; RR ; uTco ; 1      ; FF_X242_Y206_N44     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[19]|q                                                      ;
;   2.749 ;   0.268 ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_awaddr[19]                                                ;
;   2.749 ;   0.000 ; RR ; CELL ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                ;
; 2.452   ; 2.452    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.622 ;   0.457  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.650 ;   2.028  ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_clk                                                       ;
;   2.650 ;   0.000  ; RR ; CELL ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
;   2.460 ;   -0.190 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                        ;
;   2.452 ;   -0.008 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                         ;
; 2.452   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                              ;
; 2.746   ; 0.294    ;    ; uTh  ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.003 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[12]                                                        ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                       ;
; Data Arrival Time               ; 2.748                                                                                                                                          ;
; Data Required Time              ; 2.745                                                                                                                                          ;
; Slack                           ; 0.003                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.114 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.410 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.770       ; 76         ; 0.000 ; 1.770 ;
;    Cell                ;       ; 3     ; 0.568       ; 24         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.274       ; 67         ; 0.274 ; 0.274 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.136       ; 33         ; 0.136 ; 0.136 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.028       ; 77         ; 0.000 ; 2.028 ;
;    Cell                ;       ; 3     ; 0.622       ; 23         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                               ;
; 2.338   ; 2.338   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.568 ;   0.403 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.338 ;   1.770 ; RR ; IC   ; 1      ; FF_X242_Y206_N58     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[12]|clk                                                    ;
;   2.338 ;   0.000 ; RR ; CELL ; 1      ; FF_X242_Y206_N58     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[12]                                                        ;
; 2.748   ; 0.410   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                      ;
;   2.474 ;   0.136 ; RR ; uTco ; 1      ; FF_X242_Y206_N58     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[12]|q                                                      ;
;   2.748 ;   0.274 ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_awaddr[12]                                                ;
;   2.748 ;   0.000 ; RR ; CELL ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                ;
; 2.452   ; 2.452    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.622 ;   0.457  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.650 ;   2.028  ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_clk                                                       ;
;   2.650 ;   0.000  ; RR ; CELL ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
;   2.460 ;   -0.190 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                        ;
;   2.452 ;   -0.008 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                         ;
; 2.452   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                              ;
; 2.745   ; 0.293    ;    ; uTh  ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.003 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[28]                                                        ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                       ;
; Data Arrival Time               ; 2.748                                                                                                                                          ;
; Data Required Time              ; 2.745                                                                                                                                          ;
; Slack                           ; 0.003                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.114 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.410 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.770       ; 76         ; 0.000 ; 1.770 ;
;    Cell                ;       ; 3     ; 0.568       ; 24         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.275       ; 67         ; 0.275 ; 0.275 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.135       ; 33         ; 0.135 ; 0.135 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.028       ; 77         ; 0.000 ; 2.028 ;
;    Cell                ;       ; 3     ; 0.622       ; 23         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                               ;
; 2.338   ; 2.338   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.568 ;   0.403 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.338 ;   1.770 ; RR ; IC   ; 1      ; FF_X243_Y206_N37     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[28]|clk                                                    ;
;   2.338 ;   0.000 ; RR ; CELL ; 1      ; FF_X243_Y206_N37     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[28]                                                        ;
; 2.748   ; 0.410   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                      ;
;   2.473 ;   0.135 ; RR ; uTco ; 1      ; FF_X243_Y206_N37     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[28]|q                                                      ;
;   2.748 ;   0.275 ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_awaddr[28]                                                ;
;   2.748 ;   0.000 ; RR ; CELL ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                ;
; 2.452   ; 2.452    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.622 ;   0.457  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.650 ;   2.028  ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_clk                                                       ;
;   2.650 ;   0.000  ; RR ; CELL ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
;   2.460 ;   -0.190 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                        ;
;   2.452 ;   -0.008 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                         ;
; 2.452   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                              ;
; 2.745   ; 0.293    ;    ; uTh  ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.004 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[29]                                                        ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                       ;
; Data Arrival Time               ; 2.748                                                                                                                                          ;
; Data Required Time              ; 2.744                                                                                                                                          ;
; Slack                           ; 0.004                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.114 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.410 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.770       ; 76         ; 0.000 ; 1.770 ;
;    Cell                ;       ; 3     ; 0.568       ; 24         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.276       ; 67         ; 0.276 ; 0.276 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.134       ; 33         ; 0.134 ; 0.134 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.028       ; 77         ; 0.000 ; 2.028 ;
;    Cell                ;       ; 3     ; 0.622       ; 23         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                               ;
; 2.338   ; 2.338   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.568 ;   0.403 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.338 ;   1.770 ; RR ; IC   ; 1      ; FF_X243_Y206_N43     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[29]|clk                                                    ;
;   2.338 ;   0.000 ; RR ; CELL ; 1      ; FF_X243_Y206_N43     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[29]                                                        ;
; 2.748   ; 0.410   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                      ;
;   2.472 ;   0.134 ; RR ; uTco ; 1      ; FF_X243_Y206_N43     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[29]|q                                                      ;
;   2.748 ;   0.276 ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_awaddr[29]                                                ;
;   2.748 ;   0.000 ; RR ; CELL ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                ;
; 2.452   ; 2.452    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.622 ;   0.457  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.650 ;   2.028  ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_clk                                                       ;
;   2.650 ;   0.000  ; RR ; CELL ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
;   2.460 ;   -0.190 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                        ;
;   2.452 ;   -0.008 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                         ;
; 2.452   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                              ;
; 2.744   ; 0.292    ;    ; uTh  ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.005 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[27]                                                        ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                       ;
; Data Arrival Time               ; 2.743                                                                                                                                          ;
; Data Required Time              ; 2.738                                                                                                                                          ;
; Slack                           ; 0.005                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.114 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.405 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.770       ; 76         ; 0.000 ; 1.770 ;
;    Cell                ;       ; 3     ; 0.568       ; 24         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.263       ; 65         ; 0.263 ; 0.263 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.142       ; 35         ; 0.142 ; 0.142 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.028       ; 77         ; 0.000 ; 2.028 ;
;    Cell                ;       ; 3     ; 0.622       ; 23         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                               ;
; 2.338   ; 2.338   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.568 ;   0.403 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.338 ;   1.770 ; RR ; IC   ; 1      ; FF_X243_Y206_N38     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[27]|clk                                                    ;
;   2.338 ;   0.000 ; RR ; CELL ; 1      ; FF_X243_Y206_N38     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[27]                                                        ;
; 2.743   ; 0.405   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                      ;
;   2.480 ;   0.142 ; RR ; uTco ; 1      ; FF_X243_Y206_N38     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[27]|q                                                      ;
;   2.743 ;   0.263 ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_awaddr[27]                                                ;
;   2.743 ;   0.000 ; RR ; CELL ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                ;
; 2.452   ; 2.452    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.622 ;   0.457  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.650 ;   2.028  ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_clk                                                       ;
;   2.650 ;   0.000  ; RR ; CELL ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
;   2.460 ;   -0.190 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                        ;
;   2.452 ;   -0.008 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                         ;
; 2.452   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                              ;
; 2.738   ; 0.286    ;    ; uTh  ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.006 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|araddr_q0[24]                                                        ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                       ;
; Data Arrival Time               ; 2.745                                                                                                                                          ;
; Data Required Time              ; 2.739                                                                                                                                          ;
; Slack                           ; 0.006                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.114 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.407 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.770       ; 76         ; 0.000 ; 1.770 ;
;    Cell                ;       ; 3     ; 0.568       ; 24         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.265       ; 65         ; 0.265 ; 0.265 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.142       ; 35         ; 0.142 ; 0.142 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 2.028       ; 77         ; 0.000 ; 2.028 ;
;    Cell                ;       ; 3     ; 0.622       ; 23         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                               ;
; 2.338   ; 2.338   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.568 ;   0.403 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.338 ;   1.770 ; RR ; IC   ; 1      ; FF_X243_Y206_N2      ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|araddr_q0[24]|clk                                                    ;
;   2.338 ;   0.000 ; RR ; CELL ; 1      ; FF_X243_Y206_N2      ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|araddr_q0[24]                                                        ;
; 2.745   ; 0.407   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                      ;
;   2.480 ;   0.142 ; RR ; uTco ; 1      ; FF_X243_Y206_N2      ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|araddr_q0[24]|q                                                      ;
;   2.745 ;   0.265 ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_araddr[24]                                                ;
;   2.745 ;   0.000 ; RR ; CELL ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                ;
; 2.452   ; 2.452    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.622 ;   0.457  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.650 ;   2.028  ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_clk                                                       ;
;   2.650 ;   0.000  ; RR ; CELL ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
;   2.460 ;   -0.190 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                        ;
;   2.452 ;   -0.008 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                         ;
; 2.452   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                              ;
; 2.739   ; 0.287    ;    ; uTh  ; 130    ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.088 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow vid2 100C Model
    Slow vid2b 100C Model
    Fast vid2a 0C Model
    Fast vid2a 100C Model
    Fast vid2 100C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; 0.088 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[11]                                                               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[10]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.182      ; Fast vid2a 0C Model             ;
; 0.089 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[4]                                                               ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[3]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.183      ; Fast vid2a 0C Model             ;
; 0.089 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[8]                                                                ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[7]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.183      ; Fast vid2a 0C Model             ;
; 0.090 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.attribute_mem_gen.attribute_mem|xq[8]                     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.229      ; Fast vid2 100C Model            ;
; 0.090 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.attribute_mem_gen.attribute_mem|xq[4]                     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.229      ; Fast vid2 100C Model            ;
; 0.090 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]   ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 0.183      ; Fast vid2a 0C Model             ;
; 0.090 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 0.183      ; Fast vid2a 0C Model             ;
; 0.091 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[2]                                                                                                                              ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.185      ; Fast vid2a 0C Model             ;
; 0.091 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.001     ; 0.184      ; Fast vid2a 0C Model             ;
; 0.092 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.188      ; Fast vid2a 0C Model             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.088 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[11] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[10] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                           ;
; Data Arrival Time               ; 3.001                                                                                                                                                              ;
; Data Required Time              ; 2.913                                                                                                                                                              ;
; Slack                           ; 0.088                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.182 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.753       ; 62         ; 0.000 ; 1.753 ;
;    Cell                ;       ; 4     ; 1.066       ; 38         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.037       ; 20         ; 0.037 ; 0.037 ;
;    Cell                ;       ; 3     ; 0.017       ; 9          ; 0.000 ; 0.017 ;
;    uTco                ;       ; 1     ; 0.128       ; 70         ; 0.128 ; 0.128 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.948       ; 61         ; 0.000 ; 1.948 ;
;    Cell                ;       ; 4     ; 1.221       ; 39         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                  ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                         ;
; 2.819   ; 2.819   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62              ; I/O pad            ; altera_reserved_tck                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4  ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                       ;
;   1.066 ;   1.066 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4  ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                   ;
;   2.819 ;   1.753 ; RR ; IC   ; 1      ; FF_X232_Y177_N40      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[11]|clk   ;
;   2.819 ;   0.000 ; RR ; CELL ; 1      ; FF_X232_Y177_N40      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[11]       ;
; 3.001   ; 0.182   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                ;
;   2.947 ;   0.128 ; RR ; uTco ; 1      ; FF_X232_Y177_N40      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[11]|q     ;
;   2.984 ;   0.037 ; RR ; IC   ; 1      ; LABCELL_X232_Y177_N36 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|rtl~10|datae   ;
;   3.001 ;   0.017 ; RR ; CELL ; 1      ; LABCELL_X232_Y177_N36 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|rtl~10|combout ;
;   3.001 ;   0.000 ; RR ; CELL ; 1      ; FF_X232_Y177_N38      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[10]|d     ;
;   3.001 ;   0.000 ; RR ; CELL ; 1      ; FF_X232_Y177_N38      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[10]       ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                ;
+---------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                        ;
; 2.819   ; 2.819    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                              ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                     ;
;   1.221 ;   1.221  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                 ;
;   3.169 ;   1.948  ; RR ; IC   ; 1      ; FF_X232_Y177_N38     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[10]|clk ;
;   3.169 ;   0.000  ; RR ; CELL ; 1      ; FF_X232_Y177_N38     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[10]     ;
;   2.819 ;   -0.350 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                ;
; 2.819   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                      ;
; 2.913   ; 0.094    ;    ; uTh  ; 1      ; FF_X232_Y177_N38     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[10]     ;
+---------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.089 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[4] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[3] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                           ;
; Data Arrival Time               ; 3.010                                                                                                                                                              ;
; Data Required Time              ; 2.921                                                                                                                                                              ;
; Slack                           ; 0.089                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.183 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.761       ; 62         ; 0.000 ; 1.761 ;
;    Cell                ;       ; 4     ; 1.066       ; 38         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.038       ; 21         ; 0.038 ; 0.038 ;
;    Cell                ;       ; 3     ; 0.017       ; 9          ; 0.000 ; 0.017 ;
;    uTco                ;       ; 1     ; 0.128       ; 70         ; 0.128 ; 0.128 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.956       ; 62         ; 0.000 ; 1.956 ;
;    Cell                ;       ; 4     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                       ;
; 2.827   ; 2.827   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62              ; I/O pad            ; altera_reserved_tck                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                              ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4  ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                     ;
;   1.066 ;   1.066 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4  ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                 ;
;   2.827 ;   1.761 ; RR ; IC   ; 1      ; FF_X223_Y176_N43      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[4]|clk ;
;   2.827 ;   0.000 ; RR ; CELL ; 1      ; FF_X223_Y176_N43      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[4]     ;
; 3.010   ; 0.183   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                              ;
;   2.955 ;   0.128 ; RR ; uTco ; 1      ; FF_X223_Y176_N43      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[4]|q   ;
;   2.993 ;   0.038 ; RR ; IC   ; 1      ; LABCELL_X223_Y176_N36 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i365~4|datae                 ;
;   3.010 ;   0.017 ; RR ; CELL ; 1      ; LABCELL_X223_Y176_N36 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i365~4|combout               ;
;   3.010 ;   0.000 ; RR ; CELL ; 1      ; FF_X223_Y176_N38      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[3]|d   ;
;   3.010 ;   0.000 ; RR ; CELL ; 1      ; FF_X223_Y176_N38      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[3]     ;
+---------+---------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                ;
+---------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                        ;
; 2.827   ; 2.827    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                              ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                     ;
;   1.221 ;   1.221  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                 ;
;   3.177 ;   1.956  ; RR ; IC   ; 1      ; FF_X223_Y176_N38     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[3]|clk ;
;   3.177 ;   0.000  ; RR ; CELL ; 1      ; FF_X223_Y176_N38     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[3]     ;
;   2.827 ;   -0.350 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                ;
; 2.827   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                      ;
; 2.921   ; 0.094    ;    ; uTh  ; 1      ; FF_X223_Y176_N38     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[3]     ;
+---------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.089 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                        ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[8] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[7] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                               ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                          ;
; Data Arrival Time               ; 3.002                                                                                                                                                             ;
; Data Required Time              ; 2.913                                                                                                                                                             ;
; Slack                           ; 0.089                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.183 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.753       ; 62         ; 0.000 ; 1.753 ;
;    Cell                ;       ; 4     ; 1.066       ; 38         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.037       ; 20         ; 0.037 ; 0.037 ;
;    Cell                ;       ; 3     ; 0.017       ; 9          ; 0.000 ; 0.017 ;
;    uTco                ;       ; 1     ; 0.129       ; 70         ; 0.129 ; 0.129 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.948       ; 61         ; 0.000 ; 1.948 ;
;    Cell                ;       ; 4     ; 1.221       ; 39         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                        ;
; 2.819   ; 2.819   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62              ; I/O pad            ; altera_reserved_tck                                                                                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                             ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                             ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                               ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4  ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                      ;
;   1.066 ;   1.066 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4  ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                  ;
;   2.819 ;   1.753 ; RR ; IC   ; 1      ; FF_X232_Y177_N28      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[8]|clk   ;
;   2.819 ;   0.000 ; RR ; CELL ; 1      ; FF_X232_Y177_N28      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[8]       ;
; 3.002   ; 0.183   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                               ;
;   2.948 ;   0.129 ; RR ; uTco ; 1      ; FF_X232_Y177_N28      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[8]|q     ;
;   2.985 ;   0.037 ; RR ; IC   ; 1      ; LABCELL_X232_Y177_N24 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|rtl~7|datae   ;
;   3.002 ;   0.017 ; RR ; CELL ; 1      ; LABCELL_X232_Y177_N24 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|rtl~7|combout ;
;   3.002 ;   0.000 ; RR ; CELL ; 1      ; FF_X232_Y177_N25      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[7]|d     ;
;   3.002 ;   0.000 ; RR ; CELL ; 1      ; FF_X232_Y177_N25      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[7]       ;
+---------+---------+----+------+--------+-----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                               ;
+---------+----------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                       ;
; 2.819   ; 2.819    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                             ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                    ;
;   1.221 ;   1.221  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                ;
;   3.169 ;   1.948  ; RR ; IC   ; 1      ; FF_X232_Y177_N25     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[7]|clk ;
;   3.169 ;   0.000  ; RR ; CELL ; 1      ; FF_X232_Y177_N25     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[7]     ;
;   2.819 ;   -0.350 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                               ;
; 2.819   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                     ;
; 2.913   ; 0.094    ;    ; uTh  ; 1      ; FF_X232_Y177_N25     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[7]     ;
+---------+----------+----+------+--------+----------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.090 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.attribute_mem_gen.attribute_mem|xq[8]                     ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                              ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                         ;
; Data Arrival Time               ; 3.912                                                                                                                                                                                                                            ;
; Data Required Time              ; 3.822                                                                                                                                                                                                                            ;
; Slack                           ; 0.090                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                                                                                                             ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.042 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.229 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 2.287       ; 62         ; 0.000 ; 2.287 ;
;    Cell                ;       ; 4     ; 1.396       ; 38         ; 0.000 ; 1.396 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.073       ; 32         ; 0.073 ; 0.073 ;
;    Cell                ;       ; 3     ; 0.022       ; 10         ; 0.000 ; 0.013 ;
;    uTco                ;       ; 1     ; 0.134       ; 59         ; 0.134 ; 0.134 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 2.517       ; 61         ; 0.000 ; 2.517 ;
;    Cell                ;       ; 4     ; 1.591       ; 39         ; 0.000 ; 1.591 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                       ;
; 3.683   ; 3.683   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62               ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                     ;
;   1.396 ;   1.396 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                 ;
;   3.683 ;   2.287 ; RR ; IC   ; 1      ; FF_X231_Y178_N25       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.attribute_mem_gen.attribute_mem|xq[8]|clk                       ;
;   3.683 ;   0.000 ; RR ; CELL ; 1      ; FF_X231_Y178_N25       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.attribute_mem_gen.attribute_mem|xq[8]                           ;
; 3.912   ; 0.229   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                              ;
;   3.817 ;   0.134 ; FF ; uTco ; 1      ; FF_X231_Y178_N25       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.attribute_mem_gen.attribute_mem|xq[8]|q                         ;
;   3.890 ;   0.073 ; FF ; IC   ; 1      ; MLABCELL_X231_Y177_N27 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|rtl~8|datae   ;
;   3.903 ;   0.013 ; FR ; CELL ; 1      ; MLABCELL_X231_Y177_N27 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|rtl~8|combout ;
;   3.912 ;   0.009 ; RF ; CELL ; 1      ; FF_X231_Y177_N28       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]|d     ;
;   3.912 ;   0.000 ; FF ; CELL ; 1      ; FF_X231_Y177_N28       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]       ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                      ;
; 3.725   ; 3.725    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                   ;
;   1.591 ;   1.591  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                               ;
;   4.108 ;   2.517  ; RR ; IC   ; 1      ; FF_X231_Y177_N28     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]|clk ;
;   4.108 ;   0.000  ; RR ; CELL ; 1      ; FF_X231_Y177_N28     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]     ;
;   3.732 ;   -0.376 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                              ;
;   3.725 ;   -0.007 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                               ;
; 3.725   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                                                                                    ;
; 3.822   ; 0.097    ;    ; uTh  ; 1      ; FF_X231_Y177_N28     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]     ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.090 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.attribute_mem_gen.attribute_mem|xq[4]                     ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                              ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                         ;
; Data Arrival Time               ; 3.912                                                                                                                                                                                                                            ;
; Data Required Time              ; 3.822                                                                                                                                                                                                                            ;
; Slack                           ; 0.090                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                                                                                                             ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.042 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.229 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 2.287       ; 62         ; 0.000 ; 2.287 ;
;    Cell                ;       ; 4     ; 1.396       ; 38         ; 0.000 ; 1.396 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.073       ; 32         ; 0.073 ; 0.073 ;
;    Cell                ;       ; 3     ; 0.022       ; 10         ; 0.000 ; 0.013 ;
;    uTco                ;       ; 1     ; 0.134       ; 59         ; 0.134 ; 0.134 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 2.517       ; 61         ; 0.000 ; 2.517 ;
;    Cell                ;       ; 4     ; 1.591       ; 39         ; 0.000 ; 1.591 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                       ;
; 3.683   ; 3.683   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62               ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                     ;
;   1.396 ;   1.396 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                 ;
;   3.683 ;   2.287 ; RR ; IC   ; 1      ; FF_X231_Y178_N22       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.attribute_mem_gen.attribute_mem|xq[4]|clk                       ;
;   3.683 ;   0.000 ; RR ; CELL ; 1      ; FF_X231_Y178_N22       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.attribute_mem_gen.attribute_mem|xq[4]                           ;
; 3.912   ; 0.229   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                              ;
;   3.817 ;   0.134 ; FF ; uTco ; 1      ; FF_X231_Y178_N22       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.attribute_mem_gen.attribute_mem|xq[4]|q                         ;
;   3.890 ;   0.073 ; FF ; IC   ; 1      ; MLABCELL_X231_Y177_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|rtl~4|datae   ;
;   3.903 ;   0.013 ; FR ; CELL ; 1      ; MLABCELL_X231_Y177_N21 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|rtl~4|combout ;
;   3.912 ;   0.009 ; RF ; CELL ; 1      ; FF_X231_Y177_N22       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]|d     ;
;   3.912 ;   0.000 ; FF ; CELL ; 1      ; FF_X231_Y177_N22       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]       ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                      ;
; 3.725   ; 3.725    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                   ;
;   1.591 ;   1.591  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                               ;
;   4.108 ;   2.517  ; RR ; IC   ; 1      ; FF_X231_Y177_N22     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]|clk ;
;   4.108 ;   0.000  ; RR ; CELL ; 1      ; FF_X231_Y177_N22     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]     ;
;   3.732 ;   -0.376 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                              ;
;   3.725 ;   -0.007 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                               ;
; 3.725   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                                                                                    ;
; 3.822   ; 0.097    ;    ; uTh  ; 1      ; FF_X231_Y177_N22     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]     ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.090 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                       ;
; Data Arrival Time               ; 3.001                                                                                                                                                                                                                          ;
; Data Required Time              ; 2.911                                                                                                                                                                                                                          ;
; Slack                           ; 0.090                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.183  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.752       ; 62         ; 0.000 ; 1.752 ;
;    Cell                ;        ; 4     ; 1.066       ; 38         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.038       ; 21         ; 0.038 ; 0.038 ;
;    Cell                ;        ; 3     ; 0.017       ; 9          ; 0.000 ; 0.017 ;
;    uTco                ;        ; 1     ; 0.128       ; 70         ; 0.128 ; 0.128 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.946       ; 61         ; 0.000 ; 1.946 ;
;    Cell                ;        ; 4     ; 1.221       ; 39         ; 0.000 ; 1.221 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                     ;
; 2.818   ; 2.818   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62              ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4  ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                   ;
;   1.066 ;   1.066 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4  ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                               ;
;   2.818 ;   1.752 ; RR ; IC   ; 1      ; FF_X232_Y178_N43      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]|clk   ;
;   2.818 ;   0.000 ; RR ; CELL ; 1      ; FF_X232_Y178_N43      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]       ;
; 3.001   ; 0.183   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                            ;
;   2.946 ;   0.128 ; RR ; uTco ; 1      ; FF_X232_Y178_N43      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]|q     ;
;   2.984 ;   0.038 ; RR ; IC   ; 1      ; LABCELL_X232_Y178_N36 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|rtl~6|datae   ;
;   3.001 ;   0.017 ; RR ; CELL ; 1      ; LABCELL_X232_Y178_N36 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|rtl~6|combout ;
;   3.001 ;   0.000 ; RR ; CELL ; 1      ; FF_X232_Y178_N37      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]|d     ;
;   3.001 ;   0.000 ; RR ; CELL ; 1      ; FF_X232_Y178_N37      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]       ;
+---------+---------+----+------+--------+-----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                    ;
; 2.817   ; 2.817    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   1.221 ;   1.221  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   3.167 ;   1.946  ; RR ; IC   ; 1      ; FF_X232_Y178_N37     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]|clk ;
;   3.167 ;   0.000  ; RR ; CELL ; 1      ; FF_X232_Y178_N37     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]     ;
;   2.817 ;   -0.350 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                            ;
; 2.817   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                                                                                  ;
; 2.911   ; 0.094    ;    ; uTh  ; 1      ; FF_X232_Y178_N37     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]     ;
+---------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.090 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                             ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.999                                                                                                                                                                                                                           ;
; Data Required Time              ; 2.909                                                                                                                                                                                                                           ;
; Slack                           ; 0.090                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.183  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.750       ; 62         ; 0.000 ; 1.750 ;
;    Cell                ;        ; 4     ; 1.066       ; 38         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.038       ; 21         ; 0.038 ; 0.038 ;
;    Cell                ;        ; 3     ; 0.017       ; 9          ; 0.000 ; 0.017 ;
;    uTco                ;        ; 1     ; 0.128       ; 70         ; 0.128 ; 0.128 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.944       ; 61         ; 0.000 ; 1.944 ;
;    Cell                ;        ; 4     ; 1.221       ; 39         ; 0.000 ; 1.221 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                      ;
; 2.816   ; 2.816   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62              ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                             ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                   ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4  ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                    ;
;   1.066 ;   1.066 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4  ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                ;
;   2.816 ;   1.750 ; RR ; IC   ; 1      ; FF_X232_Y179_N43      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]|clk   ;
;   2.816 ;   0.000 ; RR ; CELL ; 1      ; FF_X232_Y179_N43      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]       ;
; 2.999   ; 0.183   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                             ;
;   2.944 ;   0.128 ; RR ; uTco ; 1      ; FF_X232_Y179_N43      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]|q     ;
;   2.982 ;   0.038 ; RR ; IC   ; 1      ; LABCELL_X232_Y179_N36 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|rtl~15|datae   ;
;   2.999 ;   0.017 ; RR ; CELL ; 1      ; LABCELL_X232_Y179_N36 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|rtl~15|combout ;
;   2.999 ;   0.000 ; RR ; CELL ; 1      ; FF_X232_Y179_N37      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]|d     ;
;   2.999 ;   0.000 ; RR ; CELL ; 1      ; FF_X232_Y179_N37      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]       ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                     ;
; 2.815   ; 2.815    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   1.221 ;   1.221  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   3.165 ;   1.944  ; RR ; IC   ; 1      ; FF_X232_Y179_N37     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]|clk ;
;   3.165 ;   0.000  ; RR ; CELL ; 1      ; FF_X232_Y179_N37     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]     ;
;   2.815 ;   -0.350 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                             ;
; 2.815   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                                                                                   ;
; 2.909   ; 0.094    ;    ; uTh  ; 1      ; FF_X232_Y179_N37     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]     ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.091 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[2] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3] ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 3.012                                                                                               ;
; Data Required Time              ; 2.921                                                                                               ;
; Slack                           ; 0.091                                                                                               ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.185 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.761       ; 62         ; 0.000 ; 1.761 ;
;    Cell                ;       ; 4     ; 1.066       ; 38         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.039       ; 21         ; 0.039 ; 0.039 ;
;    Cell                ;       ; 3     ; 0.017       ; 9          ; 0.000 ; 0.017 ;
;    uTco                ;       ; 1     ; 0.129       ; 70         ; 0.129 ; 0.129 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.956       ; 62         ; 0.000 ; 1.956 ;
;    Cell                ;       ; 4     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                        ;
; 2.827   ; 2.827   ;    ;      ;        ;                       ;                    ; clock path                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62              ; I/O pad            ; altera_reserved_tck                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                             ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                             ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                               ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4  ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                      ;
;   1.066 ;   1.066 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4  ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                  ;
;   2.827 ;   1.761 ; RR ; IC   ; 1      ; FF_X221_Y176_N28      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[2]|clk ;
;   2.827 ;   0.000 ; RR ; CELL ; 1      ; FF_X221_Y176_N28      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[2]     ;
; 3.012   ; 0.185   ;    ;      ;        ;                       ;                    ; data path                                                                                               ;
;   2.956 ;   0.129 ; RR ; uTco ; 2      ; FF_X221_Y176_N28      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[2]|q   ;
;   2.995 ;   0.039 ; RR ; IC   ; 1      ; LABCELL_X221_Y176_N24 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|i26|datae    ;
;   3.012 ;   0.017 ; RR ; CELL ; 1      ; LABCELL_X221_Y176_N24 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|i26|combout  ;
;   3.012 ;   0.000 ; RR ; CELL ; 1      ; FF_X221_Y176_N25      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]|d   ;
;   3.012 ;   0.000 ; RR ; CELL ; 1      ; FF_X221_Y176_N25      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]     ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                            ;
+---------+----------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                 ;
+---------+----------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                         ;
; 2.827   ; 2.827    ;    ;      ;        ;                      ;                    ; clock path                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                             ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                               ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                      ;
;   1.221 ;   1.221  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                  ;
;   3.177 ;   1.956  ; RR ; IC   ; 1      ; FF_X221_Y176_N25     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]|clk ;
;   3.177 ;   0.000  ; RR ; CELL ; 1      ; FF_X221_Y176_N25     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]     ;
;   2.827 ;   -0.350 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                 ;
; 2.827   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                       ;
; 2.921   ; 0.094    ;    ; uTh  ; 1      ; FF_X221_Y176_N25     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]     ;
+---------+----------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.091 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                             ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                        ;
; Data Arrival Time               ; 3.000                                                                                                                                                                                                                           ;
; Data Required Time              ; 2.909                                                                                                                                                                                                                           ;
; Slack                           ; 0.091                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                                                                             ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.184  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.750       ; 62         ; 0.000 ; 1.750 ;
;    Cell                ;        ; 4     ; 1.066       ; 38         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.039       ; 21         ; 0.039 ; 0.039 ;
;    Cell                ;        ; 3     ; 0.017       ; 9          ; 0.000 ; 0.017 ;
;    uTco                ;        ; 1     ; 0.128       ; 70         ; 0.128 ; 0.128 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.944       ; 61         ; 0.000 ; 1.944 ;
;    Cell                ;        ; 4     ; 1.221       ; 39         ; 0.000 ; 1.221 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;                    ; launch edge time                                                                                                                                                                                                                      ;
; 2.816   ; 2.816   ;    ;      ;        ;                       ;                    ; clock path                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;                    ; source latency                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62              ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61     ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61     ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                             ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port         ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                   ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4  ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                    ;
;   1.066 ;   1.066 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4  ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                ;
;   2.816 ;   1.750 ; RR ; IC   ; 1      ; FF_X232_Y179_N25      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]|clk   ;
;   2.816 ;   0.000 ; RR ; CELL ; 1      ; FF_X232_Y179_N25      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]       ;
; 3.000   ; 0.184   ;    ;      ;        ;                       ;                    ; data path                                                                                                                                                                                                                             ;
;   2.944 ;   0.128 ; RR ; uTco ; 1      ; FF_X232_Y179_N25      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]|q     ;
;   2.983 ;   0.039 ; RR ; IC   ; 1      ; LABCELL_X232_Y179_N18 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|rtl~12|datae   ;
;   3.000 ;   0.017 ; RR ; CELL ; 1      ; LABCELL_X232_Y179_N18 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|rtl~12|combout ;
;   3.000 ;   0.000 ; RR ; CELL ; 1      ; FF_X232_Y179_N19      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]|d     ;
;   3.000 ;   0.000 ; RR ; CELL ; 1      ; FF_X232_Y179_N19      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]       ;
+---------+---------+----+------+--------+-----------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                     ;
; 2.815   ; 2.815    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   1.221 ;   1.221  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   3.165 ;   1.944  ; RR ; IC   ; 1      ; FF_X232_Y179_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]|clk ;
;   3.165 ;   0.000  ; RR ; CELL ; 1      ; FF_X232_Y179_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]     ;
;   2.815 ;   -0.350 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                             ;
; 2.815   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                                                                                   ;
; 2.909   ; 0.094    ;    ; uTh  ; 1      ; FF_X232_Y179_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]     ;
+---------+----------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.092 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                              ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                         ;
; Data Arrival Time               ; 3.007                                                                                                                                                                                                                            ;
; Data Required Time              ; 2.915                                                                                                                                                                                                                            ;
; Slack                           ; 0.092                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                                                                              ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.188 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.753       ; 62         ; 0.000 ; 1.753 ;
;    Cell                ;       ; 4     ; 1.066       ; 38         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.039       ; 21         ; 0.039 ; 0.039 ;
;    Cell                ;       ; 3     ; 0.018       ; 10         ; 0.000 ; 0.018 ;
;    uTco                ;       ; 1     ; 0.131       ; 70         ; 0.131 ; 0.131 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.948       ; 61         ; 0.000 ; 1.948 ;
;    Cell                ;       ; 4     ; 1.221       ; 39         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                                                                                                       ;
; 2.819   ; 2.819   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62               ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61      ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port          ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                     ;
;   1.066 ;   1.066 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4   ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                 ;
;   2.819 ;   1.753 ; RR ; IC   ; 1      ; FF_X231_Y177_N28       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]|clk   ;
;   2.819 ;   0.000 ; RR ; CELL ; 1      ; FF_X231_Y177_N28       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]       ;
; 3.007   ; 0.188   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                                                                                                              ;
;   2.950 ;   0.131 ; RR ; uTco ; 1      ; FF_X231_Y177_N28       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]|q     ;
;   2.989 ;   0.039 ; RR ; IC   ; 1      ; MLABCELL_X231_Y177_N24 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|rtl~7|datae   ;
;   3.007 ;   0.018 ; RR ; CELL ; 1      ; MLABCELL_X231_Y177_N24 ; Combinational cell ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|rtl~7|combout ;
;   3.007 ;   0.000 ; RR ; CELL ; 1      ; FF_X231_Y177_N26       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]|d     ;
;   3.007 ;   0.000 ; RR ; CELL ; 1      ; FF_X231_Y177_N26       ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]       ;
+---------+---------+----+------+--------+------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                      ;
; 2.819   ; 2.819    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                            ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                   ;
;   1.221 ;   1.221  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                               ;
;   3.169 ;   1.948  ; RR ; IC   ; 1      ; FF_X231_Y177_N26     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]|clk ;
;   3.169 ;   0.000  ; RR ; CELL ; 1      ; FF_X231_Y177_N26     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]     ;
;   2.819 ;   -0.350 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                              ;
; 2.819   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                                                                                    ;
; 2.915   ; 0.096    ;    ; uTh  ; 1      ; FF_X231_Y177_N26     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]     ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.119 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0} -to_clock [get_clocks {soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0} 

Snapshot:
    final

Delay Models:
    Slow vid2 100C Model
    Slow vid2b 100C Model
    Fast vid2a 0C Model
    Fast vid2a 100C Model
    Fast vid2 100C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                       ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+---------------------------------+
; 0.119 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[49].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg           ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.181     ; 0.145      ; Fast vid2a 0C Model             ;
; 0.119 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[27].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg           ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.178     ; 0.117      ; Fast vid2a 0C Model             ;
; 0.119 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[26].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg           ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.178     ; 0.116      ; Fast vid2a 0C Model             ;
; 0.120 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[48].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg           ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.181     ; 0.132      ; Fast vid2a 0C Model             ;
; 0.121 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[25].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg           ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.178     ; 0.141      ; Fast vid2a 0C Model             ;
; 0.121 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[38].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg           ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.179     ; 0.119      ; Fast vid2a 0C Model             ;
; 0.123 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[33].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg           ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.179     ; 0.120      ; Fast vid2a 0C Model             ;
; 0.124 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[1].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg  ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.182     ; 0.143      ; Fast vid2a 0C Model             ;
; 0.125 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[18].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg           ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.181     ; 0.138      ; Fast vid2a 0C Model             ;
; 0.128 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[38].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.177     ; 0.116      ; Fast vid2a 0C Model             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.119 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[49].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                               ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                    ;
; Data Arrival Time               ; 2.395                                                                                                                                                       ;
; Data Required Time              ; 2.276                                                                                                                                                       ;
; Slack                           ; 0.119                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.181 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.145  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.461       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.071       ; 49         ; 0.000  ; 0.071  ;
;    uTco                ;        ; 1     ; 0.074       ; 51         ; 0.074  ; 0.074  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.250   ; 2.250    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.250 ;   0.334  ; RR ; CELL ; 1      ; UFI_X265_Y211_N311         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[49].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                            ;
;   2.250 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N311         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[49].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg                       ;
; 2.395   ; 0.145    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.324 ;   0.074  ; RR ; uTco ; 1      ; UFI_X265_Y211_N311         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[49].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                               ;
;   2.395 ;   0.071  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|mmr_in[49]                                                   ;
;   2.395 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.276   ; 0.217    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.119 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[27].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                               ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                    ;
; Data Arrival Time               ; 2.364                                                                                                                                                       ;
; Data Required Time              ; 2.245                                                                                                                                                       ;
; Slack                           ; 0.119                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.178 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.117  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.458       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.043       ; 37         ; 0.000  ; 0.043  ;
;    uTco                ;        ; 1     ; 0.074       ; 63         ; 0.074  ; 0.074  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.247   ; 2.247    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.247 ;   0.331  ; RR ; CELL ; 1      ; UFI_X265_Y211_N329         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[27].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                            ;
;   2.247 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N329         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[27].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg                       ;
; 2.364   ; 0.117    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.321 ;   0.074  ; RR ; uTco ; 1      ; UFI_X265_Y211_N329         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[27].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                               ;
;   2.364 ;   0.043  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|mmr_in[27]                                                   ;
;   2.364 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.245   ; 0.186    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.119 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[26].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                               ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                    ;
; Data Arrival Time               ; 2.363                                                                                                                                                       ;
; Data Required Time              ; 2.244                                                                                                                                                       ;
; Slack                           ; 0.119                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.178 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.116  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.458       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.041       ; 35         ; 0.000  ; 0.041  ;
;    uTco                ;        ; 1     ; 0.075       ; 65         ; 0.075  ; 0.075  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.247   ; 2.247    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.247 ;   0.331  ; RR ; CELL ; 1      ; UFI_X265_Y211_N331         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[26].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                            ;
;   2.247 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N331         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[26].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg                       ;
; 2.363   ; 0.116    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.322 ;   0.075  ; RR ; uTco ; 1      ; UFI_X265_Y211_N331         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[26].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                               ;
;   2.363 ;   0.041  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|mmr_in[26]                                                   ;
;   2.363 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.244   ; 0.185    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.120 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[48].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                               ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                    ;
; Data Arrival Time               ; 2.382                                                                                                                                                       ;
; Data Required Time              ; 2.262                                                                                                                                                       ;
; Slack                           ; 0.120                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.181 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.132  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.461       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.057       ; 43         ; 0.000  ; 0.057  ;
;    uTco                ;        ; 1     ; 0.075       ; 57         ; 0.075  ; 0.075  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.250   ; 2.250    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.250 ;   0.334  ; RR ; CELL ; 1      ; UFI_X265_Y211_N313         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[48].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                            ;
;   2.250 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N313         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[48].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg                       ;
; 2.382   ; 0.132    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.325 ;   0.075  ; RR ; uTco ; 1      ; UFI_X265_Y211_N313         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[48].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                               ;
;   2.382 ;   0.057  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|mmr_in[48]                                                   ;
;   2.382 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.262   ; 0.203    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.121 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[25].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                               ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                    ;
; Data Arrival Time               ; 2.388                                                                                                                                                       ;
; Data Required Time              ; 2.267                                                                                                                                                       ;
; Slack                           ; 0.121                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.178 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.141  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.458       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.066       ; 47         ; 0.000  ; 0.066  ;
;    uTco                ;        ; 1     ; 0.075       ; 53         ; 0.075  ; 0.075  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.247   ; 2.247    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.247 ;   0.331  ; RR ; CELL ; 1      ; UFI_X265_Y211_N333         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[25].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                            ;
;   2.247 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N333         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[25].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg                       ;
; 2.388   ; 0.141    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.322 ;   0.075  ; RR ; uTco ; 1      ; UFI_X265_Y211_N333         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[25].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                               ;
;   2.388 ;   0.066  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|mmr_in[25]                                                   ;
;   2.388 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.267   ; 0.208    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.121 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[38].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                               ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                    ;
; Data Arrival Time               ; 2.367                                                                                                                                                       ;
; Data Required Time              ; 2.246                                                                                                                                                       ;
; Slack                           ; 0.121                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.179 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.119  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.459       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.046       ; 39         ; 0.000  ; 0.046  ;
;    uTco                ;        ; 1     ; 0.073       ; 61         ; 0.073  ; 0.073  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.248   ; 2.248    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.248 ;   0.332  ; RR ; CELL ; 1      ; UFI_X265_Y211_N345         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[38].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                            ;
;   2.248 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N345         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[38].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg                       ;
; 2.367   ; 0.119    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.321 ;   0.073  ; RR ; uTco ; 1      ; UFI_X265_Y211_N345         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[38].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                               ;
;   2.367 ;   0.046  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|mmr_in[38]                                                   ;
;   2.367 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.246   ; 0.187    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.123 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[33].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                               ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                    ;
; Data Arrival Time               ; 2.368                                                                                                                                                       ;
; Data Required Time              ; 2.245                                                                                                                                                       ;
; Slack                           ; 0.123                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.179 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.120  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.459       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.045       ; 38         ; 0.000  ; 0.045  ;
;    uTco                ;        ; 1     ; 0.075       ; 63         ; 0.075  ; 0.075  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.248   ; 2.248    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.248 ;   0.332  ; RR ; CELL ; 1      ; UFI_X265_Y211_N355         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[33].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                            ;
;   2.248 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N355         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[33].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg                       ;
; 2.368   ; 0.120    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.323 ;   0.075  ; RR ; uTco ; 1      ; UFI_X265_Y211_N355         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[33].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                               ;
;   2.368 ;   0.045  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|mmr_in[33]                                                   ;
;   2.368 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.245   ; 0.186    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.124 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                           ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[1].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                        ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                  ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                             ;
; Data Arrival Time               ; 2.394                                                                                                                                                                ;
; Data Required Time              ; 2.270                                                                                                                                                                ;
; Slack                           ; 0.124                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.182 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.143  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.462       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.066       ; 46         ; 0.000  ; 0.066  ;
;    uTco                ;        ; 1     ; 0.077       ; 54         ; 0.077  ; 0.077  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.251   ; 2.251    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.251 ;   0.335  ; RR ; CELL ; 1      ; UFI_X265_Y211_N413         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[1].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                   ;
;   2.251 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N413         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[1].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg              ;
; 2.394   ; 0.143    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.328 ;   0.077  ; RR ; uTco ; 1      ; UFI_X265_Y211_N413         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[1].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                      ;
;   2.394 ;   0.066  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_sideband[1]                                         ;
;   2.394 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.270   ; 0.211    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.125 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[18].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                               ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                    ;
; Data Arrival Time               ; 2.388                                                                                                                                                       ;
; Data Required Time              ; 2.263                                                                                                                                                       ;
; Slack                           ; 0.125                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.181 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.138  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.461       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.064       ; 46         ; 0.000  ; 0.064  ;
;    uTco                ;        ; 1     ; 0.074       ; 54         ; 0.074  ; 0.074  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.250   ; 2.250    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.250 ;   0.334  ; RR ; CELL ; 1      ; UFI_X265_Y211_N417         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[18].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                            ;
;   2.250 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N417         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[18].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg                       ;
; 2.388   ; 0.138    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.324 ;   0.074  ; RR ; uTco ; 1      ; UFI_X265_Y211_N417         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[18].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                               ;
;   2.388 ;   0.064  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|mmr_in[18]                                                   ;
;   2.388 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.263   ; 0.204    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.128 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[38].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                         ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                   ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                              ;
; Data Arrival Time               ; 2.362                                                                                                                                                                 ;
; Data Required Time              ; 2.234                                                                                                                                                                 ;
; Slack                           ; 0.128                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.177 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.116  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.457       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.043       ; 37         ; 0.000  ; 0.043  ;
;    uTco                ;        ; 1     ; 0.073       ; 63         ; 0.073  ; 0.073  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.246   ; 2.246    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.246 ;   0.330  ; RR ; CELL ; 1      ; UFI_X265_Y211_N291         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[38].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                  ;
;   2.246 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N291         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[38].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg             ;
; 2.362   ; 0.116    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.319 ;   0.073  ; RR ; uTco ; 1      ; UFI_X265_Y211_N291         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[38].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                     ;
;   2.362 ;   0.043  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_sideband[38]                                        ;
;   2.362 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.234   ; 0.175    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 7.378 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||MAIN_CLOCK} -to_clock [get_clocks {MAIN_CLOCK}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {MAIN_CLOCK}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {MAIN_CLOCK} 

Snapshot:
    final

Delay Models:
    Slow vid2 100C Model
    Slow vid2b 100C Model
    Fast vid2a 0C Model
    Fast vid2a 100C Model
    Fast vid2 100C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 7.378 ; fpga_reset_n_debounced                                                                                                                                                                                ; soc_inst|pio_1|pio_1|data_out[3]                                                                                                                                                                            ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.131     ; 2.463      ; Slow vid2 100C Model            ;
; 7.472 ; fpga_reset_n_debounced                                                                                                                                                                                ; soc_inst|pio_1|pio_1|data_out[1]                                                                                                                                                                            ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.130     ; 2.361      ; Slow vid2 100C Model            ;
; 7.477 ; fpga_reset_n_debounced                                                                                                                                                                                ; soc_inst|pio_1|pio_1|data_out[0]~DUPLICATE                                                                                                                                                                  ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.130     ; 2.361      ; Slow vid2 100C Model            ;
; 7.477 ; fpga_reset_n_debounced                                                                                                                                                                                ; soc_inst|pio_1|pio_1|data_out[0]                                                                                                                                                                            ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.130     ; 2.361      ; Slow vid2 100C Model            ;
; 7.486 ; fpga_reset_n_debounced                                                                                                                                                                                ; soc_inst|pio_1|pio_1|data_out[2]                                                                                                                                                                            ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.130     ; 2.361      ; Slow vid2 100C Model            ;
; 8.018 ; fpga_reset_n_debounced                                                                                                                                                                                ; soc_inst|axi_conduit_merger_0|axi_conduit_merger_0|r_awprot[0]                                                                                                                                              ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.092     ; 1.865      ; Slow vid2b 100C Model           ;
; 8.880 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|builtin.ela_trigger_flow_mgr_entity|last_level_delayed ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.102     ; 0.998      ; Slow vid2 100C Model            ;
; 9.153 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|final_trigger_set                          ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.075     ; 0.724      ; Slow vid2 100C Model            ;
; 9.153 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.next_address[5]             ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.075     ; 0.724      ; Slow vid2 100C Model            ;
; 9.154 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.next_address[4]             ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.075     ; 0.724      ; Slow vid2 100C Model            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is 7.378 
===============================================================================
+--------------------------------------------------------------------+
; Path Summary                                                       ;
+---------------------------------+----------------------------------+
; Property                        ; Value                            ;
+---------------------------------+----------------------------------+
; From Node                       ; fpga_reset_n_debounced           ;
; To Node                         ; soc_inst|pio_1|pio_1|data_out[3] ;
; Launch Clock                    ; MAIN_CLOCK                       ;
; Latch Clock                     ; MAIN_CLOCK                       ;
; SDC Exception                   ; No SDC Exception on Path         ;
; Data Arrival Time               ; 5.748                            ;
; Data Required Time              ; 13.126                           ;
; Slack                           ; 7.378                            ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model             ;
+---------------------------------+----------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.131 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.463  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.438       ; 74         ; 0.000 ; 2.438 ;
;    Cell                ;        ; 3     ; 0.847       ; 26         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.100       ; 85         ; 0.958 ; 1.142 ;
;    Cell                ;        ; 2     ; 0.120       ; 5          ; 0.000 ; 0.120 ;
;    uTco                ;        ; 1     ; 0.243       ; 10         ; 0.243 ; 0.243 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.193       ; 74         ; 0.000 ; 2.193 ;
;    Cell                ;        ; 3     ; 0.755       ; 26         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                    ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                           ;
; 3.285   ; 3.285   ;    ;      ;        ;                      ;                    ; clock path                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad            ; fpga_clk_100[0]                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer   ; fpga_clk_100[0]~input|i                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer   ; fpga_clk_100[0]~input|o                                                    ;
;   0.847 ;   0.682 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer   ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   3.285 ;   2.438 ; RR ; IC   ; 1      ; FF_X201_Y199_N56     ; ALM Register       ; fpga_reset_n_debounced|clk                                                 ;
;   3.285 ;   0.000 ; RR ; CELL ; 1      ; FF_X201_Y199_N56     ; ALM Register       ; fpga_reset_n_debounced                                                     ;
; 5.748   ; 2.463   ;    ;      ;        ;                      ;                    ; data path                                                                  ;
;   3.528 ;   0.243 ; RR ; uTco ; 14     ; FF_X201_Y199_N56     ; ALM Register       ; fpga_reset_n_debounced|q                                                   ;
;   4.486 ;   0.958 ; RR ; IC   ; 1      ; LABCELL_X256_Y200_N3 ; Combinational cell ; system_reset_n~2|datad                                                     ;
;   4.606 ;   0.120 ; RR ; CELL ; 53     ; LABCELL_X256_Y200_N3 ; Combinational cell ; system_reset_n~2|combout                                                   ;
;   5.748 ;   1.142 ; RF ; IC   ; 1      ; FF_X308_Y203_N13     ; ALM Register       ; soc_inst|pio_1|pio_1|data_out[3]|clrn                                      ;
;   5.748 ;   0.000 ; FF ; CELL ; 1      ; FF_X308_Y203_N13     ; ALM Register       ; soc_inst|pio_1|pio_1|data_out[3]                                           ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                             ;
+----------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+----------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;      ;        ;                      ;                  ; latch edge time                                                            ;
; 13.154   ; 3.154   ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   10.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   10.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   10.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   10.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   10.755 ;   0.590 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   12.948 ;   2.193 ; RR ; IC   ; 1      ; FF_X308_Y203_N13     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[3]|clk                                       ;
;   12.948 ;   0.000 ; RR ; CELL ; 1      ; FF_X308_Y203_N13     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[3]                                           ;
;   13.149 ;   0.201 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                    ;
;   13.154 ;   0.005 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                     ;
; 13.124   ; -0.030  ;    ;      ;        ;                      ;                  ; clock uncertainty                                                          ;
; 13.126   ; 0.002   ;    ; uTsu ; 1      ; FF_X308_Y203_N13     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[3]                                           ;
+----------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+



Path #2: Recovery slack is 7.472 
===============================================================================
+--------------------------------------------------------------------+
; Path Summary                                                       ;
+---------------------------------+----------------------------------+
; Property                        ; Value                            ;
+---------------------------------+----------------------------------+
; From Node                       ; fpga_reset_n_debounced           ;
; To Node                         ; soc_inst|pio_1|pio_1|data_out[1] ;
; Launch Clock                    ; MAIN_CLOCK                       ;
; Latch Clock                     ; MAIN_CLOCK                       ;
; SDC Exception                   ; No SDC Exception on Path         ;
; Data Arrival Time               ; 5.646                            ;
; Data Required Time              ; 13.118                           ;
; Slack                           ; 7.472                            ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model             ;
+---------------------------------+----------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.130 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.361  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.438       ; 74         ; 0.000 ; 2.438 ;
;    Cell                ;        ; 3     ; 0.847       ; 26         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.998       ; 85         ; 0.958 ; 1.040 ;
;    Cell                ;        ; 2     ; 0.120       ; 5          ; 0.000 ; 0.120 ;
;    uTco                ;        ; 1     ; 0.243       ; 10         ; 0.243 ; 0.243 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.194       ; 74         ; 0.000 ; 2.194 ;
;    Cell                ;        ; 3     ; 0.755       ; 26         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                    ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                           ;
; 3.285   ; 3.285   ;    ;      ;        ;                      ;                    ; clock path                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad            ; fpga_clk_100[0]                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer   ; fpga_clk_100[0]~input|i                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer   ; fpga_clk_100[0]~input|o                                                    ;
;   0.847 ;   0.682 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer   ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   3.285 ;   2.438 ; RR ; IC   ; 1      ; FF_X201_Y199_N56     ; ALM Register       ; fpga_reset_n_debounced|clk                                                 ;
;   3.285 ;   0.000 ; RR ; CELL ; 1      ; FF_X201_Y199_N56     ; ALM Register       ; fpga_reset_n_debounced                                                     ;
; 5.646   ; 2.361   ;    ;      ;        ;                      ;                    ; data path                                                                  ;
;   3.528 ;   0.243 ; RR ; uTco ; 14     ; FF_X201_Y199_N56     ; ALM Register       ; fpga_reset_n_debounced|q                                                   ;
;   4.486 ;   0.958 ; RR ; IC   ; 1      ; LABCELL_X256_Y200_N3 ; Combinational cell ; system_reset_n~2|datad                                                     ;
;   4.606 ;   0.120 ; RR ; CELL ; 53     ; LABCELL_X256_Y200_N3 ; Combinational cell ; system_reset_n~2|combout                                                   ;
;   5.646 ;   1.040 ; RF ; IC   ; 1      ; FF_X307_Y204_N14     ; ALM Register       ; soc_inst|pio_1|pio_1|data_out[1]|clrn                                      ;
;   5.646 ;   0.000 ; FF ; CELL ; 1      ; FF_X307_Y204_N14     ; ALM Register       ; soc_inst|pio_1|pio_1|data_out[1]                                           ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                             ;
+----------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+----------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;      ;        ;                      ;                  ; latch edge time                                                            ;
; 13.155   ; 3.155   ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   10.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   10.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   10.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   10.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   10.755 ;   0.590 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   12.949 ;   2.194 ; RR ; IC   ; 1      ; FF_X307_Y204_N14     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[1]|clk                                       ;
;   12.949 ;   0.000 ; RR ; CELL ; 1      ; FF_X307_Y204_N14     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[1]                                           ;
;   13.150 ;   0.201 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                    ;
;   13.155 ;   0.005 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                     ;
; 13.125   ; -0.030  ;    ;      ;        ;                      ;                  ; clock uncertainty                                                          ;
; 13.118   ; -0.007  ;    ; uTsu ; 1      ; FF_X307_Y204_N14     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[1]                                           ;
+----------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+



Path #3: Recovery slack is 7.477 
===============================================================================
+------------------------------------------------------------------------------+
; Path Summary                                                                 ;
+---------------------------------+--------------------------------------------+
; Property                        ; Value                                      ;
+---------------------------------+--------------------------------------------+
; From Node                       ; fpga_reset_n_debounced                     ;
; To Node                         ; soc_inst|pio_1|pio_1|data_out[0]~DUPLICATE ;
; Launch Clock                    ; MAIN_CLOCK                                 ;
; Latch Clock                     ; MAIN_CLOCK                                 ;
; SDC Exception                   ; No SDC Exception on Path                   ;
; Data Arrival Time               ; 5.646                                      ;
; Data Required Time              ; 13.123                                     ;
; Slack                           ; 7.477                                      ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                       ;
+---------------------------------+--------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.130 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.361  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.438       ; 74         ; 0.000 ; 2.438 ;
;    Cell                ;        ; 3     ; 0.847       ; 26         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.998       ; 85         ; 0.958 ; 1.040 ;
;    Cell                ;        ; 2     ; 0.120       ; 5          ; 0.000 ; 0.120 ;
;    uTco                ;        ; 1     ; 0.243       ; 10         ; 0.243 ; 0.243 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.194       ; 74         ; 0.000 ; 2.194 ;
;    Cell                ;        ; 3     ; 0.755       ; 26         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                    ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                           ;
; 3.285   ; 3.285   ;    ;      ;        ;                      ;                    ; clock path                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad            ; fpga_clk_100[0]                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer   ; fpga_clk_100[0]~input|i                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer   ; fpga_clk_100[0]~input|o                                                    ;
;   0.847 ;   0.682 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer   ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   3.285 ;   2.438 ; RR ; IC   ; 1      ; FF_X201_Y199_N56     ; ALM Register       ; fpga_reset_n_debounced|clk                                                 ;
;   3.285 ;   0.000 ; RR ; CELL ; 1      ; FF_X201_Y199_N56     ; ALM Register       ; fpga_reset_n_debounced                                                     ;
; 5.646   ; 2.361   ;    ;      ;        ;                      ;                    ; data path                                                                  ;
;   3.528 ;   0.243 ; RR ; uTco ; 14     ; FF_X201_Y199_N56     ; ALM Register       ; fpga_reset_n_debounced|q                                                   ;
;   4.486 ;   0.958 ; RR ; IC   ; 1      ; LABCELL_X256_Y200_N3 ; Combinational cell ; system_reset_n~2|datad                                                     ;
;   4.606 ;   0.120 ; RR ; CELL ; 53     ; LABCELL_X256_Y200_N3 ; Combinational cell ; system_reset_n~2|combout                                                   ;
;   5.646 ;   1.040 ; RF ; IC   ; 1      ; FF_X307_Y204_N37     ; ALM Register       ; soc_inst|pio_1|pio_1|data_out[0]~DUPLICATE|clrn                            ;
;   5.646 ;   0.000 ; FF ; CELL ; 1      ; FF_X307_Y204_N37     ; ALM Register       ; soc_inst|pio_1|pio_1|data_out[0]~DUPLICATE                                 ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                             ;
+----------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+----------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;      ;        ;                      ;                  ; latch edge time                                                            ;
; 13.155   ; 3.155   ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   10.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   10.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   10.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   10.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   10.755 ;   0.590 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   12.949 ;   2.194 ; RR ; IC   ; 1      ; FF_X307_Y204_N37     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[0]~DUPLICATE|clk                             ;
;   12.949 ;   0.000 ; RR ; CELL ; 1      ; FF_X307_Y204_N37     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[0]~DUPLICATE                                 ;
;   13.150 ;   0.201 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                    ;
;   13.155 ;   0.005 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                     ;
; 13.125   ; -0.030  ;    ;      ;        ;                      ;                  ; clock uncertainty                                                          ;
; 13.123   ; -0.002  ;    ; uTsu ; 1      ; FF_X307_Y204_N37     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[0]~DUPLICATE                                 ;
+----------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+



Path #4: Recovery slack is 7.477 
===============================================================================
+--------------------------------------------------------------------+
; Path Summary                                                       ;
+---------------------------------+----------------------------------+
; Property                        ; Value                            ;
+---------------------------------+----------------------------------+
; From Node                       ; fpga_reset_n_debounced           ;
; To Node                         ; soc_inst|pio_1|pio_1|data_out[0] ;
; Launch Clock                    ; MAIN_CLOCK                       ;
; Latch Clock                     ; MAIN_CLOCK                       ;
; SDC Exception                   ; No SDC Exception on Path         ;
; Data Arrival Time               ; 5.646                            ;
; Data Required Time              ; 13.123                           ;
; Slack                           ; 7.477                            ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model             ;
+---------------------------------+----------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.130 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.361  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.438       ; 74         ; 0.000 ; 2.438 ;
;    Cell                ;        ; 3     ; 0.847       ; 26         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.998       ; 85         ; 0.958 ; 1.040 ;
;    Cell                ;        ; 2     ; 0.120       ; 5          ; 0.000 ; 0.120 ;
;    uTco                ;        ; 1     ; 0.243       ; 10         ; 0.243 ; 0.243 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.194       ; 74         ; 0.000 ; 2.194 ;
;    Cell                ;        ; 3     ; 0.755       ; 26         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                    ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                           ;
; 3.285   ; 3.285   ;    ;      ;        ;                      ;                    ; clock path                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad            ; fpga_clk_100[0]                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer   ; fpga_clk_100[0]~input|i                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer   ; fpga_clk_100[0]~input|o                                                    ;
;   0.847 ;   0.682 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer   ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   3.285 ;   2.438 ; RR ; IC   ; 1      ; FF_X201_Y199_N56     ; ALM Register       ; fpga_reset_n_debounced|clk                                                 ;
;   3.285 ;   0.000 ; RR ; CELL ; 1      ; FF_X201_Y199_N56     ; ALM Register       ; fpga_reset_n_debounced                                                     ;
; 5.646   ; 2.361   ;    ;      ;        ;                      ;                    ; data path                                                                  ;
;   3.528 ;   0.243 ; RR ; uTco ; 14     ; FF_X201_Y199_N56     ; ALM Register       ; fpga_reset_n_debounced|q                                                   ;
;   4.486 ;   0.958 ; RR ; IC   ; 1      ; LABCELL_X256_Y200_N3 ; Combinational cell ; system_reset_n~2|datad                                                     ;
;   4.606 ;   0.120 ; RR ; CELL ; 53     ; LABCELL_X256_Y200_N3 ; Combinational cell ; system_reset_n~2|combout                                                   ;
;   5.646 ;   1.040 ; RF ; IC   ; 1      ; FF_X307_Y204_N38     ; ALM Register       ; soc_inst|pio_1|pio_1|data_out[0]|clrn                                      ;
;   5.646 ;   0.000 ; FF ; CELL ; 1      ; FF_X307_Y204_N38     ; ALM Register       ; soc_inst|pio_1|pio_1|data_out[0]                                           ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                             ;
+----------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+----------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;      ;        ;                      ;                  ; latch edge time                                                            ;
; 13.155   ; 3.155   ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   10.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   10.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   10.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   10.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   10.755 ;   0.590 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   12.949 ;   2.194 ; RR ; IC   ; 1      ; FF_X307_Y204_N38     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[0]|clk                                       ;
;   12.949 ;   0.000 ; RR ; CELL ; 1      ; FF_X307_Y204_N38     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[0]                                           ;
;   13.150 ;   0.201 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                    ;
;   13.155 ;   0.005 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                     ;
; 13.125   ; -0.030  ;    ;      ;        ;                      ;                  ; clock uncertainty                                                          ;
; 13.123   ; -0.002  ;    ; uTsu ; 1      ; FF_X307_Y204_N38     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[0]                                           ;
+----------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+



Path #5: Recovery slack is 7.486 
===============================================================================
+--------------------------------------------------------------------+
; Path Summary                                                       ;
+---------------------------------+----------------------------------+
; Property                        ; Value                            ;
+---------------------------------+----------------------------------+
; From Node                       ; fpga_reset_n_debounced           ;
; To Node                         ; soc_inst|pio_1|pio_1|data_out[2] ;
; Launch Clock                    ; MAIN_CLOCK                       ;
; Latch Clock                     ; MAIN_CLOCK                       ;
; SDC Exception                   ; No SDC Exception on Path         ;
; Data Arrival Time               ; 5.646                            ;
; Data Required Time              ; 13.132                           ;
; Slack                           ; 7.486                            ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model             ;
+---------------------------------+----------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.130 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.361  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.438       ; 74         ; 0.000 ; 2.438 ;
;    Cell                ;        ; 3     ; 0.847       ; 26         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.998       ; 85         ; 0.958 ; 1.040 ;
;    Cell                ;        ; 2     ; 0.120       ; 5          ; 0.000 ; 0.120 ;
;    uTco                ;        ; 1     ; 0.243       ; 10         ; 0.243 ; 0.243 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.194       ; 74         ; 0.000 ; 2.194 ;
;    Cell                ;        ; 3     ; 0.755       ; 26         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                    ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                           ;
; 3.285   ; 3.285   ;    ;      ;        ;                      ;                    ; clock path                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad            ; fpga_clk_100[0]                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer   ; fpga_clk_100[0]~input|i                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer   ; fpga_clk_100[0]~input|o                                                    ;
;   0.847 ;   0.682 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer   ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   3.285 ;   2.438 ; RR ; IC   ; 1      ; FF_X201_Y199_N56     ; ALM Register       ; fpga_reset_n_debounced|clk                                                 ;
;   3.285 ;   0.000 ; RR ; CELL ; 1      ; FF_X201_Y199_N56     ; ALM Register       ; fpga_reset_n_debounced                                                     ;
; 5.646   ; 2.361   ;    ;      ;        ;                      ;                    ; data path                                                                  ;
;   3.528 ;   0.243 ; RR ; uTco ; 14     ; FF_X201_Y199_N56     ; ALM Register       ; fpga_reset_n_debounced|q                                                   ;
;   4.486 ;   0.958 ; RR ; IC   ; 1      ; LABCELL_X256_Y200_N3 ; Combinational cell ; system_reset_n~2|datad                                                     ;
;   4.606 ;   0.120 ; RR ; CELL ; 53     ; LABCELL_X256_Y200_N3 ; Combinational cell ; system_reset_n~2|combout                                                   ;
;   5.646 ;   1.040 ; RF ; IC   ; 1      ; FF_X307_Y204_N43     ; ALM Register       ; soc_inst|pio_1|pio_1|data_out[2]|clrn                                      ;
;   5.646 ;   0.000 ; FF ; CELL ; 1      ; FF_X307_Y204_N43     ; ALM Register       ; soc_inst|pio_1|pio_1|data_out[2]                                           ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                             ;
+----------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+----------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;      ;        ;                      ;                  ; latch edge time                                                            ;
; 13.155   ; 3.155   ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   10.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   10.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   10.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   10.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   10.755 ;   0.590 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   12.949 ;   2.194 ; RR ; IC   ; 1      ; FF_X307_Y204_N43     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[2]|clk                                       ;
;   12.949 ;   0.000 ; RR ; CELL ; 1      ; FF_X307_Y204_N43     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[2]                                           ;
;   13.150 ;   0.201 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                    ;
;   13.155 ;   0.005 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                     ;
; 13.125   ; -0.030  ;    ;      ;        ;                      ;                  ; clock uncertainty                                                          ;
; 13.132   ; 0.007   ;    ; uTsu ; 1      ; FF_X307_Y204_N43     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[2]                                           ;
+----------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+



Path #6: Recovery slack is 8.018 
===============================================================================
+--------------------------------------------------------------------------------------------------+
; Path Summary                                                                                     ;
+---------------------------------+----------------------------------------------------------------+
; Property                        ; Value                                                          ;
+---------------------------------+----------------------------------------------------------------+
; From Node                       ; fpga_reset_n_debounced                                         ;
; To Node                         ; soc_inst|axi_conduit_merger_0|axi_conduit_merger_0|r_awprot[0] ;
; Launch Clock                    ; MAIN_CLOCK                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                       ;
; Data Arrival Time               ; 5.024                                                          ;
; Data Required Time              ; 13.042                                                         ;
; Slack                           ; 8.018                                                          ;
; Worst-Case Operating Conditions ; Slow vid2b 100C Model                                          ;
+---------------------------------+----------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.092 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.865  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.286       ; 72         ; 0.000 ; 2.286 ;
;    Cell                ;        ; 3     ; 0.873       ; 28         ; 0.000 ; 0.708 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.504       ; 81         ; 0.546 ; 0.958 ;
;    Cell                ;        ; 2     ; 0.118       ; 6          ; 0.000 ; 0.118 ;
;    uTco                ;        ; 1     ; 0.243       ; 13         ; 0.243 ; 0.243 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.083       ; 73         ; 0.000 ; 2.083 ;
;    Cell                ;        ; 3     ; 0.778       ; 27         ; 0.000 ; 0.613 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                               ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                    ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                           ;
; 3.159   ; 3.159   ;    ;      ;        ;                      ;                    ; clock path                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad            ; fpga_clk_100[0]                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer   ; fpga_clk_100[0]~input|i                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer   ; fpga_clk_100[0]~input|o                                                    ;
;   0.873 ;   0.708 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer   ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   3.159 ;   2.286 ; RR ; IC   ; 1      ; FF_X201_Y199_N56     ; ALM Register       ; fpga_reset_n_debounced|clk                                                 ;
;   3.159 ;   0.000 ; RR ; CELL ; 1      ; FF_X201_Y199_N56     ; ALM Register       ; fpga_reset_n_debounced                                                     ;
; 5.024   ; 1.865   ;    ;      ;        ;                      ;                    ; data path                                                                  ;
;   3.402 ;   0.243 ; RR ; uTco ; 14     ; FF_X201_Y199_N56     ; ALM Register       ; fpga_reset_n_debounced|q                                                   ;
;   4.360 ;   0.958 ; RR ; IC   ; 1      ; LABCELL_X256_Y200_N3 ; Combinational cell ; system_reset_n~2|datad                                                     ;
;   4.478 ;   0.118 ; RR ; CELL ; 53     ; LABCELL_X256_Y200_N3 ; Combinational cell ; system_reset_n~2|combout                                                   ;
;   5.024 ;   0.546 ; RF ; IC   ; 1      ; FF_X264_Y205_N43     ; ALM Register       ; soc_inst|axi_conduit_merger_0|axi_conduit_merger_0|r_awprot[0]|clrn        ;
;   5.024 ;   0.000 ; FF ; CELL ; 1      ; FF_X264_Y205_N43     ; ALM Register       ; soc_inst|axi_conduit_merger_0|axi_conduit_merger_0|r_awprot[0]             ;
+---------+---------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                             ;
+----------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+----------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;      ;        ;                      ;                  ; latch edge time                                                            ;
; 13.067   ; 3.067   ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   10.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   10.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   10.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   10.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   10.778 ;   0.613 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   12.861 ;   2.083 ; RR ; IC   ; 1      ; FF_X264_Y205_N43     ; ALM Register     ; soc_inst|axi_conduit_merger_0|axi_conduit_merger_0|r_awprot[0]|clk         ;
;   12.861 ;   0.000 ; RR ; CELL ; 1      ; FF_X264_Y205_N43     ; ALM Register     ; soc_inst|axi_conduit_merger_0|axi_conduit_merger_0|r_awprot[0]             ;
;   13.062 ;   0.201 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                    ;
;   13.067 ;   0.005 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                     ;
; 13.037   ; -0.030  ;    ;      ;        ;                      ;                  ; clock uncertainty                                                          ;
; 13.042   ; 0.005   ;    ; uTsu ; 1      ; FF_X264_Y205_N43     ; ALM Register     ; soc_inst|axi_conduit_merger_0|axi_conduit_merger_0|r_awprot[0]             ;
+----------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+



Path #7: Recovery slack is 8.880 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out       ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|builtin.ela_trigger_flow_mgr_entity|last_level_delayed ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                                                                                  ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                    ;
; Data Arrival Time               ; 4.308                                                                                                                                                                                                       ;
; Data Required Time              ; 13.188                                                                                                                                                                                                      ;
; Slack                           ; 8.880                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                        ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.102 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.998  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.463       ; 74         ; 0.000 ; 2.463 ;
;    Cell                ;        ; 4     ; 0.847       ; 26         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.769       ; 77         ; 0.769 ; 0.769 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.229       ; 23         ; 0.229 ; 0.229 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.192       ; 74         ; 0.000 ; 2.192 ;
;    Cell                ;        ; 4     ; 0.755       ; 26         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                                                                                                 ;
; 3.310   ; 3.310   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                                                                                          ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                                                                                          ;
;   0.847 ;   0.682 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                       ;
;   0.847 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                              ;
;   0.847 ;   0.000 ; RR ; CELL ; 448    ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                                    ;
;   3.310 ;   2.463 ; RR ; IC   ; 1      ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out|clk        ;
;   3.310 ;   0.000 ; RR ; CELL ; 1      ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out            ;
; 4.308   ; 0.998   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                                                                                        ;
;   3.539 ;   0.229 ; RR ; uTco ; 204    ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out|q          ;
;   4.308 ;   0.769 ; RF ; IC   ; 1      ; FF_X244_Y194_N46     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|builtin.ela_trigger_flow_mgr_entity|last_level_delayed|clrn ;
;   4.308 ;   0.000 ; FF ; CELL ; 1      ; FF_X244_Y194_N46     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|builtin.ela_trigger_flow_mgr_entity|last_level_delayed      ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                   ;
+----------+----------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                                         ;
+----------+----------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                                                                                 ;
; 13.208   ; 3.208    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                                      ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                                  ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                                                                                 ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                                                                                         ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                                                                                         ;
;   10.755 ;   0.590  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                      ;
;   10.755 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                             ;
;   10.755 ;   0.000  ; RR ; CELL ; 448    ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                                   ;
;   12.947 ;   2.192  ; RR ; IC   ; 1      ; FF_X244_Y194_N46     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|builtin.ela_trigger_flow_mgr_entity|last_level_delayed|clk ;
;   12.947 ;   0.000  ; RR ; CELL ; 1      ; FF_X244_Y194_N46     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|builtin.ela_trigger_flow_mgr_entity|last_level_delayed     ;
;   13.215 ;   0.268  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                                                                                         ;
;   13.208 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                                                                                          ;
; 13.178   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                                                                                               ;
; 13.188   ; 0.010    ;    ; uTsu ; 1      ; FF_X244_Y194_N46     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|builtin.ela_trigger_flow_mgr_entity|last_level_delayed     ;
+----------+----------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is 9.153 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|final_trigger_set                    ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                                                                            ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                              ;
; Data Arrival Time               ; 4.034                                                                                                                                                                                                 ;
; Data Required Time              ; 13.187                                                                                                                                                                                                ;
; Slack                           ; 9.153                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.075 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.724  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.463       ; 74         ; 0.000 ; 2.463 ;
;    Cell                ;        ; 4     ; 0.847       ; 26         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.495       ; 68         ; 0.495 ; 0.495 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.229       ; 32         ; 0.229 ; 0.229 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.219       ; 75         ; 0.000 ; 2.219 ;
;    Cell                ;        ; 4     ; 0.755       ; 25         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                                                                                          ;
; 3.310   ; 3.310   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                                                                                   ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                                                                                   ;
;   0.847 ;   0.682 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                ;
;   0.847 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                       ;
;   0.847 ;   0.000 ; RR ; CELL ; 448    ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                             ;
;   3.310 ;   2.463 ; RR ; IC   ; 1      ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out|clk ;
;   3.310 ;   0.000 ; RR ; CELL ; 1      ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out     ;
; 4.034   ; 0.724   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                                                                                 ;
;   3.539 ;   0.229 ; RR ; uTco ; 204    ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out|q   ;
;   4.034 ;   0.495 ; RF ; IC   ; 1      ; FF_X232_Y181_N7      ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|final_trigger_set|clrn                   ;
;   4.034 ;   0.000 ; FF ; CELL ; 1      ; FF_X232_Y181_N7      ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|final_trigger_set                        ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                          ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                                                        ;
; 13.235   ; 3.235    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                             ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                         ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                                                        ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                                                                ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                                                                ;
;   10.755 ;   0.590  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                             ;
;   10.755 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                    ;
;   10.755 ;   0.000  ; RR ; CELL ; 448    ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                          ;
;   12.974 ;   2.219  ; RR ; IC   ; 1      ; FF_X232_Y181_N7      ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|final_trigger_set|clk ;
;   12.974 ;   0.000  ; RR ; CELL ; 1      ; FF_X232_Y181_N7      ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|final_trigger_set     ;
;   13.242 ;   0.268  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                                                                ;
;   13.235 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                                                                 ;
; 13.205   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                                                                      ;
; 13.187   ; -0.018   ;    ; uTsu ; 1      ; FF_X232_Y181_N7      ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|final_trigger_set     ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is 9.153 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.next_address[5]       ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                                                                            ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                              ;
; Data Arrival Time               ; 4.034                                                                                                                                                                                                 ;
; Data Required Time              ; 13.187                                                                                                                                                                                                ;
; Slack                           ; 9.153                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.075 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.724  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.463       ; 74         ; 0.000 ; 2.463 ;
;    Cell                ;        ; 4     ; 0.847       ; 26         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.495       ; 68         ; 0.495 ; 0.495 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.229       ; 32         ; 0.229 ; 0.229 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.219       ; 75         ; 0.000 ; 2.219 ;
;    Cell                ;        ; 4     ; 0.755       ; 25         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                                                                                          ;
; 3.310   ; 3.310   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                                                                                   ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                                                                                   ;
;   0.847 ;   0.682 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                ;
;   0.847 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                       ;
;   0.847 ;   0.000 ; RR ; CELL ; 448    ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                             ;
;   3.310 ;   2.463 ; RR ; IC   ; 1      ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out|clk ;
;   3.310 ;   0.000 ; RR ; CELL ; 1      ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out     ;
; 4.034   ; 0.724   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                                                                                 ;
;   3.539 ;   0.229 ; RR ; uTco ; 204    ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out|q   ;
;   4.034 ;   0.495 ; RF ; IC   ; 1      ; FF_X232_Y181_N1      ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.next_address[5]|clrn      ;
;   4.034 ;   0.000 ; FF ; CELL ; 1      ; FF_X232_Y181_N1      ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.next_address[5]           ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                       ;
+----------+----------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                             ;
+----------+----------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                                                                     ;
; 13.235   ; 3.235    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                          ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                      ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                                                                     ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                                                                             ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                                                                             ;
;   10.755 ;   0.590  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                          ;
;   10.755 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                 ;
;   10.755 ;   0.000  ; RR ; CELL ; 448    ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                       ;
;   12.974 ;   2.219  ; RR ; IC   ; 1      ; FF_X232_Y181_N1      ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.next_address[5]|clk ;
;   12.974 ;   0.000  ; RR ; CELL ; 1      ; FF_X232_Y181_N1      ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.next_address[5]     ;
;   13.242 ;   0.268  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                                                                             ;
;   13.235 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                                                                              ;
; 13.205   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                                                                                   ;
; 13.187   ; -0.018   ;    ; uTsu ; 1      ; FF_X232_Y181_N1      ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.next_address[5]     ;
+----------+----------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is 9.154 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.next_address[4]       ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                                                                            ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                              ;
; Data Arrival Time               ; 4.034                                                                                                                                                                                                 ;
; Data Required Time              ; 13.188                                                                                                                                                                                                ;
; Slack                           ; 9.154                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.075 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.724  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.463       ; 74         ; 0.000 ; 2.463 ;
;    Cell                ;        ; 4     ; 0.847       ; 26         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.495       ; 68         ; 0.495 ; 0.495 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.229       ; 32         ; 0.229 ; 0.229 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.219       ; 75         ; 0.000 ; 2.219 ;
;    Cell                ;        ; 4     ; 0.755       ; 25         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                                                                                          ;
; 3.310   ; 3.310   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                                                                                   ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                                                                                   ;
;   0.847 ;   0.682 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                ;
;   0.847 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                       ;
;   0.847 ;   0.000 ; RR ; CELL ; 448    ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                             ;
;   3.310 ;   2.463 ; RR ; IC   ; 1      ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out|clk ;
;   3.310 ;   0.000 ; RR ; CELL ; 1      ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out     ;
; 4.034   ; 0.724   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                                                                                 ;
;   3.539 ;   0.229 ; RR ; uTco ; 204    ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out|q   ;
;   4.034 ;   0.495 ; RF ; IC   ; 1      ; FF_X232_Y181_N13     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.next_address[4]|clrn      ;
;   4.034 ;   0.000 ; FF ; CELL ; 1      ; FF_X232_Y181_N13     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.next_address[4]           ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                       ;
+----------+----------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                             ;
+----------+----------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                                                                     ;
; 13.235   ; 3.235    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                          ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                      ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                                                                     ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                                                                             ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                                                                             ;
;   10.755 ;   0.590  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                          ;
;   10.755 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                 ;
;   10.755 ;   0.000  ; RR ; CELL ; 448    ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                       ;
;   12.974 ;   2.219  ; RR ; IC   ; 1      ; FF_X232_Y181_N13     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.next_address[4]|clk ;
;   12.974 ;   0.000  ; RR ; CELL ; 1      ; FF_X232_Y181_N13     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.next_address[4]     ;
;   13.242 ;   0.268  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                                                                             ;
;   13.235 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                                                                              ;
; 13.205   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                                                                                   ;
; 13.188   ; -0.017   ;    ; uTsu ; 1      ; FF_X232_Y181_N13     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.next_address[4]     ;
+----------+----------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 61.271 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow vid2 100C Model
    Slow vid2b 100C Model
    Fast vid2a 0C Model
    Fast vid2a 100C Model
    Fast vid2 100C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; 61.271 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.078     ; 1.102      ; Slow vid2 100C Model            ;
; 61.272 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.078     ; 1.102      ; Slow vid2 100C Model            ;
; 61.272 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.078     ; 1.102      ; Slow vid2 100C Model            ;
; 61.273 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.078     ; 1.102      ; Slow vid2 100C Model            ;
; 61.273 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.098     ; 1.058      ; Slow vid2 100C Model            ;
; 61.273 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.098     ; 1.058      ; Slow vid2 100C Model            ;
; 61.275 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.078     ; 1.102      ; Slow vid2 100C Model            ;
; 61.275 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.098     ; 1.058      ; Slow vid2 100C Model            ;
; 61.275 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.098     ; 1.058      ; Slow vid2 100C Model            ;
; 61.277 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 62.500       ; -0.078     ; 1.102      ; Slow vid2 100C Model            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is 61.271 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                       ;
; Data Arrival Time               ; 6.408                                                                                                                                                                                                                          ;
; Data Required Time              ; 67.679                                                                                                                                                                                                                         ;
; Slack                           ; 61.271                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.078 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.102  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.143       ; 59         ; 0.000 ; 3.143 ;
;    Cell                ;        ; 4     ; 2.163       ; 41         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.859       ; 78         ; 0.859 ; 0.859 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.243       ; 22         ; 0.243 ; 0.243 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.844       ; 63         ; 0.000 ; 2.844 ;
;    Cell                ;        ; 4     ; 1.649       ; 37         ; 0.000 ; 1.649 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                    ;
; 5.306   ; 5.306   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   2.163 ;   2.163 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   5.306 ;   3.143 ; RR ; IC   ; 1      ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   5.306 ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 6.408   ; 1.102   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                           ;
;   5.549 ;   0.243 ; FF ; uTco ; 85     ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   6.408 ;   0.859 ; FF ; IC   ; 1      ; FF_X232_Y178_N1      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]|clrn ;
;   6.408 ;   0.000 ; FF ; CELL ; 1      ; FF_X232_Y178_N1      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]      ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                    ;
; 67.728   ; 5.228    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                         ;
;   62.500 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                     ;
;   62.500 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   64.149 ;   1.649  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   66.993 ;   2.844  ; RR ; IC   ; 1      ; FF_X232_Y178_N1      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]|clk ;
;   66.993 ;   0.000  ; RR ; CELL ; 1      ; FF_X232_Y178_N1      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]     ;
;   67.740 ;   0.747  ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                            ;
;   67.728 ;   -0.012 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                             ;
; 67.698   ; -0.030   ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                                                                                  ;
; 67.679   ; -0.019   ;    ; uTsu ; 1      ; FF_X232_Y178_N1      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]     ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is 61.272 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                       ;
; Data Arrival Time               ; 6.408                                                                                                                                                                                                                          ;
; Data Required Time              ; 67.680                                                                                                                                                                                                                         ;
; Slack                           ; 61.272                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.078 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.102  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.143       ; 59         ; 0.000 ; 3.143 ;
;    Cell                ;        ; 4     ; 2.163       ; 41         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.859       ; 78         ; 0.859 ; 0.859 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.243       ; 22         ; 0.243 ; 0.243 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.844       ; 63         ; 0.000 ; 2.844 ;
;    Cell                ;        ; 4     ; 1.649       ; 37         ; 0.000 ; 1.649 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                    ;
; 5.306   ; 5.306   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   2.163 ;   2.163 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   5.306 ;   3.143 ; RR ; IC   ; 1      ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   5.306 ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 6.408   ; 1.102   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                           ;
;   5.549 ;   0.243 ; FF ; uTco ; 85     ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   6.408 ;   0.859 ; FF ; IC   ; 1      ; FF_X232_Y178_N13     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]|clrn ;
;   6.408 ;   0.000 ; FF ; CELL ; 1      ; FF_X232_Y178_N13     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]      ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                    ;
; 67.728   ; 5.228    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                         ;
;   62.500 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                     ;
;   62.500 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   64.149 ;   1.649  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   66.993 ;   2.844  ; RR ; IC   ; 1      ; FF_X232_Y178_N13     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]|clk ;
;   66.993 ;   0.000  ; RR ; CELL ; 1      ; FF_X232_Y178_N13     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]     ;
;   67.740 ;   0.747  ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                            ;
;   67.728 ;   -0.012 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                             ;
; 67.698   ; -0.030   ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                                                                                  ;
; 67.680   ; -0.018   ;    ; uTsu ; 1      ; FF_X232_Y178_N13     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]     ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is 61.272 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                       ;
; Data Arrival Time               ; 6.408                                                                                                                                                                                                                          ;
; Data Required Time              ; 67.680                                                                                                                                                                                                                         ;
; Slack                           ; 61.272                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.078 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.102  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.143       ; 59         ; 0.000 ; 3.143 ;
;    Cell                ;        ; 4     ; 2.163       ; 41         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.859       ; 78         ; 0.859 ; 0.859 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.243       ; 22         ; 0.243 ; 0.243 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.844       ; 63         ; 0.000 ; 2.844 ;
;    Cell                ;        ; 4     ; 1.649       ; 37         ; 0.000 ; 1.649 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                    ;
; 5.306   ; 5.306   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   2.163 ;   2.163 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   5.306 ;   3.143 ; RR ; IC   ; 1      ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   5.306 ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 6.408   ; 1.102   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                           ;
;   5.549 ;   0.243 ; FF ; uTco ; 85     ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   6.408 ;   0.859 ; FF ; IC   ; 1      ; FF_X232_Y178_N7      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]|clrn ;
;   6.408 ;   0.000 ; FF ; CELL ; 1      ; FF_X232_Y178_N7      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]      ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                    ;
; 67.728   ; 5.228    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                         ;
;   62.500 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                     ;
;   62.500 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   64.149 ;   1.649  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   66.993 ;   2.844  ; RR ; IC   ; 1      ; FF_X232_Y178_N7      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]|clk ;
;   66.993 ;   0.000  ; RR ; CELL ; 1      ; FF_X232_Y178_N7      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]     ;
;   67.740 ;   0.747  ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                            ;
;   67.728 ;   -0.012 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                             ;
; 67.698   ; -0.030   ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                                                                                  ;
; 67.680   ; -0.018   ;    ; uTsu ; 1      ; FF_X232_Y178_N7      ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]     ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is 61.273 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                       ;
; Data Arrival Time               ; 6.408                                                                                                                                                                                                                          ;
; Data Required Time              ; 67.681                                                                                                                                                                                                                         ;
; Slack                           ; 61.273                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.078 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.102  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.143       ; 59         ; 0.000 ; 3.143 ;
;    Cell                ;        ; 4     ; 2.163       ; 41         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.859       ; 78         ; 0.859 ; 0.859 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.243       ; 22         ; 0.243 ; 0.243 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.844       ; 63         ; 0.000 ; 2.844 ;
;    Cell                ;        ; 4     ; 1.649       ; 37         ; 0.000 ; 1.649 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                    ;
; 5.306   ; 5.306   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   2.163 ;   2.163 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   5.306 ;   3.143 ; RR ; IC   ; 1      ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   5.306 ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 6.408   ; 1.102   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                           ;
;   5.549 ;   0.243 ; FF ; uTco ; 85     ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   6.408 ;   0.859 ; FF ; IC   ; 1      ; FF_X232_Y178_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]|clrn ;
;   6.408 ;   0.000 ; FF ; CELL ; 1      ; FF_X232_Y178_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]      ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                    ;
; 67.728   ; 5.228    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                         ;
;   62.500 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                     ;
;   62.500 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   64.149 ;   1.649  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   66.993 ;   2.844  ; RR ; IC   ; 1      ; FF_X232_Y178_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]|clk ;
;   66.993 ;   0.000  ; RR ; CELL ; 1      ; FF_X232_Y178_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]     ;
;   67.740 ;   0.747  ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                            ;
;   67.728 ;   -0.012 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                             ;
; 67.698   ; -0.030   ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                                                                                  ;
; 67.681   ; -0.017   ;    ; uTsu ; 1      ; FF_X232_Y178_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]     ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is 61.273 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                       ;
; Data Arrival Time               ; 6.364                                                                                                                                                                                                                          ;
; Data Required Time              ; 67.637                                                                                                                                                                                                                         ;
; Slack                           ; 61.273                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.098 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.058  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.143       ; 59         ; 0.000 ; 3.143 ;
;    Cell                ;        ; 4     ; 2.163       ; 41         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.815       ; 77         ; 0.815 ; 0.815 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.243       ; 23         ; 0.243 ; 0.243 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.824       ; 63         ; 0.000 ; 2.824 ;
;    Cell                ;        ; 4     ; 1.649       ; 37         ; 0.000 ; 1.649 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                    ;
; 5.306   ; 5.306   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   2.163 ;   2.163 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   5.306 ;   3.143 ; RR ; IC   ; 1      ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   5.306 ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 6.364   ; 1.058   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                           ;
;   5.549 ;   0.243 ; FF ; uTco ; 85     ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   6.364 ;   0.815 ; FF ; IC   ; 1      ; FF_X229_Y183_N23     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]|clrn ;
;   6.364 ;   0.000 ; FF ; CELL ; 1      ; FF_X229_Y183_N23     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]      ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                    ;
; 67.708   ; 5.208    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                         ;
;   62.500 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                     ;
;   62.500 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   64.149 ;   1.649  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   66.973 ;   2.824  ; RR ; IC   ; 1      ; FF_X229_Y183_N23     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]|clk ;
;   66.973 ;   0.000  ; RR ; CELL ; 1      ; FF_X229_Y183_N23     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]     ;
;   67.720 ;   0.747  ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                            ;
;   67.708 ;   -0.012 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                             ;
; 67.678   ; -0.030   ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                                                                                  ;
; 67.637   ; -0.041   ;    ; uTsu ; 1      ; FF_X229_Y183_N23     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]     ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is 61.273 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                       ;
; Data Arrival Time               ; 6.364                                                                                                                                                                                                                          ;
; Data Required Time              ; 67.637                                                                                                                                                                                                                         ;
; Slack                           ; 61.273                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.098 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.058  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.143       ; 59         ; 0.000 ; 3.143 ;
;    Cell                ;        ; 4     ; 2.163       ; 41         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.815       ; 77         ; 0.815 ; 0.815 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.243       ; 23         ; 0.243 ; 0.243 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.824       ; 63         ; 0.000 ; 2.824 ;
;    Cell                ;        ; 4     ; 1.649       ; 37         ; 0.000 ; 1.649 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                    ;
; 5.306   ; 5.306   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   2.163 ;   2.163 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   5.306 ;   3.143 ; RR ; IC   ; 1      ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   5.306 ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 6.364   ; 1.058   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                           ;
;   5.549 ;   0.243 ; FF ; uTco ; 85     ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   6.364 ;   0.815 ; FF ; IC   ; 1      ; FF_X229_Y183_N20     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]|clrn ;
;   6.364 ;   0.000 ; FF ; CELL ; 1      ; FF_X229_Y183_N20     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]      ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                    ;
; 67.708   ; 5.208    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                         ;
;   62.500 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                     ;
;   62.500 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   64.149 ;   1.649  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   66.973 ;   2.824  ; RR ; IC   ; 1      ; FF_X229_Y183_N20     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]|clk ;
;   66.973 ;   0.000  ; RR ; CELL ; 1      ; FF_X229_Y183_N20     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]     ;
;   67.720 ;   0.747  ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                            ;
;   67.708 ;   -0.012 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                             ;
; 67.678   ; -0.030   ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                                                                                  ;
; 67.637   ; -0.041   ;    ; uTsu ; 1      ; FF_X229_Y183_N20     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]     ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is 61.275 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                       ;
; Data Arrival Time               ; 6.408                                                                                                                                                                                                                          ;
; Data Required Time              ; 67.683                                                                                                                                                                                                                         ;
; Slack                           ; 61.275                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.078 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.102  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.143       ; 59         ; 0.000 ; 3.143 ;
;    Cell                ;        ; 4     ; 2.163       ; 41         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.859       ; 78         ; 0.859 ; 0.859 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.243       ; 22         ; 0.243 ; 0.243 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.844       ; 63         ; 0.000 ; 2.844 ;
;    Cell                ;        ; 4     ; 1.649       ; 37         ; 0.000 ; 1.649 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                    ;
; 5.306   ; 5.306   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   2.163 ;   2.163 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   5.306 ;   3.143 ; RR ; IC   ; 1      ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   5.306 ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 6.408   ; 1.102   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                           ;
;   5.549 ;   0.243 ; FF ; uTco ; 85     ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   6.408 ;   0.859 ; FF ; IC   ; 1      ; FF_X232_Y178_N25     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]|clrn ;
;   6.408 ;   0.000 ; FF ; CELL ; 1      ; FF_X232_Y178_N25     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]      ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                    ;
; 67.728   ; 5.228    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                         ;
;   62.500 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                     ;
;   62.500 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   64.149 ;   1.649  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   66.993 ;   2.844  ; RR ; IC   ; 1      ; FF_X232_Y178_N25     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]|clk ;
;   66.993 ;   0.000  ; RR ; CELL ; 1      ; FF_X232_Y178_N25     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]     ;
;   67.740 ;   0.747  ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                            ;
;   67.728 ;   -0.012 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                             ;
; 67.698   ; -0.030   ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                                                                                  ;
; 67.683   ; -0.015   ;    ; uTsu ; 1      ; FF_X232_Y178_N25     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]     ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is 61.275 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                       ;
; Data Arrival Time               ; 6.364                                                                                                                                                                                                                          ;
; Data Required Time              ; 67.639                                                                                                                                                                                                                         ;
; Slack                           ; 61.275                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.098 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.058  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.143       ; 59         ; 0.000 ; 3.143 ;
;    Cell                ;        ; 4     ; 2.163       ; 41         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.815       ; 77         ; 0.815 ; 0.815 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.243       ; 23         ; 0.243 ; 0.243 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.824       ; 63         ; 0.000 ; 2.824 ;
;    Cell                ;        ; 4     ; 1.649       ; 37         ; 0.000 ; 1.649 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                    ;
; 5.306   ; 5.306   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   2.163 ;   2.163 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   5.306 ;   3.143 ; RR ; IC   ; 1      ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   5.306 ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 6.364   ; 1.058   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                           ;
;   5.549 ;   0.243 ; FF ; uTco ; 85     ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   6.364 ;   0.815 ; FF ; IC   ; 1      ; FF_X229_Y183_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]|clrn ;
;   6.364 ;   0.000 ; FF ; CELL ; 1      ; FF_X229_Y183_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]      ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                    ;
; 67.708   ; 5.208    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                         ;
;   62.500 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                     ;
;   62.500 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   64.149 ;   1.649  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   66.973 ;   2.824  ; RR ; IC   ; 1      ; FF_X229_Y183_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]|clk ;
;   66.973 ;   0.000  ; RR ; CELL ; 1      ; FF_X229_Y183_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]     ;
;   67.720 ;   0.747  ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                            ;
;   67.708 ;   -0.012 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                             ;
; 67.678   ; -0.030   ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                                                                                  ;
; 67.639   ; -0.039   ;    ; uTsu ; 1      ; FF_X229_Y183_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]     ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is 61.275 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                       ;
; Data Arrival Time               ; 6.364                                                                                                                                                                                                                          ;
; Data Required Time              ; 67.639                                                                                                                                                                                                                         ;
; Slack                           ; 61.275                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.098 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.058  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.143       ; 59         ; 0.000 ; 3.143 ;
;    Cell                ;        ; 4     ; 2.163       ; 41         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.815       ; 77         ; 0.815 ; 0.815 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.243       ; 23         ; 0.243 ; 0.243 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.824       ; 63         ; 0.000 ; 2.824 ;
;    Cell                ;        ; 4     ; 1.649       ; 37         ; 0.000 ; 1.649 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                    ;
; 5.306   ; 5.306   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   2.163 ;   2.163 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   5.306 ;   3.143 ; RR ; IC   ; 1      ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   5.306 ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 6.364   ; 1.058   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                           ;
;   5.549 ;   0.243 ; FF ; uTco ; 85     ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   6.364 ;   0.815 ; FF ; IC   ; 1      ; FF_X229_Y183_N26     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]|clrn ;
;   6.364 ;   0.000 ; FF ; CELL ; 1      ; FF_X229_Y183_N26     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]      ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                    ;
; 67.708   ; 5.208    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                         ;
;   62.500 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                     ;
;   62.500 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   64.149 ;   1.649  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   66.973 ;   2.824  ; RR ; IC   ; 1      ; FF_X229_Y183_N26     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]|clk ;
;   66.973 ;   0.000  ; RR ; CELL ; 1      ; FF_X229_Y183_N26     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]     ;
;   67.720 ;   0.747  ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                            ;
;   67.708 ;   -0.012 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                             ;
; 67.678   ; -0.030   ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                                                                                  ;
; 67.639   ; -0.039   ;    ; uTsu ; 1      ; FF_X229_Y183_N26     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]     ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is 61.277 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                       ;
; Data Arrival Time               ; 6.408                                                                                                                                                                                                                          ;
; Data Required Time              ; 67.685                                                                                                                                                                                                                         ;
; Slack                           ; 61.277                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 62.500 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.078 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.102  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 3.143       ; 59         ; 0.000 ; 3.143 ;
;    Cell                ;        ; 4     ; 2.163       ; 41         ; 0.000 ; 2.163 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.859       ; 78         ; 0.859 ; 0.859 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.243       ; 22         ; 0.243 ; 0.243 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 2.844       ; 63         ; 0.000 ; 2.844 ;
;    Cell                ;        ; 4     ; 1.649       ; 37         ; 0.000 ; 1.649 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                                                                                                                                                    ;
; 5.306   ; 5.306   ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   2.163 ;   2.163 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   5.306 ;   3.143 ; RR ; IC   ; 1      ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   5.306 ;   0.000 ; RR ; CELL ; 1      ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 6.408   ; 1.102   ;    ;      ;        ;                      ;                    ; data path                                                                                                                                                                                                                           ;
;   5.549 ;   0.243 ; FF ; uTco ; 85     ; FF_X228_Y177_N29     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   6.408 ;   0.859 ; FF ; IC   ; 1      ; FF_X232_Y178_N31     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]|clrn ;
;   6.408 ;   0.000 ; FF ; CELL ; 1      ; FF_X232_Y178_N31     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]      ;
+---------+---------+----+------+--------+----------------------+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                        ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                                                                                                                                            ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 62.500   ; 62.500   ;    ;      ;        ;                      ;                    ; latch edge time                                                                                                                                                                                                                    ;
; 67.728   ; 5.228    ;    ;      ;        ;                      ;                    ; clock path                                                                                                                                                                                                                         ;
;   62.500 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                                                                                                                                                     ;
;   62.500 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   62.500 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   62.500 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   62.500 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   64.149 ;   1.649  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   66.993 ;   2.844  ; RR ; IC   ; 1      ; FF_X232_Y178_N31     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]|clk ;
;   66.993 ;   0.000  ; RR ; CELL ; 1      ; FF_X232_Y178_N31     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]     ;
;   67.740 ;   0.747  ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                                                                                                                                            ;
;   67.728 ;   -0.012 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                                                                                                                                             ;
; 67.698   ; -0.030   ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                                                                                                                                                  ;
; 67.685   ; -0.013   ;    ; uTsu ; 1      ; FF_X232_Y178_N31     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]     ;
+----------+----------+----+------+--------+----------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.158 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow vid2 100C Model
    Slow vid2b 100C Model
    Fast vid2a 0C Model
    Fast vid2a 100C Model
    Fast vid2 100C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                           ; To Node                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; 0.158 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[6]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.247      ; Fast vid2a 0C Model             ;
; 0.159 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.247      ; Fast vid2a 0C Model             ;
; 0.159 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[8]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.247      ; Fast vid2a 0C Model             ;
; 0.162 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.247      ; Fast vid2a 0C Model             ;
; 0.162 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[1]~DUPLICATE ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.247      ; Fast vid2a 0C Model             ;
; 0.162 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[7]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.247      ; Fast vid2a 0C Model             ;
; 0.162 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.247      ; Fast vid2a 0C Model             ;
; 0.164 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[5]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.247      ; Fast vid2a 0C Model             ;
; 0.164 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.247      ; Fast vid2a 0C Model             ;
; 0.165 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.247      ; Fast vid2a 0C Model             ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.158 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[6]      ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 3.074                                                                                               ;
; Data Required Time              ; 2.916                                                                                               ;
; Slack                           ; 0.158                                                                                               ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.247 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.761       ; 62         ; 0.000 ; 1.761 ;
;    Cell                ;       ; 4     ; 1.066       ; 38         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.115       ; 47         ; 0.115 ; 0.115 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.132       ; 53         ; 0.132 ; 0.132 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.957       ; 62         ; 0.000 ; 1.957 ;
;    Cell                ;       ; 4     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                 ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                        ;
; 2.827   ; 2.827   ;    ;      ;        ;                      ;                    ; clock path                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                             ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                             ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                               ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                      ;
;   1.066 ;   1.066 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                  ;
;   2.827 ;   1.761 ; RR ; IC   ; 1      ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|clk ;
;   2.827 ;   0.000 ; RR ; CELL ; 1      ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]     ;
; 3.074   ; 0.247   ;    ;      ;        ;                      ;                    ; data path                                                                                               ;
;   2.959 ;   0.132 ; RR ; uTco ; 16     ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|q   ;
;   3.074 ;   0.115 ; RF ; IC   ; 1      ; FF_X221_Y175_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[6]|clrn     ;
;   3.074 ;   0.000 ; FF ; CELL ; 1      ; FF_X221_Y175_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[6]          ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                       ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                            ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                    ;
; 2.861   ; 2.861    ;    ;      ;        ;                      ;                    ; clock path                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                        ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                          ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                 ;
;   1.221 ;   1.221  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                             ;
;   3.178 ;   1.957  ; RR ; IC   ; 1      ; FF_X221_Y175_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[6]|clk ;
;   3.178 ;   0.000  ; RR ; CELL ; 1      ; FF_X221_Y175_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[6]     ;
;   2.868 ;   -0.310 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                            ;
;   2.861 ;   -0.007 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                             ;
; 2.861   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                  ;
; 2.916   ; 0.055    ;    ; uTh  ; 1      ; FF_X221_Y175_N50     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[6]     ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.159 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]      ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE ;
; Launch Clock                    ; altera_reserved_tck                                                                                      ;
; Latch Clock                     ; altera_reserved_tck                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                 ;
; Data Arrival Time               ; 3.074                                                                                                    ;
; Data Required Time              ; 2.915                                                                                                    ;
; Slack                           ; 0.159                                                                                                    ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.247 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.761       ; 62         ; 0.000 ; 1.761 ;
;    Cell                ;       ; 4     ; 1.066       ; 38         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.115       ; 47         ; 0.115 ; 0.115 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.132       ; 53         ; 0.132 ; 0.132 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.957       ; 62         ; 0.000 ; 1.957 ;
;    Cell                ;       ; 4     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                              ;
; 2.827   ; 2.827   ;    ;      ;        ;                      ;                    ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                   ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                     ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                            ;
;   1.066 ;   1.066 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                        ;
;   2.827 ;   1.761 ; RR ; IC   ; 1      ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|clk       ;
;   2.827 ;   0.000 ; RR ; CELL ; 1      ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]           ;
; 3.074   ; 0.247   ;    ;      ;        ;                      ;                    ; data path                                                                                                     ;
;   2.959 ;   0.132 ; RR ; uTco ; 16     ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|q         ;
;   3.074 ;   0.115 ; RF ; IC   ; 1      ; FF_X221_Y175_N43     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE|clrn ;
;   3.074 ;   0.000 ; FF ; CELL ; 1      ; FF_X221_Y175_N43     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE      ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                 ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                      ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                              ;
; 2.861   ; 2.861    ;    ;      ;        ;                      ;                    ; clock path                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                  ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                    ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                           ;
;   1.221 ;   1.221  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                       ;
;   3.178 ;   1.957  ; RR ; IC   ; 1      ; FF_X221_Y175_N43     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE|clk ;
;   3.178 ;   0.000  ; RR ; CELL ; 1      ; FF_X221_Y175_N43     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE     ;
;   2.868 ;   -0.310 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                      ;
;   2.861 ;   -0.007 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                       ;
; 2.861   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                            ;
; 2.915   ; 0.054    ;    ; uTh  ; 1      ; FF_X221_Y175_N43     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE     ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.159 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[8]      ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 3.074                                                                                               ;
; Data Required Time              ; 2.915                                                                                               ;
; Slack                           ; 0.159                                                                                               ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.247 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.761       ; 62         ; 0.000 ; 1.761 ;
;    Cell                ;       ; 4     ; 1.066       ; 38         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.115       ; 47         ; 0.115 ; 0.115 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.132       ; 53         ; 0.132 ; 0.132 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.957       ; 62         ; 0.000 ; 1.957 ;
;    Cell                ;       ; 4     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                 ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                        ;
; 2.827   ; 2.827   ;    ;      ;        ;                      ;                    ; clock path                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                             ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                             ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                               ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                      ;
;   1.066 ;   1.066 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                  ;
;   2.827 ;   1.761 ; RR ; IC   ; 1      ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|clk ;
;   2.827 ;   0.000 ; RR ; CELL ; 1      ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]     ;
; 3.074   ; 0.247   ;    ;      ;        ;                      ;                    ; data path                                                                                               ;
;   2.959 ;   0.132 ; RR ; uTco ; 16     ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|q   ;
;   3.074 ;   0.115 ; RF ; IC   ; 1      ; FF_X221_Y175_N44     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[8]|clrn     ;
;   3.074 ;   0.000 ; FF ; CELL ; 1      ; FF_X221_Y175_N44     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[8]          ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                       ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                            ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                    ;
; 2.861   ; 2.861    ;    ;      ;        ;                      ;                    ; clock path                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                        ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                          ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                 ;
;   1.221 ;   1.221  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                             ;
;   3.178 ;   1.957  ; RR ; IC   ; 1      ; FF_X221_Y175_N44     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[8]|clk ;
;   3.178 ;   0.000  ; RR ; CELL ; 1      ; FF_X221_Y175_N44     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[8]     ;
;   2.868 ;   -0.310 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                            ;
;   2.861 ;   -0.007 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                             ;
; 2.861   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                  ;
; 2.915   ; 0.054    ;    ; uTh  ; 1      ; FF_X221_Y175_N44     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[8]     ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.162 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]      ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE ;
; Launch Clock                    ; altera_reserved_tck                                                                                      ;
; Latch Clock                     ; altera_reserved_tck                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                 ;
; Data Arrival Time               ; 3.074                                                                                                    ;
; Data Required Time              ; 2.912                                                                                                    ;
; Slack                           ; 0.162                                                                                                    ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.247 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.761       ; 62         ; 0.000 ; 1.761 ;
;    Cell                ;       ; 4     ; 1.066       ; 38         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.115       ; 47         ; 0.115 ; 0.115 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.132       ; 53         ; 0.132 ; 0.132 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.957       ; 62         ; 0.000 ; 1.957 ;
;    Cell                ;       ; 4     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                              ;
; 2.827   ; 2.827   ;    ;      ;        ;                      ;                    ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                   ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                     ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                            ;
;   1.066 ;   1.066 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                        ;
;   2.827 ;   1.761 ; RR ; IC   ; 1      ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|clk       ;
;   2.827 ;   0.000 ; RR ; CELL ; 1      ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]           ;
; 3.074   ; 0.247   ;    ;      ;        ;                      ;                    ; data path                                                                                                     ;
;   2.959 ;   0.132 ; RR ; uTco ; 16     ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|q         ;
;   3.074 ;   0.115 ; RF ; IC   ; 1      ; FF_X221_Y175_N11     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE|clrn ;
;   3.074 ;   0.000 ; FF ; CELL ; 1      ; FF_X221_Y175_N11     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE      ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                 ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                      ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                              ;
; 2.861   ; 2.861    ;    ;      ;        ;                      ;                    ; clock path                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                  ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                    ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                           ;
;   1.221 ;   1.221  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                       ;
;   3.178 ;   1.957  ; RR ; IC   ; 1      ; FF_X221_Y175_N11     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE|clk ;
;   3.178 ;   0.000  ; RR ; CELL ; 1      ; FF_X221_Y175_N11     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE     ;
;   2.868 ;   -0.310 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                      ;
;   2.861 ;   -0.007 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                       ;
; 2.861   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                            ;
; 2.912   ; 0.051    ;    ; uTh  ; 1      ; FF_X221_Y175_N11     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE     ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.162 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]      ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[1]~DUPLICATE ;
; Launch Clock                    ; altera_reserved_tck                                                                                      ;
; Latch Clock                     ; altera_reserved_tck                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                 ;
; Data Arrival Time               ; 3.074                                                                                                    ;
; Data Required Time              ; 2.912                                                                                                    ;
; Slack                           ; 0.162                                                                                                    ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.247 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.761       ; 62         ; 0.000 ; 1.761 ;
;    Cell                ;       ; 4     ; 1.066       ; 38         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.115       ; 47         ; 0.115 ; 0.115 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.132       ; 53         ; 0.132 ; 0.132 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.957       ; 62         ; 0.000 ; 1.957 ;
;    Cell                ;       ; 4     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                       ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                              ;
; 2.827   ; 2.827   ;    ;      ;        ;                      ;                    ; clock path                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                                ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                   ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                   ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                     ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                            ;
;   1.066 ;   1.066 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                        ;
;   2.827 ;   1.761 ; RR ; IC   ; 1      ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|clk       ;
;   2.827 ;   0.000 ; RR ; CELL ; 1      ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]           ;
; 3.074   ; 0.247   ;    ;      ;        ;                      ;                    ; data path                                                                                                     ;
;   2.959 ;   0.132 ; RR ; uTco ; 16     ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|q         ;
;   3.074 ;   0.115 ; RF ; IC   ; 1      ; FF_X221_Y175_N23     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[1]~DUPLICATE|clrn ;
;   3.074 ;   0.000 ; FF ; CELL ; 1      ; FF_X221_Y175_N23     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[1]~DUPLICATE      ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                 ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                      ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                              ;
; 2.861   ; 2.861    ;    ;      ;        ;                      ;                    ; clock path                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                                  ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                    ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                           ;
;   1.221 ;   1.221  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                       ;
;   3.178 ;   1.957  ; RR ; IC   ; 1      ; FF_X221_Y175_N23     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[1]~DUPLICATE|clk ;
;   3.178 ;   0.000  ; RR ; CELL ; 1      ; FF_X221_Y175_N23     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[1]~DUPLICATE     ;
;   2.868 ;   -0.310 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                                      ;
;   2.861 ;   -0.007 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                                       ;
; 2.861   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                            ;
; 2.912   ; 0.051    ;    ; uTh  ; 1      ; FF_X221_Y175_N23     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[1]~DUPLICATE     ;
+---------+----------+----+------+--------+----------------------+--------------------+--------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.162 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[7]      ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 3.074                                                                                               ;
; Data Required Time              ; 2.912                                                                                               ;
; Slack                           ; 0.162                                                                                               ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.247 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.761       ; 62         ; 0.000 ; 1.761 ;
;    Cell                ;       ; 4     ; 1.066       ; 38         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.115       ; 47         ; 0.115 ; 0.115 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.132       ; 53         ; 0.132 ; 0.132 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.957       ; 62         ; 0.000 ; 1.957 ;
;    Cell                ;       ; 4     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                 ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                        ;
; 2.827   ; 2.827   ;    ;      ;        ;                      ;                    ; clock path                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                             ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                             ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                               ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                      ;
;   1.066 ;   1.066 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                  ;
;   2.827 ;   1.761 ; RR ; IC   ; 1      ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|clk ;
;   2.827 ;   0.000 ; RR ; CELL ; 1      ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]     ;
; 3.074   ; 0.247   ;    ;      ;        ;                      ;                    ; data path                                                                                               ;
;   2.959 ;   0.132 ; RR ; uTco ; 16     ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|q   ;
;   3.074 ;   0.115 ; RF ; IC   ; 1      ; FF_X221_Y175_N10     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[7]|clrn     ;
;   3.074 ;   0.000 ; FF ; CELL ; 1      ; FF_X221_Y175_N10     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[7]          ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                       ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                            ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                    ;
; 2.861   ; 2.861    ;    ;      ;        ;                      ;                    ; clock path                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                        ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                          ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                 ;
;   1.221 ;   1.221  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                             ;
;   3.178 ;   1.957  ; RR ; IC   ; 1      ; FF_X221_Y175_N10     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[7]|clk ;
;   3.178 ;   0.000  ; RR ; CELL ; 1      ; FF_X221_Y175_N10     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[7]     ;
;   2.868 ;   -0.310 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                            ;
;   2.861 ;   -0.007 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                             ;
; 2.861   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                  ;
; 2.912   ; 0.051    ;    ; uTh  ; 1      ; FF_X221_Y175_N10     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[7]     ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.162 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[1]      ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 3.074                                                                                               ;
; Data Required Time              ; 2.912                                                                                               ;
; Slack                           ; 0.162                                                                                               ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.247 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.761       ; 62         ; 0.000 ; 1.761 ;
;    Cell                ;       ; 4     ; 1.066       ; 38         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.115       ; 47         ; 0.115 ; 0.115 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.132       ; 53         ; 0.132 ; 0.132 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.957       ; 62         ; 0.000 ; 1.957 ;
;    Cell                ;       ; 4     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                 ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                        ;
; 2.827   ; 2.827   ;    ;      ;        ;                      ;                    ; clock path                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                             ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                             ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                               ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                      ;
;   1.066 ;   1.066 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                  ;
;   2.827 ;   1.761 ; RR ; IC   ; 1      ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|clk ;
;   2.827 ;   0.000 ; RR ; CELL ; 1      ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]     ;
; 3.074   ; 0.247   ;    ;      ;        ;                      ;                    ; data path                                                                                               ;
;   2.959 ;   0.132 ; RR ; uTco ; 16     ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|q   ;
;   3.074 ;   0.115 ; RF ; IC   ; 1      ; FF_X221_Y175_N22     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[1]|clrn     ;
;   3.074 ;   0.000 ; FF ; CELL ; 1      ; FF_X221_Y175_N22     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[1]          ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                       ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                            ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                    ;
; 2.861   ; 2.861    ;    ;      ;        ;                      ;                    ; clock path                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                        ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                          ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                 ;
;   1.221 ;   1.221  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                             ;
;   3.178 ;   1.957  ; RR ; IC   ; 1      ; FF_X221_Y175_N22     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[1]|clk ;
;   3.178 ;   0.000  ; RR ; CELL ; 1      ; FF_X221_Y175_N22     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[1]     ;
;   2.868 ;   -0.310 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                            ;
;   2.861 ;   -0.007 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                             ;
; 2.861   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                  ;
; 2.912   ; 0.051    ;    ; uTh  ; 1      ; FF_X221_Y175_N22     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[1]     ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.164 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[5]      ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 3.074                                                                                               ;
; Data Required Time              ; 2.910                                                                                               ;
; Slack                           ; 0.164                                                                                               ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.247 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.761       ; 62         ; 0.000 ; 1.761 ;
;    Cell                ;       ; 4     ; 1.066       ; 38         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.115       ; 47         ; 0.115 ; 0.115 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.132       ; 53         ; 0.132 ; 0.132 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.957       ; 62         ; 0.000 ; 1.957 ;
;    Cell                ;       ; 4     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                 ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                        ;
; 2.827   ; 2.827   ;    ;      ;        ;                      ;                    ; clock path                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                             ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                             ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                               ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                      ;
;   1.066 ;   1.066 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                  ;
;   2.827 ;   1.761 ; RR ; IC   ; 1      ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|clk ;
;   2.827 ;   0.000 ; RR ; CELL ; 1      ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]     ;
; 3.074   ; 0.247   ;    ;      ;        ;                      ;                    ; data path                                                                                               ;
;   2.959 ;   0.132 ; RR ; uTco ; 16     ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|q   ;
;   3.074 ;   0.115 ; RF ; IC   ; 1      ; FF_X221_Y175_N31     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[5]|clrn     ;
;   3.074 ;   0.000 ; FF ; CELL ; 1      ; FF_X221_Y175_N31     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[5]          ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                       ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                            ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                    ;
; 2.861   ; 2.861    ;    ;      ;        ;                      ;                    ; clock path                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                        ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                          ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                 ;
;   1.221 ;   1.221  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                             ;
;   3.178 ;   1.957  ; RR ; IC   ; 1      ; FF_X221_Y175_N31     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[5]|clk ;
;   3.178 ;   0.000  ; RR ; CELL ; 1      ; FF_X221_Y175_N31     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[5]     ;
;   2.868 ;   -0.310 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                            ;
;   2.861 ;   -0.007 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                             ;
; 2.861   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                  ;
; 2.910   ; 0.049    ;    ; uTh  ; 1      ; FF_X221_Y175_N31     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[5]     ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.164 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[2]      ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 3.074                                                                                               ;
; Data Required Time              ; 2.910                                                                                               ;
; Slack                           ; 0.164                                                                                               ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.247 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.761       ; 62         ; 0.000 ; 1.761 ;
;    Cell                ;       ; 4     ; 1.066       ; 38         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.115       ; 47         ; 0.115 ; 0.115 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.132       ; 53         ; 0.132 ; 0.132 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.957       ; 62         ; 0.000 ; 1.957 ;
;    Cell                ;       ; 4     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                 ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                        ;
; 2.827   ; 2.827   ;    ;      ;        ;                      ;                    ; clock path                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                             ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                             ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                               ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                      ;
;   1.066 ;   1.066 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                  ;
;   2.827 ;   1.761 ; RR ; IC   ; 1      ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|clk ;
;   2.827 ;   0.000 ; RR ; CELL ; 1      ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]     ;
; 3.074   ; 0.247   ;    ;      ;        ;                      ;                    ; data path                                                                                               ;
;   2.959 ;   0.132 ; RR ; uTco ; 16     ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|q   ;
;   3.074 ;   0.115 ; RF ; IC   ; 1      ; FF_X221_Y175_N34     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[2]|clrn     ;
;   3.074 ;   0.000 ; FF ; CELL ; 1      ; FF_X221_Y175_N34     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[2]          ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                       ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                            ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                    ;
; 2.861   ; 2.861    ;    ;      ;        ;                      ;                    ; clock path                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                        ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                          ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                 ;
;   1.221 ;   1.221  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                             ;
;   3.178 ;   1.957  ; RR ; IC   ; 1      ; FF_X221_Y175_N34     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[2]|clk ;
;   3.178 ;   0.000  ; RR ; CELL ; 1      ; FF_X221_Y175_N34     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[2]     ;
;   2.868 ;   -0.310 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                            ;
;   2.861 ;   -0.007 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                             ;
; 2.861   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                  ;
; 2.910   ; 0.049    ;    ; uTh  ; 1      ; FF_X221_Y175_N34     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[2]     ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.165 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]      ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 3.074                                                                                               ;
; Data Required Time              ; 2.909                                                                                               ;
; Slack                           ; 0.165                                                                                               ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.247 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.761       ; 62         ; 0.000 ; 1.761 ;
;    Cell                ;       ; 4     ; 1.066       ; 38         ; 0.000 ; 1.066 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.115       ; 47         ; 0.115 ; 0.115 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.132       ; 53         ; 0.132 ; 0.132 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 1.957       ; 62         ; 0.000 ; 1.957 ;
;    Cell                ;       ; 4     ; 1.221       ; 38         ; 0.000 ; 1.221 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                                 ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                    ; launch edge time                                                                                        ;
; 2.827   ; 2.827   ;    ;      ;        ;                      ;                    ; clock path                                                                                              ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                    ; source latency                                                                                          ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                             ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                             ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                               ;
;   0.000 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                      ;
;   1.066 ;   1.066 ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                  ;
;   2.827 ;   1.761 ; RR ; IC   ; 1      ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|clk ;
;   2.827 ;   0.000 ; RR ; CELL ; 1      ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]     ;
; 3.074   ; 0.247   ;    ;      ;        ;                      ;                    ; data path                                                                                               ;
;   2.959 ;   0.132 ; RR ; uTco ; 16     ; FF_X221_Y176_N19     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|q   ;
;   3.074 ;   0.115 ; RF ; IC   ; 1      ; FF_X221_Y175_N25     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]|clrn     ;
;   3.074 ;   0.000 ; FF ; CELL ; 1      ; FF_X221_Y175_N25     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]          ;
+---------+---------+----+------+--------+----------------------+--------------------+---------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                       ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type       ; Element                                                                                            ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                    ; latch edge time                                                                                    ;
; 2.861   ; 2.861    ;    ;      ;        ;                      ;                    ; clock path                                                                                         ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                    ; source latency                                                                                     ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_CU62             ; I/O pad            ; altera_reserved_tck                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|i                                                                        ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; IOIBUF_X15_Y0_N61    ; I/O input buffer   ; altera_reserved_tck~input|o                                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                          ;
;   0.000 ;   0.000  ; RR ; CELL ; 1      ; Boundary Port        ; N/A                ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 3      ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                 ;
;   1.221 ;   1.221  ; RR ; CELL ; 502    ; SDMJTAGELA_X11_Y0_N4 ; SDM JTAG ELA block ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                             ;
;   3.178 ;   1.957  ; RR ; IC   ; 1      ; FF_X221_Y175_N25     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]|clk ;
;   3.178 ;   0.000  ; RR ; CELL ; 1      ; FF_X221_Y175_N25     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]     ;
;   2.868 ;   -0.310 ;    ;      ;        ;                      ;                    ; clock pessimism removed                                                                            ;
;   2.861 ;   -0.007 ;    ;      ;        ;                      ;                    ; advanced clock effects                                                                             ;
; 2.861   ; 0.000    ;    ;      ;        ;                      ;                    ; clock uncertainty                                                                                  ;
; 2.909   ; 0.048    ;    ; uTh  ; 1      ; FF_X221_Y175_N25     ; ALM Register       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]     ;
+---------+----------+----+------+--------+----------------------+--------------------+----------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.259 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||MAIN_CLOCK} -to_clock [get_clocks {MAIN_CLOCK}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {MAIN_CLOCK}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {MAIN_CLOCK} 

Snapshot:
    final

Delay Models:
    Slow vid2 100C Model
    Slow vid2b 100C Model
    Fast vid2a 0C Model
    Fast vid2a 100C Model
    Fast vid2 100C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.259 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|is_buffer_wrapped_once_sig       ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.033      ; 0.345      ; Fast vid2a 0C Model             ;
; 0.261 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.segment_shift_var ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.033      ; 0.345      ; Fast vid2a 0C Model             ;
; 0.261 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[4]           ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.026      ; 0.340      ; Fast vid2a 0C Model             ;
; 0.261 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[3]           ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.026      ; 0.340      ; Fast vid2a 0C Model             ;
; 0.261 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[8]   ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.033      ; 0.345      ; Fast vid2a 0C Model             ;
; 0.262 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[1]           ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.026      ; 0.340      ; Fast vid2a 0C Model             ;
; 0.262 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[6]   ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.033      ; 0.345      ; Fast vid2a 0C Model             ;
; 0.262 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[7]   ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.033      ; 0.345      ; Fast vid2a 0C Model             ;
; 0.263 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[2]           ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.026      ; 0.340      ; Fast vid2a 0C Model             ;
; 0.263 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[0]           ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.026      ; 0.340      ; Fast vid2a 0C Model             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.259 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|is_buffer_wrapped_once_sig           ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                                                                            ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                              ;
; Data Arrival Time               ; 2.264                                                                                                                                                                                                 ;
; Data Required Time              ; 2.005                                                                                                                                                                                                 ;
; Slack                           ; 0.259                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.033 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.345 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.381       ; 72         ; 0.000 ; 1.381 ;
;    Cell                ;       ; 4     ; 0.538       ; 28         ; 0.000 ; 0.373 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.215       ; 62         ; 0.215 ; 0.215 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.130       ; 38         ; 0.130 ; 0.130 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.539       ; 72         ; 0.000 ; 1.539 ;
;    Cell                ;       ; 4     ; 0.586       ; 28         ; 0.000 ; 0.421 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                                                                                          ;
; 1.919   ; 1.919   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                                                                                   ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                                                                                   ;
;   0.538 ;   0.373 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                ;
;   0.538 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                       ;
;   0.538 ;   0.000 ; RR ; CELL ; 448    ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                             ;
;   1.919 ;   1.381 ; RR ; IC   ; 1      ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out|clk ;
;   1.919 ;   0.000 ; RR ; CELL ; 1      ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out     ;
; 2.264   ; 0.345   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                                                                                 ;
;   2.049 ;   0.130 ; RR ; uTco ; 204    ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out|q   ;
;   2.264 ;   0.215 ; RF ; IC   ; 1      ; FF_X233_Y180_N46     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|is_buffer_wrapped_once_sig|clrn          ;
;   2.264 ;   0.000 ; FF ; CELL ; 1      ; FF_X233_Y180_N46     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|is_buffer_wrapped_once_sig               ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                         ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                                                                 ;
; 1.952   ; 1.952    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                                                                         ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                                                                         ;
;   0.586 ;   0.421  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                      ;
;   0.586 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                             ;
;   0.586 ;   0.000  ; RR ; CELL ; 448    ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                   ;
;   2.125 ;   1.539  ; RR ; IC   ; 1      ; FF_X233_Y180_N46     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|is_buffer_wrapped_once_sig|clk ;
;   2.125 ;   0.000  ; RR ; CELL ; 1      ; FF_X233_Y180_N46     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|is_buffer_wrapped_once_sig     ;
;   1.959 ;   -0.166 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                                                                         ;
;   1.952 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                                                                          ;
; 1.952   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                                                                               ;
; 2.005   ; 0.053    ;    ; uTh  ; 1      ; FF_X233_Y180_N46     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|is_buffer_wrapped_once_sig     ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.261 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.segment_shift_var     ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                                                                            ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                              ;
; Data Arrival Time               ; 2.264                                                                                                                                                                                                 ;
; Data Required Time              ; 2.003                                                                                                                                                                                                 ;
; Slack                           ; 0.261                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.033 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.345 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.381       ; 72         ; 0.000 ; 1.381 ;
;    Cell                ;       ; 4     ; 0.538       ; 28         ; 0.000 ; 0.373 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.215       ; 62         ; 0.215 ; 0.215 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.130       ; 38         ; 0.130 ; 0.130 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.539       ; 72         ; 0.000 ; 1.539 ;
;    Cell                ;       ; 4     ; 0.586       ; 28         ; 0.000 ; 0.421 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                                                                                          ;
; 1.919   ; 1.919   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                                                                                   ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                                                                                   ;
;   0.538 ;   0.373 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                ;
;   0.538 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                       ;
;   0.538 ;   0.000 ; RR ; CELL ; 448    ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                             ;
;   1.919 ;   1.381 ; RR ; IC   ; 1      ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out|clk ;
;   1.919 ;   0.000 ; RR ; CELL ; 1      ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out     ;
; 2.264   ; 0.345   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                                                                                 ;
;   2.049 ;   0.130 ; RR ; uTco ; 204    ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out|q   ;
;   2.264 ;   0.215 ; RF ; IC   ; 1      ; FF_X233_Y180_N34     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.segment_shift_var|clrn    ;
;   2.264 ;   0.000 ; FF ; CELL ; 1      ; FF_X233_Y180_N34     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.segment_shift_var         ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                               ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                                                                       ;
; 1.952   ; 1.952    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                                                                               ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                                                                               ;
;   0.586 ;   0.421  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                            ;
;   0.586 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                   ;
;   0.586 ;   0.000  ; RR ; CELL ; 448    ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                         ;
;   2.125 ;   1.539  ; RR ; IC   ; 1      ; FF_X233_Y180_N34     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.segment_shift_var|clk ;
;   2.125 ;   0.000  ; RR ; CELL ; 1      ; FF_X233_Y180_N34     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.segment_shift_var     ;
;   1.959 ;   -0.166 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                                                                               ;
;   1.952 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                                                                                ;
; 1.952   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                                                                                     ;
; 2.003   ; 0.051    ;    ; uTh  ; 1      ; FF_X233_Y180_N34     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.segment_shift_var     ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.261 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[4]               ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                                                                            ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                              ;
; Data Arrival Time               ; 2.259                                                                                                                                                                                                 ;
; Data Required Time              ; 1.998                                                                                                                                                                                                 ;
; Slack                           ; 0.261                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.026 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.340 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.381       ; 72         ; 0.000 ; 1.381 ;
;    Cell                ;       ; 4     ; 0.538       ; 28         ; 0.000 ; 0.373 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.210       ; 62         ; 0.210 ; 0.210 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.130       ; 38         ; 0.130 ; 0.130 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.532       ; 72         ; 0.000 ; 1.532 ;
;    Cell                ;       ; 4     ; 0.586       ; 28         ; 0.000 ; 0.421 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                                                                                          ;
; 1.919   ; 1.919   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                                                                                   ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                                                                                   ;
;   0.538 ;   0.373 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                ;
;   0.538 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                       ;
;   0.538 ;   0.000 ; RR ; CELL ; 448    ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                             ;
;   1.919 ;   1.381 ; RR ; IC   ; 1      ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out|clk ;
;   1.919 ;   0.000 ; RR ; CELL ; 1      ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out     ;
; 2.259   ; 0.340   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                                                                                 ;
;   2.049 ;   0.130 ; RR ; uTco ; 204    ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out|q   ;
;   2.259 ;   0.210 ; RF ; IC   ; 1      ; FF_X233_Y182_N43     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[4]|clrn              ;
;   2.259 ;   0.000 ; FF ; CELL ; 1      ; FF_X233_Y182_N43     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[4]                   ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                     ;
+---------+----------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                                                             ;
; 1.945   ; 1.945    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                                                                     ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                                                                     ;
;   0.586 ;   0.421  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                  ;
;   0.586 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                         ;
;   0.586 ;   0.000  ; RR ; CELL ; 448    ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                               ;
;   2.118 ;   1.532  ; RR ; IC   ; 1      ; FF_X233_Y182_N43     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[4]|clk ;
;   2.118 ;   0.000  ; RR ; CELL ; 1      ; FF_X233_Y182_N43     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[4]     ;
;   1.952 ;   -0.166 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                                                                     ;
;   1.945 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                                                                      ;
; 1.945   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                                                                           ;
; 1.998   ; 0.053    ;    ; uTh  ; 1      ; FF_X233_Y182_N43     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[4]     ;
+---------+----------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.261 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[3]               ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                                                                            ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                              ;
; Data Arrival Time               ; 2.259                                                                                                                                                                                                 ;
; Data Required Time              ; 1.998                                                                                                                                                                                                 ;
; Slack                           ; 0.261                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.026 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.340 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.381       ; 72         ; 0.000 ; 1.381 ;
;    Cell                ;       ; 4     ; 0.538       ; 28         ; 0.000 ; 0.373 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.210       ; 62         ; 0.210 ; 0.210 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.130       ; 38         ; 0.130 ; 0.130 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.532       ; 72         ; 0.000 ; 1.532 ;
;    Cell                ;       ; 4     ; 0.586       ; 28         ; 0.000 ; 0.421 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                                                                                          ;
; 1.919   ; 1.919   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                                                                                   ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                                                                                   ;
;   0.538 ;   0.373 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                ;
;   0.538 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                       ;
;   0.538 ;   0.000 ; RR ; CELL ; 448    ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                             ;
;   1.919 ;   1.381 ; RR ; IC   ; 1      ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out|clk ;
;   1.919 ;   0.000 ; RR ; CELL ; 1      ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out     ;
; 2.259   ; 0.340   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                                                                                 ;
;   2.049 ;   0.130 ; RR ; uTco ; 204    ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out|q   ;
;   2.259 ;   0.210 ; RF ; IC   ; 1      ; FF_X233_Y182_N46     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[3]|clrn              ;
;   2.259 ;   0.000 ; FF ; CELL ; 1      ; FF_X233_Y182_N46     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[3]                   ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                     ;
+---------+----------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                                                             ;
; 1.945   ; 1.945    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                                                                     ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                                                                     ;
;   0.586 ;   0.421  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                  ;
;   0.586 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                         ;
;   0.586 ;   0.000  ; RR ; CELL ; 448    ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                               ;
;   2.118 ;   1.532  ; RR ; IC   ; 1      ; FF_X233_Y182_N46     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[3]|clk ;
;   2.118 ;   0.000  ; RR ; CELL ; 1      ; FF_X233_Y182_N46     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[3]     ;
;   1.952 ;   -0.166 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                                                                     ;
;   1.945 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                                                                      ;
; 1.945   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                                                                           ;
; 1.998   ; 0.053    ;    ; uTh  ; 1      ; FF_X233_Y182_N46     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[3]     ;
+---------+----------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.261 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[8]       ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                                                                            ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                              ;
; Data Arrival Time               ; 2.264                                                                                                                                                                                                 ;
; Data Required Time              ; 2.003                                                                                                                                                                                                 ;
; Slack                           ; 0.261                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.033 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.345 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.381       ; 72         ; 0.000 ; 1.381 ;
;    Cell                ;       ; 4     ; 0.538       ; 28         ; 0.000 ; 0.373 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.215       ; 62         ; 0.215 ; 0.215 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.130       ; 38         ; 0.130 ; 0.130 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.539       ; 72         ; 0.000 ; 1.539 ;
;    Cell                ;       ; 4     ; 0.586       ; 28         ; 0.000 ; 0.421 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                                                                                          ;
; 1.919   ; 1.919   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                                                                                   ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                                                                                   ;
;   0.538 ;   0.373 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                ;
;   0.538 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                       ;
;   0.538 ;   0.000 ; RR ; CELL ; 448    ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                             ;
;   1.919 ;   1.381 ; RR ; IC   ; 1      ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out|clk ;
;   1.919 ;   0.000 ; RR ; CELL ; 1      ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out     ;
; 2.264   ; 0.345   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                                                                                 ;
;   2.049 ;   0.130 ; RR ; uTco ; 204    ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out|q   ;
;   2.264 ;   0.215 ; RF ; IC   ; 1      ; FF_X233_Y180_N31     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[8]|clrn      ;
;   2.264 ;   0.000 ; FF ; CELL ; 1      ; FF_X233_Y180_N31     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[8]           ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                             ;
+---------+----------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                                                                     ;
; 1.952   ; 1.952    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                                                                             ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                                                                             ;
;   0.586 ;   0.421  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                          ;
;   0.586 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                 ;
;   0.586 ;   0.000  ; RR ; CELL ; 448    ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                       ;
;   2.125 ;   1.539  ; RR ; IC   ; 1      ; FF_X233_Y180_N31     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[8]|clk ;
;   2.125 ;   0.000  ; RR ; CELL ; 1      ; FF_X233_Y180_N31     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[8]     ;
;   1.959 ;   -0.166 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                                                                             ;
;   1.952 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                                                                              ;
; 1.952   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                                                                                   ;
; 2.003   ; 0.051    ;    ; uTh  ; 1      ; FF_X233_Y180_N31     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[8]     ;
+---------+----------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.262 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[1]               ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                                                                            ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                              ;
; Data Arrival Time               ; 2.259                                                                                                                                                                                                 ;
; Data Required Time              ; 1.997                                                                                                                                                                                                 ;
; Slack                           ; 0.262                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.026 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.340 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.381       ; 72         ; 0.000 ; 1.381 ;
;    Cell                ;       ; 4     ; 0.538       ; 28         ; 0.000 ; 0.373 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.210       ; 62         ; 0.210 ; 0.210 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.130       ; 38         ; 0.130 ; 0.130 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.532       ; 72         ; 0.000 ; 1.532 ;
;    Cell                ;       ; 4     ; 0.586       ; 28         ; 0.000 ; 0.421 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                                                                                          ;
; 1.919   ; 1.919   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                                                                                   ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                                                                                   ;
;   0.538 ;   0.373 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                ;
;   0.538 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                       ;
;   0.538 ;   0.000 ; RR ; CELL ; 448    ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                             ;
;   1.919 ;   1.381 ; RR ; IC   ; 1      ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out|clk ;
;   1.919 ;   0.000 ; RR ; CELL ; 1      ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out     ;
; 2.259   ; 0.340   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                                                                                 ;
;   2.049 ;   0.130 ; RR ; uTco ; 204    ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out|q   ;
;   2.259 ;   0.210 ; RF ; IC   ; 1      ; FF_X233_Y182_N31     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[1]|clrn              ;
;   2.259 ;   0.000 ; FF ; CELL ; 1      ; FF_X233_Y182_N31     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[1]                   ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                     ;
+---------+----------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                                                             ;
; 1.945   ; 1.945    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                                                                     ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                                                                     ;
;   0.586 ;   0.421  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                  ;
;   0.586 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                         ;
;   0.586 ;   0.000  ; RR ; CELL ; 448    ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                               ;
;   2.118 ;   1.532  ; RR ; IC   ; 1      ; FF_X233_Y182_N31     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[1]|clk ;
;   2.118 ;   0.000  ; RR ; CELL ; 1      ; FF_X233_Y182_N31     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[1]     ;
;   1.952 ;   -0.166 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                                                                     ;
;   1.945 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                                                                      ;
; 1.945   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                                                                           ;
; 1.997   ; 0.052    ;    ; uTh  ; 1      ; FF_X233_Y182_N31     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[1]     ;
+---------+----------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.262 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[6]       ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                                                                            ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                              ;
; Data Arrival Time               ; 2.264                                                                                                                                                                                                 ;
; Data Required Time              ; 2.002                                                                                                                                                                                                 ;
; Slack                           ; 0.262                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.033 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.345 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.381       ; 72         ; 0.000 ; 1.381 ;
;    Cell                ;       ; 4     ; 0.538       ; 28         ; 0.000 ; 0.373 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.215       ; 62         ; 0.215 ; 0.215 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.130       ; 38         ; 0.130 ; 0.130 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.539       ; 72         ; 0.000 ; 1.539 ;
;    Cell                ;       ; 4     ; 0.586       ; 28         ; 0.000 ; 0.421 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                                                                                          ;
; 1.919   ; 1.919   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                                                                                   ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                                                                                   ;
;   0.538 ;   0.373 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                ;
;   0.538 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                       ;
;   0.538 ;   0.000 ; RR ; CELL ; 448    ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                             ;
;   1.919 ;   1.381 ; RR ; IC   ; 1      ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out|clk ;
;   1.919 ;   0.000 ; RR ; CELL ; 1      ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out     ;
; 2.264   ; 0.345   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                                                                                 ;
;   2.049 ;   0.130 ; RR ; uTco ; 204    ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out|q   ;
;   2.264 ;   0.215 ; RF ; IC   ; 1      ; FF_X233_Y180_N19     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[6]|clrn      ;
;   2.264 ;   0.000 ; FF ; CELL ; 1      ; FF_X233_Y180_N19     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[6]           ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                             ;
+---------+----------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                                                                     ;
; 1.952   ; 1.952    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                                                                             ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                                                                             ;
;   0.586 ;   0.421  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                          ;
;   0.586 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                 ;
;   0.586 ;   0.000  ; RR ; CELL ; 448    ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                       ;
;   2.125 ;   1.539  ; RR ; IC   ; 1      ; FF_X233_Y180_N19     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[6]|clk ;
;   2.125 ;   0.000  ; RR ; CELL ; 1      ; FF_X233_Y180_N19     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[6]     ;
;   1.959 ;   -0.166 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                                                                             ;
;   1.952 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                                                                              ;
; 1.952   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                                                                                   ;
; 2.002   ; 0.050    ;    ; uTh  ; 1      ; FF_X233_Y180_N19     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[6]     ;
+---------+----------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.262 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[7]       ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                                                                            ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                              ;
; Data Arrival Time               ; 2.264                                                                                                                                                                                                 ;
; Data Required Time              ; 2.002                                                                                                                                                                                                 ;
; Slack                           ; 0.262                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.033 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.345 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.381       ; 72         ; 0.000 ; 1.381 ;
;    Cell                ;       ; 4     ; 0.538       ; 28         ; 0.000 ; 0.373 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.215       ; 62         ; 0.215 ; 0.215 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.130       ; 38         ; 0.130 ; 0.130 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.539       ; 72         ; 0.000 ; 1.539 ;
;    Cell                ;       ; 4     ; 0.586       ; 28         ; 0.000 ; 0.421 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                                                                                          ;
; 1.919   ; 1.919   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                                                                                   ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                                                                                   ;
;   0.538 ;   0.373 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                ;
;   0.538 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                       ;
;   0.538 ;   0.000 ; RR ; CELL ; 448    ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                             ;
;   1.919 ;   1.381 ; RR ; IC   ; 1      ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out|clk ;
;   1.919 ;   0.000 ; RR ; CELL ; 1      ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out     ;
; 2.264   ; 0.345   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                                                                                 ;
;   2.049 ;   0.130 ; RR ; uTco ; 204    ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out|q   ;
;   2.264 ;   0.215 ; RF ; IC   ; 1      ; FF_X233_Y180_N22     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[7]|clrn      ;
;   2.264 ;   0.000 ; FF ; CELL ; 1      ; FF_X233_Y180_N22     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[7]           ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                             ;
+---------+----------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                                                                     ;
; 1.952   ; 1.952    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                                                                             ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                                                                             ;
;   0.586 ;   0.421  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                          ;
;   0.586 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                 ;
;   0.586 ;   0.000  ; RR ; CELL ; 448    ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                       ;
;   2.125 ;   1.539  ; RR ; IC   ; 1      ; FF_X233_Y180_N22     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[7]|clk ;
;   2.125 ;   0.000  ; RR ; CELL ; 1      ; FF_X233_Y180_N22     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[7]     ;
;   1.959 ;   -0.166 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                                                                             ;
;   1.952 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                                                                              ;
; 1.952   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                                                                                   ;
; 2.002   ; 0.050    ;    ; uTh  ; 1      ; FF_X233_Y180_N22     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|buffer_manager.offset_count[7]     ;
+---------+----------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.263 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[2]               ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                                                                            ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                              ;
; Data Arrival Time               ; 2.259                                                                                                                                                                                                 ;
; Data Required Time              ; 1.996                                                                                                                                                                                                 ;
; Slack                           ; 0.263                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.026 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.340 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.381       ; 72         ; 0.000 ; 1.381 ;
;    Cell                ;       ; 4     ; 0.538       ; 28         ; 0.000 ; 0.373 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.210       ; 62         ; 0.210 ; 0.210 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.130       ; 38         ; 0.130 ; 0.130 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.532       ; 72         ; 0.000 ; 1.532 ;
;    Cell                ;       ; 4     ; 0.586       ; 28         ; 0.000 ; 0.421 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                                                                                          ;
; 1.919   ; 1.919   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                                                                                   ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                                                                                   ;
;   0.538 ;   0.373 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                ;
;   0.538 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                       ;
;   0.538 ;   0.000 ; RR ; CELL ; 448    ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                             ;
;   1.919 ;   1.381 ; RR ; IC   ; 1      ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out|clk ;
;   1.919 ;   0.000 ; RR ; CELL ; 1      ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out     ;
; 2.259   ; 0.340   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                                                                                 ;
;   2.049 ;   0.130 ; RR ; uTco ; 204    ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out|q   ;
;   2.259 ;   0.210 ; RF ; IC   ; 1      ; FF_X233_Y182_N34     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[2]|clrn              ;
;   2.259 ;   0.000 ; FF ; CELL ; 1      ; FF_X233_Y182_N34     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[2]                   ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                     ;
+---------+----------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                                                             ;
; 1.945   ; 1.945    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                                                                     ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                                                                     ;
;   0.586 ;   0.421  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                  ;
;   0.586 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                         ;
;   0.586 ;   0.000  ; RR ; CELL ; 448    ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                               ;
;   2.118 ;   1.532  ; RR ; IC   ; 1      ; FF_X233_Y182_N34     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[2]|clk ;
;   2.118 ;   0.000  ; RR ; CELL ; 1      ; FF_X233_Y182_N34     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[2]     ;
;   1.952 ;   -0.166 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                                                                     ;
;   1.945 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                                                                      ;
; 1.945   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                                                                           ;
; 1.996   ; 0.051    ;    ; uTh  ; 1      ; FF_X233_Y182_N34     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[2]     ;
+---------+----------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.263 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[0]               ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                                                                            ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                              ;
; Data Arrival Time               ; 2.259                                                                                                                                                                                                 ;
; Data Required Time              ; 1.996                                                                                                                                                                                                 ;
; Slack                           ; 0.263                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.026 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.340 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.381       ; 72         ; 0.000 ; 1.381 ;
;    Cell                ;       ; 4     ; 0.538       ; 28         ; 0.000 ; 0.373 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.210       ; 62         ; 0.210 ; 0.210 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.130       ; 38         ; 0.130 ; 0.130 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.532       ; 72         ; 0.000 ; 1.532 ;
;    Cell                ;       ; 4     ; 0.586       ; 28         ; 0.000 ; 0.421 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                                                                                          ;
; 1.919   ; 1.919   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                                                                                   ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                                                                                   ;
;   0.538 ;   0.373 ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                                ;
;   0.538 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                                       ;
;   0.538 ;   0.000 ; RR ; CELL ; 448    ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                                             ;
;   1.919 ;   1.381 ; RR ; IC   ; 1      ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out|clk ;
;   1.919 ;   0.000 ; RR ; CELL ; 1      ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out     ;
; 2.259   ; 0.340   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                                                                                 ;
;   2.049 ;   0.130 ; RR ; uTco ; 204    ; FF_X234_Y179_N16     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out|q   ;
;   2.259 ;   0.210 ; RF ; IC   ; 1      ; FF_X233_Y182_N25     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[0]|clrn              ;
;   2.259 ;   0.000 ; FF ; CELL ; 1      ; FF_X233_Y182_N25     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[0]                   ;
+---------+---------+----+------+--------+----------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                                                                     ;
+---------+----------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                                                             ;
; 1.945   ; 1.945    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                                                                     ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                                                                     ;
;   0.586 ;   0.421  ; RR ; CELL ; 1295   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                                                                  ;
;   0.586 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk|input                                                                         ;
;   0.586 ;   0.000  ; RR ; CELL ; 448    ; Boundary Port        ; N/A              ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk                                                                               ;
;   2.118 ;   1.532  ; RR ; IC   ; 1      ; FF_X233_Y182_N25     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[0]|clk ;
;   2.118 ;   0.000  ; RR ; CELL ; 1      ; FF_X233_Y182_N25     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[0]     ;
;   1.952 ;   -0.166 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                                                                     ;
;   1.945 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                                                                      ;
; 1.945   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                                                                           ;
; 1.996   ; 0.051    ;    ; uTh  ; 1      ; FF_X233_Y182_N25     ; ALM Register     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[0]     ;
+---------+----------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.4.0 Build 94 12/07/2022 SC Pro Edition
    Info: Processing started: Thu Jan 18 17:31:08 2024
    Info: System process ID: 10422
Info: Command: quartus_sta ghrd_agfb014r24b2e2v -c ghrd_agfb014r24b2e2v --mode=finalize
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded final database: elapsed time is 00:00:12.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_synchronizer_no_reset
        Info (332166): set_false_path -to [get_keepers {*sld_synchronizer_no_reset:*|din_s1}]
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (18794): Reading SDC File: 'ip/qsys_top/agilex_hps/intel_agilex_interface_generator_191/synth/agilex_hps_intel_agilex_interface_generator_191_jd3dopi.sdc' for instance: 'soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces'
Info (332104): Reading SDC File: 'ip/qsys_top/user_rst_clkgate_0/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate_fm.sdc'
Info (332104): Reading SDC File: 'ghrd_timing.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at ghrd_timing.sdc(31): soc_inst|rst_controller_*|altera_reset_synchronizer_int_chain[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/wisig/sam/dma_access/ghrd_timing.sdc Line: 31
Warning (332049): Ignored set_false_path at ghrd_timing.sdc(31): Argument <to> is not an object ID File: /home/wisig/sam/dma_access/ghrd_timing.sdc Line: 31
    Info (332050): set_false_path -from fpga_reset_n_debounced -to {soc_inst|rst_controller_*|altera_reset_synchronizer_int_chain[1]} File: /home/wisig/sam/dma_access/ghrd_timing.sdc Line: 31
Info (332104): Reading SDC File: 'ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_rbandoq.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info: Initializing DDR database for CORE emif_hps_altera_emif_arch_fm_191_rbandoq
Info: Finding port-to-pin mapping for CORE: emif_hps_altera_emif_arch_fm_191_rbandoq INSTANCE: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info (18794): Reading SDC File: '/home/wisig/sam/dma_access/qdb/_compiler/ghrd_agfb014r24b2e2v/_flat/22.4.0/partitioned/1/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/intel_signal_tap.sdc' for instance: 'auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0'
Info: Constraints on the CDC paths between acquisition clock and communication clock are created in the Signal Tap instance, auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0
Info (332104): Reading SDC File: '/home/wisig/intelFPGA_pro/22.4/ip/altera/sld/jtag/altera_jtag_wys_atom/default_jtag.sdc'
Info (19449): Reading SDC files elapsed 00:00:03.
Warning (332158): Clock uncertainty characteristics of the Agilex device family are preliminary
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 2.069
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     2.069               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0  Slow vid2 100C Model 
    Info (332119):     5.861               0.000         0 MAIN_CLOCK Slow vid2b 100C Model 
    Info (332119):    13.556               0.000         0 altera_reserved_tck  Slow vid2 100C Model 
Info (332146): Worst-case hold slack is 0.002
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.002               0.000         0 MAIN_CLOCK  Fast vid2 100C Model 
    Info (332119):     0.088               0.000         0 altera_reserved_tck   Fast vid2a 0C Model 
    Info (332119):     0.119               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0   Fast vid2a 0C Model 
Info (332146): Worst-case recovery slack is 7.378
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     7.378               0.000         0 MAIN_CLOCK  Slow vid2 100C Model 
    Info (332119):    61.271               0.000         0 altera_reserved_tck  Slow vid2 100C Model 
Info (332146): Worst-case removal slack is 0.158
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.158               0.000         0 altera_reserved_tck   Fast vid2a 0C Model 
    Info (332119):     0.259               0.000         0 MAIN_CLOCK   Fast vid2a 0C Model 
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Info (332146): Worst-case minimum pulse width slack is 0.132
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.132               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0  Slow vid2 100C Model 
    Info (332119):     0.132               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1  Slow vid2 100C Model 
    Info (332119):     0.132               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2  Slow vid2 100C Model 
    Info (332119):     0.189               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_3  Slow vid2 100C Model 
    Info (332119):     0.189               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_5  Slow vid2 100C Model 
    Info (332119):     0.189               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_9  Slow vid2 100C Model 
    Info (332119):     0.190               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_10  Slow vid2 100C Model 
    Info (332119):     0.190               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_11  Slow vid2 100C Model 
    Info (332119):     0.190               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_2  Slow vid2 100C Model 
    Info (332119):     0.190               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_4  Slow vid2 100C Model 
    Info (332119):     0.190               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_6  Slow vid2 100C Model 
    Info (332119):     0.190               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_8  Slow vid2 100C Model 
    Info (332119):     0.191               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_0  Slow vid2 100C Model 
    Info (332119):     0.191               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_1  Slow vid2 100C Model 
    Info (332119):     0.191               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_7  Slow vid2 100C Model 
    Info (332119):     0.248               0.000         0 emif_hps_mem_mem_dqs[0]_IN  Slow vid2 100C Model 
    Info (332119):     0.248               0.000         0 emif_hps_mem_mem_dqs[1]_IN  Slow vid2 100C Model 
    Info (332119):     0.248               0.000         0 emif_hps_mem_mem_dqs[6]_IN  Slow vid2 100C Model 
    Info (332119):     0.248               0.000         0 emif_hps_mem_mem_dqs[7]_IN  Slow vid2 100C Model 
    Info (332119):     0.249               0.000         0 emif_hps_mem_mem_dqs[2]_IN  Slow vid2 100C Model 
    Info (332119):     0.249               0.000         0 emif_hps_mem_mem_dqs[3]_IN  Slow vid2 100C Model 
    Info (332119):     0.249               0.000         0 emif_hps_mem_mem_dqs[4]_IN  Slow vid2 100C Model 
    Info (332119):     0.249               0.000         0 emif_hps_mem_mem_dqs[5]_IN  Slow vid2 100C Model 
    Info (332119):     0.249               0.000         0 emif_hps_mem_mem_dqs[8]_IN  Slow vid2 100C Model 
    Info (332119):     1.284               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0  Slow vid2 100C Model 
    Info (332119):     1.355               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_1  Slow vid2 100C Model 
    Info (332119):     1.355               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_2  Slow vid2 100C Model 
    Info (332119):     2.346               0.000         0 internal_clk  Slow vid2 100C Model 
    Info (332119):     4.302               0.000         0 EMIF_REF_CLOCK  Slow vid2 100C Model 
    Info (332119):     4.446               0.000         0 MAIN_CLOCK  Slow vid2 100C Model 
    Info (332119):    28.401               0.000         0 altera_reserved_tck  Slow vid2 100C Model 
Info (332114): Report Metastability (Slow vid2 100C Model): Found 23 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 23
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 19, or 82.6%
    Info (332114): 
Worst Case Available Settling Time: 16.707 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1037.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 413.3
Info (332114): Report Metastability (Slow vid2b 100C Model): Found 23 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 23
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 19, or 82.6%
    Info (332114): 
Worst Case Available Settling Time: 16.715 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1037.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 413.3
Info (332114): Report Metastability (Fast vid2a 0C Model): Found 23 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 23
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 19, or 82.6%
    Info (332114): 
Worst Case Available Settling Time: 17.581 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 92.3
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 413.3
Info (332114): Report Metastability (Fast vid2a 100C Model): Found 23 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 23
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 19, or 82.6%
    Info (332114): 
Worst Case Available Settling Time: 17.427 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1037.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 413.3
Info (332114): Report Metastability (Fast vid2 100C Model): Found 23 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 23
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 19, or 82.6%
    Info (332114): 
Worst Case Available Settling Time: 17.417 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1037.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 413.3
Info: Initializing DDR database for CORE emif_hps_altera_emif_arch_fm_191_rbandoq
Info: Finding port-to-pin mapping for CORE: emif_hps_altera_emif_arch_fm_191_rbandoq INSTANCE: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info: Core: emif_hps_altera_emif_arch_fm_191_rbandoq - Instance: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info:                                                                setup  hold
Info: Core (Slow vid2 100C Model)                                 |     --     --
Info: Core Recovery/Removal (Slow vid2 100C Model)                |     --     --
Info: Initializing DDR database for CORE emif_hps_altera_emif_arch_fm_191_rbandoq
Info: Finding port-to-pin mapping for CORE: emif_hps_altera_emif_arch_fm_191_rbandoq INSTANCE: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info: Core: emif_hps_altera_emif_arch_fm_191_rbandoq - Instance: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info:                                                                setup  hold
Info: Core (Slow vid2b 100C Model)                                |     --     --
Info: Core Recovery/Removal (Slow vid2b 100C Model)               |     --     --
Info: Initializing DDR database for CORE emif_hps_altera_emif_arch_fm_191_rbandoq
Info: Finding port-to-pin mapping for CORE: emif_hps_altera_emif_arch_fm_191_rbandoq INSTANCE: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info: Core: emif_hps_altera_emif_arch_fm_191_rbandoq - Instance: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info:                                                                setup  hold
Info: Core (Fast vid2a 0C Model)                                  |     --     --
Info: Core Recovery/Removal (Fast vid2a 0C Model)                 |     --     --
Info: Initializing DDR database for CORE emif_hps_altera_emif_arch_fm_191_rbandoq
Info: Finding port-to-pin mapping for CORE: emif_hps_altera_emif_arch_fm_191_rbandoq INSTANCE: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info: Core: emif_hps_altera_emif_arch_fm_191_rbandoq - Instance: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info:                                                                setup  hold
Info: Core (Fast vid2a 100C Model)                                |     --     --
Info: Core Recovery/Removal (Fast vid2a 100C Model)               |     --     --
Info: Initializing DDR database for CORE emif_hps_altera_emif_arch_fm_191_rbandoq
Info: Finding port-to-pin mapping for CORE: emif_hps_altera_emif_arch_fm_191_rbandoq INSTANCE: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info: Core: emif_hps_altera_emif_arch_fm_191_rbandoq - Instance: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info:                                                                setup  hold
Info: Core (Fast vid2 100C Model)                                 |     --     --
Info: Core Recovery/Removal (Fast vid2 100C Model)                |     --     --
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info (21615): Running Design Assistant Rules for snapshot 'final'
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Hold clock transfer from soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 (Rise) to soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
Info: No waiver waived any violations
Info (22360): Design Assistant Results: 78 of 87 enabled rules passed, and 6 rules was disabled, in snapshot 'final'
Warning (21620): Design Assistant Results: 5 of 36 High severity rules issued violations in snapshot 'final'. Please refer to DRC report '/home/wisig/sam/dma_access/output_files/ghrd_agfb014r24b2e2v.tq.drc.signoff.rpt' for more information
Info (21621): Design Assistant Results: 3 of 35 Medium severity rules issued violations in snapshot 'final'. Please refer to DRC report '/home/wisig/sam/dma_access/output_files/ghrd_agfb014r24b2e2v.tq.drc.signoff.rpt' for more information
Info (21622): Design Assistant Results: 1 of 16 Low severity rules issued violations in snapshot 'final'. Please refer to DRC report '/home/wisig/sam/dma_access/output_files/ghrd_agfb014r24b2e2v.tq.drc.signoff.rpt' for more information
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 3807 megabytes
    Info: Processing ended: Thu Jan 18 17:31:34 2024
    Info: Elapsed time: 00:00:26
    Info: System process ID: 10422
Info (19538): Reading SDC files took 00:00:03 cumulatively in this process.


+------------------------------------------------------------------+
; Unconstrained Paths Summary                                      ;
+---------------------------------------------------+-------+------+
; Property                                          ; Setup ; Hold ;
+---------------------------------------------------+-------+------+
; Illegal Clocks                                    ; 0     ; 0    ;
; Unconstrained Clocks                              ; 0     ; 0    ;
; Unconstrained Input Ports                         ; 2     ; 2    ;
; Paths from Unconstrained Input Ports (Pairs-Only) ; 55    ; 55   ;
; Unconstrained Output Ports                        ; 1     ; 1    ;
; Paths to Unconstrained Output Ports (Pairs-Only)  ; 1     ; 1    ;
+---------------------------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------+-------------+
; Target                                                                                                                                            ; Clock                                                 ; Type      ; Status      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------+-------------+
; altera_reserved_tck                                                                                                                               ; altera_reserved_tck                                   ; Base      ; Constrained ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock                             ; internal_clk                                          ; Base      ; Constrained ;
; emif_hps_mem_mem_dqs[0]                                                                                                                           ; emif_hps_mem_mem_dqs[0]_IN                            ; Base      ; Constrained ;
; emif_hps_mem_mem_dqs[1]                                                                                                                           ; emif_hps_mem_mem_dqs[1]_IN                            ; Base      ; Constrained ;
; emif_hps_mem_mem_dqs[2]                                                                                                                           ; emif_hps_mem_mem_dqs[2]_IN                            ; Base      ; Constrained ;
; emif_hps_mem_mem_dqs[3]                                                                                                                           ; emif_hps_mem_mem_dqs[3]_IN                            ; Base      ; Constrained ;
; emif_hps_mem_mem_dqs[4]                                                                                                                           ; emif_hps_mem_mem_dqs[4]_IN                            ; Base      ; Constrained ;
; emif_hps_mem_mem_dqs[5]                                                                                                                           ; emif_hps_mem_mem_dqs[5]_IN                            ; Base      ; Constrained ;
; emif_hps_mem_mem_dqs[6]                                                                                                                           ; emif_hps_mem_mem_dqs[6]_IN                            ; Base      ; Constrained ;
; emif_hps_mem_mem_dqs[7]                                                                                                                           ; emif_hps_mem_mem_dqs[7]_IN                            ; Base      ; Constrained ;
; emif_hps_mem_mem_dqs[8]                                                                                                                           ; emif_hps_mem_mem_dqs[8]_IN                            ; Base      ; Constrained ;
; emif_hps_pll_ref_clk                                                                                                                              ; EMIF_REF_CLOCK                                        ; Base      ; Constrained ;
; fpga_clk_100[0]                                                                                                                                   ; MAIN_CLOCK                                            ; Base      ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_1    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_2    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_3    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_4    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[0].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_11   ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[1].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_0    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[2].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_10   ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_5    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_6    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_7    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[2].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_8    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[3].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_9    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                              ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0   ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0]                                                            ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_l_0 ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                               ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0   ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|loaden[0]                                                 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_1   ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0]                                               ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_l_1 ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]                                                  ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1   ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|loaden[0]                                                   ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_2   ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0]                                                 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_l_2 ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]                                                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2   ; Generated ; Constrained ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; pb         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sr         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; pb         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sr         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                     ; 2.069  ; 0.002 ; 7.378    ; 0.158   ; 0.132               ;
;  EMIF_REF_CLOCK                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 4.302               ;
;  MAIN_CLOCK                                          ; 5.861  ; 0.002 ; 7.378    ; 0.259   ; 4.446               ;
;  altera_reserved_tck                                 ; 13.556 ; 0.088 ; 61.271   ; 0.158   ; 28.401              ;
;  emif_hps_mem_mem_dqs[0]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.248               ;
;  emif_hps_mem_mem_dqs[1]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.248               ;
;  emif_hps_mem_mem_dqs[2]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.249               ;
;  emif_hps_mem_mem_dqs[3]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.249               ;
;  emif_hps_mem_mem_dqs[4]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.249               ;
;  emif_hps_mem_mem_dqs[5]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.249               ;
;  emif_hps_mem_mem_dqs[6]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.248               ;
;  emif_hps_mem_mem_dqs[7]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.248               ;
;  emif_hps_mem_mem_dqs[8]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.249               ;
;  internal_clk                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 2.346               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 2.069  ; 0.119 ; N/A      ; N/A     ; 1.284               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_1 ; N/A    ; N/A   ; N/A      ; N/A     ; 1.355               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_2 ; N/A    ; N/A   ; N/A      ; N/A     ; 1.355               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.132               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.132               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.132               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_0  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.191               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_1  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.191               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_10 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.190               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_11 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.190               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_2  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.190               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_3  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.189               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_4  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.190               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_5  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.189               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_6  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.190               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_7  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.191               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_8  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.190               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_9  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.189               ;
; Design-wide TNS                                      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  EMIF_REF_CLOCK                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  MAIN_CLOCK                                          ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  emif_hps_mem_mem_dqs[0]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_hps_mem_mem_dqs[1]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_hps_mem_mem_dqs[2]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_hps_mem_mem_dqs[3]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_hps_mem_mem_dqs[4]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_hps_mem_mem_dqs[5]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_hps_mem_mem_dqs[6]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_hps_mem_mem_dqs[7]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_hps_mem_mem_dqs[8]_IN                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  internal_clk                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_1 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_2 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_0  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_1  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_10 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_11 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_2  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_3  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_4  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_5  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_6  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_7  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_8  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_9  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant (Signoff) Results - 9 of 87 Rules Failed                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; Rule                                                                                                       ; Severity ; Violations ; Waived ; Tags                                           ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                                                   ; High     ; 25         ; 0      ; synchronizer                                   ;
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain                                            ; High     ; 6          ; 0      ; synchronizer                                   ;
; TMC-20027 - Collection Filter Matching Multiple Types                                                      ; High     ; 2          ; 0      ; sdc                                            ;
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                         ; High     ; 1          ; 0      ; synchronizer                                   ;
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized                                              ; High     ; 1          ; 0      ; synchronizer                                   ;
; TMC-20025 - Ignored or Overridden Constraints                                                              ; Medium   ; 142        ; 0      ; sdc                                            ;
; TMC-20021 - Partial Min-Max Delay Assignment                                                               ; Medium   ; 6          ; 0      ; sdc                                            ;
; TMC-20026 - Empty Collection Due To Unmatched Filter                                                       ; Medium   ; 1          ; 0      ; sdc                                            ;
; CLK-30032 - Improper Clock Targets                                                                         ; Low      ; 1          ; 0      ; sdc                                            ;
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints                                      ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints                                             ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints                                            ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths                    ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers                                              ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints           ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50011 - Combinational Logic Before Synchronizer Chain                                                  ; High     ; 0          ; 0      ; synchronizer                                   ;
; CLK-30026 - Missing Clock Assignment                                                                       ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30027 - Multiple Clock Assignments Found                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30028 - Invalid Generated Clock                                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30029 - Invalid Clock Assignments                                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30030 - PLL Setting Violation                                                                          ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30033 - Invalid Clock Group Assignment                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment                                ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30042 - Incorrect Clock Group Type                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains          ; High     ; 0          ; 0      ; reset-usage, reset-reachability                ;
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain            ; High     ; 0          ; 0      ; reset-usage, reset-reachability                ;
; RES-50003 - Asynchronous Reset with Insufficient Constraints                                               ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain                                   ; High     ; 0          ; 0      ; synchronizer                                   ;
; TMC-20011 - Missing Input Delay Constraint                                                                 ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20012 - Missing Output Delay Constraint                                                                ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20013 - Partial Input Delay                                                                            ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20014 - Partial Output Delay                                                                           ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20015 - Inconsistent Min-Max Delay                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20016 - Invalid Reference Pin                                                                          ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20017 - Loops Detected                                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20019 - Partial Multicycle Assignment                                                                  ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20022 - I/O Delay Assignment Missing Parameters                                                        ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20023 - Invalid Set Net Delay Assignment                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-30041 - Constraint with Invalid Clock Reference                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer                                                 ; Medium   ; 0          ; 0      ; synchronizer                                   ;
; CLK-30031 - Input Delay Assigned to Clock                                                                  ; Medium   ; 0          ; 0      ; sdc, system                                    ;
; FLP-10000 - Physical RAM with Utilization Below Threshold                                                  ; Medium   ; 0          ; 0      ; ram, resource-usage                            ;
; LNT-30023 - Reset Nets with Polarity Conflict                                                              ; Medium   ; 0          ; 0      ; reset-usage                                    ;
; TMC-20018 - Unsupported Latches Detected                                                                   ; Medium   ; 0          ; 0      ; latch                                          ;
; TMC-20024 - Synchronous Data Delay Assignment                                                              ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements                                      ; Medium   ; 0          ; 0      ; intrinsic-margin, impossible-requirements, sdc ;
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew                                              ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay                                             ; Medium   ; 0          ; 0      ; intrinsic-margin, logic-levels                 ;
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay                               ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions                           ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis   ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion                         ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold                            ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path                                  ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock                                         ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains         ; Medium   ; 0          ; 0      ; logic-levels                                   ;
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic         ; Medium   ; 0          ; 0      ; logic-levels, dsp                              ;
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints                        ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data                                                ; Medium   ; 0          ; 0      ; nonstandard-timing                             ;
; TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax                                            ; Medium   ; 0          ; 0      ; dsp, minimum-pulse-width                       ;
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax                                            ; Medium   ; 0          ; 0      ; ram, minimum-pulse-width                       ;
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse                                  ; Medium   ; 0          ; 0      ; minimum-pulse-width                            ;
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path                                   ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock                                          ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path                               ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock                                      ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path                                ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock                                       ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains                                         ; Low      ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50101 - Intra-Clock False Path Synchronizer                                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; CDC-50102 - Synchronizer after CDC Topology with Control Signal                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; FLP-40006 - Pipelining Registers That Might Be Recoverable                                                 ; Low      ; 0          ; 0      ; resource-usage                                 ;
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                               ; Low      ; 0          ; 0      ; reset-usage                                    ;
; RES-50010 - Reset Synchronizer Chains with Constant Output                                                 ; Low      ; 0          ; 0      ; synchronizer                                   ;
; RES-50101 - Intra-Clock False Path Reset Synchronizer                                                      ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; TMC-20020 - Invalid Multicycle Assignment                                                                  ; Low      ; 0          ; 0      ; sdc                                            ;
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint                 ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication                  ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20552 - User Selected Duplication Candidate was Rejected                                               ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20601 - Registers with High Immediate Fan-Out Tension                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20602 - Registers with High Timing Path Endpoint Tension                                               ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20603 - Registers with High Immediate Fan-Out Span                                                     ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20604 - Registers with High Timing Path Endpoint Span                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+


Status:		FAIL
Severity:		High
Number of violations: 	25
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+------------+-----------------------+--------+
; From                                                                                                                      ; To                                                                                                                              ; From Clock   ; To Clock   ; Reason                ; Waived ;
+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+------------+-----------------------+--------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|internal_sclr                                                         ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|internal_sclr               ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|align_address_to_size|internal_sclr                                  ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|internal_sclr                                                        ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|internal_sclr                                                   ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_wr_limiter|internal_sclr                                                   ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|cmd_mux_001|arb|internal_sclr                                                                        ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|cmd_mux_001|internal_sclr                                                                            ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|cmd_mux_002|arb|internal_sclr                                                                        ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|cmd_mux_002|internal_sclr                                                                            ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|cmd_mux|arb|internal_sclr                                                                            ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|cmd_mux|internal_sclr                                                                                ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|msgdma_0_csr_agent_rdata_fifo|internal_sclr                                                          ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|msgdma_0_csr_agent_rsp_fifo|internal_sclr                                                            ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|internal_sclr              ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|msgdma_0_csr_translator|internal_sclr                                                                ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|msgdma_0_descriptor_slave_agent_rsp_fifo|internal_sclr                                               ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|internal_sclr ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|msgdma_0_descriptor_slave_rsp_width_adapter|internal_sclr                                            ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|pio_1_s1_agent_rdata_fifo|internal_sclr                                                              ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|pio_1_s1_agent_rsp_fifo|internal_sclr                                                                ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|internal_sclr                  ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|pio_1_s1_translator|internal_sclr                                                                    ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_2|msgdma_0_mm_read_agent|internal_sclr                                                                 ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_2|msgdma_0_mm_read_limiter|internal_sclr                                                               ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+------------+-----------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	6
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------+-----------------------+--------+
; From                                                                                                                                               ; To                                                                                                                             ; From Clock                ; To Clock   ; Reason                ; Waived ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------+-----------------------+--------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg   fpga_reset_n_debounced ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|read_burst_uncompressor|internal_sclr                                ; internal_clk   MAIN_CLOCK ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg   fpga_reset_n_debounced ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|internal_sclr                                        ; internal_clk   MAIN_CLOCK ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg   fpga_reset_n_debounced ; soc_inst|mm_interconnect_1|msgdma_0_csr_agent|uncompressor|internal_sclr                                                       ; internal_clk   MAIN_CLOCK ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg   fpga_reset_n_debounced ; soc_inst|mm_interconnect_1|msgdma_0_descriptor_slave_translator|internal_sclr                                                  ; internal_clk   MAIN_CLOCK ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg   fpga_reset_n_debounced ; soc_inst|mm_interconnect_1|pio_1_s1_agent|uncompressor|internal_sclr                                                           ; internal_clk   MAIN_CLOCK ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg   fpga_reset_n_debounced ; soc_inst|mm_interconnect_2|axi_conduit_merger_0_altera_axi_slave_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|internal_sclr ; internal_clk   MAIN_CLOCK ; MAIN_CLOCK ; Asynchronous transfer ;        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------+-----------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	2
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20027 - Collection Filter Matching Multiple Types                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------+-------------------------+--------+
; Bare String Filter                                                                                                                                                                                          ; SDC Command                                                                                                        ; Analyzer Deduced Type ; Possible Matching Type ; Location                ; Waived ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------+-------------------------+--------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck* ; get_fanins $filter -clock -stop_at_clocks                                                                          ; keeper                ; cell                   ; intel_signal_tap.sdc:75 ;        ;
; fpga_reset_n_debounced                                                                                                                                                                                      ; set_false_path -from fpga_reset_n_debounced -to {soc_inst|rst_controller_*|altera_reset_synchronizer_int_chain[1]} ; keeper                ; cell                   ; ghrd_timing.sdc:31      ;        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------+-------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	1
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------+--------------------+----------------+---------------------------------+-------------------------------------------+--------+
; Reset Source                                                                                                              ; Reset Source Clock ; Register Clock ; Number of Registers Being Reset ; Sample Register Being Reset               ; Waived ;
+---------------------------------------------------------------------------------------------------------------------------+--------------------+----------------+---------------------------------+-------------------------------------------+--------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; internal_clk       ; MAIN_CLOCK     ; 33                              ; fpga_reset_n_debounce_inst|counter[0][14] ;        ;
+---------------------------------------------------------------------------------------------------------------------------+--------------------+----------------+---------------------------------+-------------------------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	1
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+-----------------------+--------+
; From                                                                                                                      ; To                                                             ; From Clock   ; To Clock   ; Reason                ; Waived ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+-----------------------+--------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src|ag.sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|axi_conduit_merger_0|axi_conduit_merger_0|r_awprot[0] ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+-----------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	142
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20025 - Ignored or Overridden Constraints                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------+
; Ignored Constraint                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Location                                                   ; Reason                                                                                               ; Waived ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------+
; set_false_path -from [get_ports {fpga_led_pio[0]}]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; ghrd_timing.sdc:21                                         ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[4].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[58].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[59].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[60].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[61].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[62].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[63].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[64].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[65].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[66].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[67].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[5].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[68].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[69].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[70].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[71].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                               ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[1].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                               ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[2].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                               ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[3].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                               ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[4].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                               ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[5].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                               ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[6].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[6].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                               ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[7].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                               ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[8].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                               ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:880 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:880 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:880 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:880 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:880 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:880 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:880 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[7].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:880 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[8].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:880 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -from [get_keepers {{emif_hps_mem_mem_dqs[0]} {emif_hps_mem_mem_dqs[1]} {emif_hps_mem_mem_dqs[2]} {emif_hps_mem_mem_dqs[3]} {emif_hps_mem_mem_dqs[4]} {emif_hps_mem_mem_dqs[5]} {emif_hps_mem_mem_dqs[6]} {emif_hps_mem_mem_dqs[7]} {emif_hps_mem_mem_dqs[8]}}]                                                                                                                                                                                                                ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:906 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -from [get_keepers {{emif_hps_mem_mem_dqs_n[0]} {emif_hps_mem_mem_dqs_n[1]} {emif_hps_mem_mem_dqs_n[2]} {emif_hps_mem_mem_dqs_n[3]} {emif_hps_mem_mem_dqs_n[4]} {emif_hps_mem_mem_dqs_n[5]} {emif_hps_mem_mem_dqs_n[6]} {emif_hps_mem_mem_dqs_n[7]} {emif_hps_mem_mem_dqs_n[8]}}]                                                                                                                                                                                              ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:908 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -from [get_keepers {{emif_hps_mem_mem_reset_n[0]} {emif_hps_mem_mem_alert_n[0]}}]                                                                                                                                                                                                                                                                                                                                                                                              ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:921 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_min_delay -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*amm_c2p_ufi_i|*ufi_read_reg}] -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}] -0.200                                                                                                                                                                                                                              ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:708 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_min_delay -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}] -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*amm_p2c_ufi_i|*ufi_write_reg}] -0.200                                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:714 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_min_delay -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*mmr_c2p_ufi_i|*ufi_read_reg}] -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}] -0.200                                                                                                                                                                                                                              ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:720 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_min_delay -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}] -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*mmr_p2c_ufi_i|*ufi_write_reg}] -0.200                                                                                                                                                                                                                             ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:726 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_min_delay -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*sideband_c2p_ufi_i|*ufi_read_reg}] -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}] -0.200                                                                                                                                                                                                                         ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:768 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[8].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_min_delay -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}] -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*sideband_p2c_ufi_i|*ufi_write_reg}] -0.200                                                                                                                                                                                                                        ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:774 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_max_delay -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_in_reg_acq[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[*]}] 62.500 ; intel_signal_tap.sdc:61                                    ; Exception is fully overridden                                                                        ;        ;
; set_false_path -from [get_keepers {fpga_reset_n_debounced}] -to [get_clocks {soc_inst|rst_controller_*|altera_reset_synchronizer_int_chain[1]}]                                                                                                                                                                                                                                                                                                                                               ; ghrd_timing.sdc:31                                         ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly. ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[9].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[10].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[11].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[12].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[13].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -from [get_ports {fpga_led_pio[1]}]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; ghrd_timing.sdc:22                                         ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[14].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[15].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[16].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_act_n.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                               ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_ba.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_ba.inst[1].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_bg.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_cke.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_cs_n.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_odt.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -from [get_ports {fpga_led_pio[2]}]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; ghrd_timing.sdc:23                                         ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_par.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_reset_n.inst[0].b|no_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                              ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_ck.inst[0].b|cal_oct.obuf_bar|oe}]                                                                                                                                                                                                                                                                                                                                              ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:847 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -from [get_ports {fpga_led_pio[3]}]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; ghrd_timing.sdc:24                                         ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[8].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[1].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[2].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[3].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[4].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[5].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[6].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[7].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_ck.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[8].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[9].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[10].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[11].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[12].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[13].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[14].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[15].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[16].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[17].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[18].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[19].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[20].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[21].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[22].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[23].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[24].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[25].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[26].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[27].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[1].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[28].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[29].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[30].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[31].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[32].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[33].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[34].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[35].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[36].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[37].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[2].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[38].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[39].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[40].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[41].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[42].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[43].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[44].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[45].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[46].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[47].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[3].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[48].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[49].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[50].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[51].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[52].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[53].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[54].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[55].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[56].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[57].b|cal_oct.obuf|oe}]                                                                                                                                                                                                                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                               ;        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	6
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20021 - Partial Min-Max Delay Assignment                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+--------+
; Assignment                                                                                                                                                                                                                                      ; Reason                                                   ; Location                                                   ; Waived ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+--------+
; -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}]  -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*ecc_p2c_ufi_i|*ufi_write_reg}]   ; Min delay for this path exists but no max delay was set. ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:750 (from IP) ;        ;
; -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}]  -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*lane_p2c_ufi_i|*ufi_write_reg}]  ; Min delay for this path exists but no max delay was set. ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:762 (from IP) ;        ;
; -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*seq_c2p_ufi_i|*ufi_read_reg}]  -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*hmc_reg*}]    ; Min delay for this path exists but no max delay was set. ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:732 (from IP) ;        ;
; -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*hmc_reg*}]  -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*seq_p2c_ufi_i|*ufi_write_reg}]   ; Min delay for this path exists but no max delay was set. ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:738 (from IP) ;        ;
; -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*ecc_c2p_ufi_i|*ufi_read_reg}]  -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}]    ; Min delay for this path exists but no max delay was set. ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:744 (from IP) ;        ;
; -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*lane_c2p_ufi_i|*ufi_read_reg}]  -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}]   ; Min delay for this path exists but no max delay was set. ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:756 (from IP) ;        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	1
Rule Parameters:      	max_violations = 5000
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20026 - Empty Collection Due To Unmatched Filter                                                                                                                                                                ;
+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------+--------+
; Empty Collection Filter                                          ; SDC Command                                                                                                        ; Location           ; Waived ;
+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------+--------+
; soc_inst|rst_controller_*|altera_reset_synchronizer_int_chain[1] ; set_false_path -from fpga_reset_n_debounced -to {soc_inst|rst_controller_*|altera_reset_synchronizer_int_chain[1]} ; ghrd_timing.sdc:31 ;        ;
+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------+--------+


Status:		FAIL
Severity:		Low
Number of violations: 	1
Rule Parameters:      	max_violations = 5000
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLK-30032 - Improper Clock Targets                                                                                                                                                          ;
+-------------------------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------+--------+
; Assignment                                                              ; Reason                                                 ; Location                                        ; Waived ;
+-------------------------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------+--------+
; [get_nodes { auto_fab*|*|*sdm_gpo_out_user_reset~internal_ctrl_clock }] ; Target contains node other than top level input ports. ; altera_s10_user_rst_clkgate_fm.sdc:20 (from IP) ;        ;
+-------------------------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------+--------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------+
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------------+
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------------------------+
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths ;
+-----------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------+
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints ;
+--------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------+
; CDC-50011 - Combinational Logic Before Synchronizer Chain ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------+
; CLK-30026 - Missing Clock Assignment ;
+--------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; CLK-30027 - Multiple Clock Assignments Found ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------+
; CLK-30028 - Invalid Generated Clock ;
+-------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------+
; CLK-30029 - Invalid Clock Assignments ;
+---------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; CLK-30030 - PLL Setting Violation ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; CLK-30033 - Invalid Clock Group Assignment ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------+
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment ;
+----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------+
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; CLK-30042 - Incorrect Clock Group Type ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------------------------------------------------------------+
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains ;
+---------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------------------------+
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain ;
+-------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------+
; RES-50003 - Asynchronous Reset with Insufficient Constraints ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------+
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; TMC-20011 - Missing Input Delay Constraint ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------+
; TMC-20012 - Missing Output Delay Constraint ;
+---------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------+
; TMC-20013 - Partial Input Delay ;
+---------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------+
; TMC-20014 - Partial Output Delay ;
+----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; TMC-20015 - Inconsistent Min-Max Delay ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; TMC-20016 - Invalid Reference Pin ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------+
; TMC-20017 - Loops Detected ;
+----------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20019 - Partial Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-20022 - I/O Delay Assignment Missing Parameters ;
+-----------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20023 - Invalid Set Net Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-30041 - Constraint with Invalid Clock Reference ;
+-----------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------+
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; CLK-30031 - Input Delay Assigned to Clock ;
+-------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		device_ram_occupation = 80
		low_utilization = 10
+-----------------------------------------------------------+
; FLP-10000 - Physical RAM with Utilization Below Threshold ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; LNT-30023 - Reset Nets with Polarity Conflict ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------+
; TMC-20018 - Unsupported Latches Detected ;
+------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; TMC-20024 - Synchronous Data Delay Assignment ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------+
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------+
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------+
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions ;
+----------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------------+
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ;
+------------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------------------------------+
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis ;
+----------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------+
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion ;
+------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------------+
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold ;
+---------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------+
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------+
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_adders = 3
+----------------------------------------------------------------------------------------------------+
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_soft_mult_chains = 2
+----------------------------------------------------------------------------------------------------+
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------------------------+
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints ;
+-------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------+
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data ;
+-------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+-----------------------------------------------------------------+
; TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+-----------------------------------------------------------------+
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+---------------------------------------------------------------------------+
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------------+
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------+
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock ;
+-------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------------+
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------+
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock ;
+----------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------+
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------+
; CDC-50101 - Intra-Clock False Path Synchronizer ;
+-------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50102 - Synchronizer after CDC Topology with Control Signal ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		max_stage_adjustment = -1
		min_width = 16
		min_depth = 3
+------------------------------------------------------------+
; FLP-40006 - Pipelining Registers That Might Be Recoverable ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+------------------------------------------------------------+
; RES-50010 - Reset Synchronizer Chains with Constant Output ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------------+
; RES-50101 - Intra-Clock False Path Reset Synchronizer ;
+-------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20020 - Invalid Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------+
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint ;
+--------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		avg_dup_fanout = 1000
+-------------------------------------------------------------------------------------------+
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication ;
+-------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; TMC-20552 - User Selected Duplication Candidate was Rejected ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_tension = 100000
		minimum_sinks = 2
+-----------------------------------------------------------+
; TMC-20601 - Registers with High Immediate Fan-Out Tension ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_tension = 100000
		ignore_high_fanout_tension = False
		minimum_sinks = 2
+--------------------------------------------------------------+
; TMC-20602 - Registers with High Timing Path Endpoint Tension ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_span = 250
		minimum_sinks = 2
+--------------------------------------------------------+
; TMC-20603 - Registers with High Immediate Fan-Out Span ;
+--------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_span = 250
		ignore_high_fanout_span = False
		minimum_sinks = 2
+-----------------------------------------------------------+
; TMC-20604 - Registers with High Timing Path Endpoint Span ;
+-----------------------------------------------------------+


