Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3_3064_datasel\bb3_datasel.rpt

MAX+plus II Compiler Report File
Version 9.4 12/10/1999
Compiled: 03/30/2000 13:57:47

Copyright (C) 1988-1999 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

bb3_datasel
      EPM3064ATC100-10     39       11       0      42      0           65 %

User Pins:                 39       11       0  



Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3_3064_datasel\bb3_datasel.rpt

** PROJECT COMPILATION MESSAGES **

Info: Reserved unused input pin 'ALE' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'RD' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'PSEN' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'WEL' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'WEH' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board


** PROJECT TIMING MESSAGES **

Warning: Timing characteristics of device EPM3064ATC100-10 are preliminary


Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3_3064_datasel\bb3_datasel.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'BB3OUTCLK' chosen for auto global Clock


Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3_3064_datasel\bb3_datasel.rpt

** PIN/LOCATION/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

bb3_datasel@31                    ALE
bb3_datasel@97                    BB3EN0
bb3_datasel@96                    BB3EN1
bb3_datasel@94                    BB3EN2
bb3_datasel@87                    BB3OUTCLK
bb3_datasel@14                    DAC3D0
bb3_datasel@13                    DAC3D1
bb3_datasel@12                    DAC3D2
bb3_datasel@10                    DAC3D3
bb3_datasel@9                     DAC3D4
bb3_datasel@8                     DAC3D5
bb3_datasel@6                     DAC3D6
bb3_datasel@100                   DAC3D7
bb3_datasel@99                    DAC3D8
bb3_datasel@98                    DAC3D9
bb3_datasel@61                    F3OUT0
bb3_datasel@60                    F3OUT1
bb3_datasel@58                    F3OUT2
bb3_datasel@57                    F3OUT3
bb3_datasel@56                    F3OUT4
bb3_datasel@54                    F3OUT5
bb3_datasel@52                    F3OUT6
bb3_datasel@48                    F3OUT7
bb3_datasel@47                    F3OUT8
bb3_datasel@46                    F3OUT9
bb3_datasel@45                    F3OUT10
bb3_datasel@44                    F3OUT11
bb3_datasel@42                    F3OUT12
bb3_datasel@41                    F3OUT13
bb3_datasel@40                    F3OUT14
bb3_datasel@85                    F3OUT15
bb3_datasel@84                    F3OUT16
bb3_datasel@83                    F3OUT17
bb3_datasel@81                    F3OUT18
bb3_datasel@80                    F3OUT19
bb3_datasel@79                    F3OUT20
bb3_datasel@76                    F3OUT21
bb3_datasel@75                    F3OUT22
bb3_datasel@71                    F3OUT23
bb3_datasel@69                    F3OUT24
bb3_datasel@68                    F3OUT25
bb3_datasel@67                    F3OUT26
bb3_datasel@64                    F3OUT27
bb3_datasel@63                    F3OUT28
bb3_datasel@88                    F3OUT29
bb3_datasel@36                    PSEN
bb3_datasel@35                    RD
bb3_datasel@37                    WEH
bb3_datasel@32                    WEL
bb3_datasel@19                    4_5MHz


Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3_3064_datasel\bb3_datasel.rpt

** FILE HIERARCHY **



|74821:3|
|74821:2|
|74821:1|


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3_3064_datasel\bb3_datasel.rpt
bb3_datasel

***** Logic for device 'bb3_datasel' compiled without errors.




Device: EPM3064ATC100-10

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    Enable JTAG Support                        = ON
    User Code                                  = ffffffff
    MultiVolt I/O                              = OFF

                                         B                        
                             R R         B                        
                             E E       F 3   F F F   F F F     F  
               D D D B B   B S S V     3 O   3 3 3   3 3 3     3  
               A A A B B   B E E C     O U   O O O V O O O     O  
               C C C 3 3   3 R R C     U T   U U U C U U U N N U  
               3 3 3 E E G E V V I G G T C G T T T C T T T . . T  
               D D D N N N N E E N N N 2 L N 1 1 1 I 1 1 2 C C 2  
               7 8 9 0 1 D 2 D D T D D 9 K D 5 6 7 O 8 9 0 . . 1  
             ----------------------------------------------------_ 
            / 100  98  96  94  92  90  88  86  84  82  80  78  76   |_ 
           /     99  97  95  93  91  89  87  85  83  81  79  77    | 
     N.C. |  1                                                    75 | F3OUT22 
     N.C. |  2                                                    74 | GND 
    VCCIO |  3                                                    73 | #TDO 
     #TDI |  4                                                    72 | N.C. 
     N.C. |  5                                                    71 | F3OUT23 
   DAC3D6 |  6                                                    70 | N.C. 
     N.C. |  7                                                    69 | F3OUT24 
   DAC3D5 |  8                                                    68 | F3OUT25 
   DAC3D4 |  9                                                    67 | F3OUT26 
   DAC3D3 | 10                                                    66 | VCCIO 
      GND | 11                                                    65 | GND 
   DAC3D2 | 12                                                    64 | F3OUT27 
   DAC3D1 | 13                 EPM3064ATC100-10                   63 | F3OUT28 
   DAC3D0 | 14                                                    62 | #TCK 
     #TMS | 15                                                    61 | F3OUT0 
 RESERVED | 16                                                    60 | F3OUT1 
 RESERVED | 17                                                    59 | GND 
    VCCIO | 18                                                    58 | F3OUT2 
   4_5MHz | 19                                                    57 | F3OUT3 
 RESERVED | 20                                                    56 | F3OUT4 
 RESERVED | 21                                                    55 | N.C. 
     N.C. | 22                                                    54 | F3OUT5 
 RESERVED | 23                                                    53 | N.C. 
     N.C. | 24                                                    52 | F3OUT6 
 RESERVED | 25                                                    51 | VCCIO 
          |      27  29  31  33  35  37  39  41  43  45  47  49  _| 
           \   26  28  30  32  34  36  38  40  42  44  46  48  50   | 
            \----------------------------------------------------- 
               G N N R R A W G V R P W G V F F F G F F F F F N N  
               N . . E E L E N C D S E N C 3 3 3 N 3 3 3 3 3 . .  
               D C C S S E L D C   E H D C O O O D O O O O O C C  
                 . . E E       I   N     I U U U   U U U U U . .  
                     R R       O         N T T T   T T T T T      
                     V V                 T 1 1 1   1 1 9 8 7      
                     E E                   4 3 2   1 0            
                     D D                                          
                                                                  


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3_3064_datasel\bb3_datasel.rpt
bb3_datasel

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    10/16( 62%)  14/16( 87%)   0/16(  0%)  33/36( 91%) 
B:    LC17 - LC32     5/16( 31%)   7/15( 46%)   0/16(  0%)   6/36( 16%) 
C:    LC33 - LC48    11/16( 68%)  16/16(100%)   0/16(  0%)  11/36( 30%) 
D:    LC49 - LC64    16/16(100%)  15/15(100%)   0/16(  0%)  16/36( 44%) 


Total dedicated input pins used:                 2/4      ( 50%)
Total I/O pins used:                            52/62     ( 83%)
Total logic cells used:                         42/64     ( 65%)
Total shareable expanders used:                  0/64     (  0%)
Total Turbo logic cells used:                   42/64     ( 65%)
Total shareable expanders not available (n/a):   0/64     (  0%)
Average fan-in:                                  3.21
Total fan-in:                                   135

Total input pins required:                      39
Total output pins required:                     11
Total bidirectional pins required:               0
Total reserved pins required                     4
Total logic cells required:                     42
Total flipflops required:                       31
Total product terms required:                   62
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           0

Synthesized logic cells:                         1/  64   (  1%)



Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3_3064_datasel\bb3_datasel.rpt
bb3_datasel

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  31   (22)  (B)      INPUT               0      0   0    0    0    0    0  ALE
  97   (12)  (A)      INPUT               0      0   0    0    0   10    1  BB3EN0
  96   (13)  (A)      INPUT               0      0   0    0    0   10    1  BB3EN1
  94   (14)  (A)      INPUT               0      0   0    0    0   10    1  BB3EN2
  87      -   -       INPUT  G            0      0   0    0    0    0    0  BB3OUTCLK
  61   (47)  (C)      INPUT               0      0   0    0    0    0    1  F3OUT0
  60   (46)  (C)      INPUT               0      0   0    0    0    0    1  F3OUT1
  58   (45)  (C)      INPUT               0      0   0    0    0    0    1  F3OUT2
  57   (44)  (C)      INPUT               0      0   0    0    0    0    1  F3OUT3
  56   (43)  (C)      INPUT               0      0   0    0    0    0    1  F3OUT4
  54   (42)  (C)      INPUT               0      0   0    0    0    0    1  F3OUT5
  52   (41)  (C)      INPUT               0      0   0    0    0    0    1  F3OUT6
  48   (40)  (C)      INPUT               0      0   0    0    0    0    1  F3OUT7
  47   (39)  (C)      INPUT               0      0   0    0    0    0    1  F3OUT8
  46   (38)  (C)      INPUT               0      0   0    0    0    0    1  F3OUT9
  45   (37)  (C)      INPUT               0      0   0    0    0    0    1  F3OUT10
  44   (36)  (C)      INPUT               0      0   0    0    0    0    1  F3OUT11
  42   (35)  (C)      INPUT               0      0   0    0    0    0    1  F3OUT12
  41   (34)  (C)      INPUT               0      0   0    0    0    0    1  F3OUT13
  40   (33)  (C)      INPUT               0      0   0    0    0    0    1  F3OUT14
  85   (64)  (D)      INPUT               0      0   0    0    0    0    1  F3OUT15
  84   (63)  (D)      INPUT               0      0   0    0    0    0    1  F3OUT16
  83   (62)  (D)      INPUT               0      0   0    0    0    0    1  F3OUT17
  81   (61)  (D)      INPUT               0      0   0    0    0    0    1  F3OUT18
  80   (60)  (D)      INPUT               0      0   0    0    0    0    1  F3OUT19
  79   (59)  (D)      INPUT               0      0   0    0    0    0    1  F3OUT20
  76   (58)  (D)      INPUT               0      0   0    0    0    0    1  F3OUT21
  75   (57)  (D)      INPUT               0      0   0    0    0    0    1  F3OUT22
  71   (55)  (D)      INPUT               0      0   0    0    0    0    1  F3OUT23
  69   (54)  (D)      INPUT               0      0   0    0    0    0    1  F3OUT24
  68   (53)  (D)      INPUT               0      0   0    0    0    0    1  F3OUT25
  67   (52)  (D)      INPUT               0      0   0    0    0    0    1  F3OUT26
  64   (50)  (D)      INPUT               0      0   0    0    0    0    1  F3OUT27
  63   (49)  (D)      INPUT               0      0   0    0    0    0    1  F3OUT28
  88      -   -       INPUT               0      0   0    0    0    0    1  F3OUT29
  36   (18)  (B)      INPUT               0      0   0    0    0    0    0  PSEN
  35   (19)  (B)      INPUT               0      0   0    0    0    0    0  RD
  37   (17)  (B)      INPUT               0      0   0    0    0    0    0  WEH
  32   (21)  (B)      INPUT               0      0   0    0    0    0    0  WEL


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3_3064_datasel\bb3_datasel.rpt
bb3_datasel

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  14      1    A        TRI      t        0      0   0    3    3    0    0  DAC3D0
  13      2    A        TRI      t        0      0   0    3    3    0    0  DAC3D1
  12      3    A        TRI      t        0      0   0    3    3    0    0  DAC3D2
  10      4    A        TRI      t        0      0   0    3    3    0    0  DAC3D3
   9      5    A        TRI      t        0      0   0    3    3    0    0  DAC3D4
   8      6    A        TRI      t        0      0   0    3    3    0    0  DAC3D5
   6      7    A        TRI      t        0      0   0    3    3    0    0  DAC3D6
 100      9    A        TRI      t        0      0   0    3    3    0    0  DAC3D7
  99     10    A        TRI      t        0      0   0    3    3    0    0  DAC3D8
  98     11    A        TRI      t        0      0   0    3    3    0    0  DAC3D9
  19     29    B         FF   +  t        0      0   0    0    0    0    0  4_5MHz


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3_3064_datasel\bb3_datasel.rpt
bb3_datasel

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (37)    17    B       SOFT    s t        0      0   0    3    0    0    0  DAC3D9~1
 (25)    25    B       DFFE   +  t        0      0   0    1    0    1    0  |74821:1|:1
 (23)    26    B       DFFE   +  t        0      0   0    1    0    1    0  |74821:1|:6
 (21)    27    B       DFFE   +  t        0      0   0    1    0    1    0  |74821:1|:11
 (63)    49    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:1|:14
   -     51    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:1|:15
 (67)    52    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:1|:18
 (69)    54    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:1|:23
 (85)    64    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:1|:26
 (71)    55    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:1|:27
 (73)    56    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:1|:30
 (75)    57    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:2|:1
 (76)    58    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:2|:6
 (80)    60    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:2|:11
 (83)    62    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:2|:14
 (64)    50    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:2|:15
 (84)    63    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:2|:18
 (79)    59    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:2|:23
 (68)    53    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:2|:26
 (81)    61    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:2|:27
 (54)    42    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:2|:30
 (47)    39    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:3|:1
 (62)    48    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:3|:6
 (40)    33    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:3|:11
 (41)    34    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:3|:14
 (45)    37    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:3|:15
 (46)    38    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:3|:18
 (48)    40    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:3|:23
 (42)    35    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:3|:26
 (56)    43    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:3|:27
 (60)    46    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:3|:30


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3_3064_datasel\bb3_datasel.rpt
bb3_datasel

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                             Logic cells placed in LAB 'A'
        +------------------- LC1 DAC3D0
        | +----------------- LC2 DAC3D1
        | | +--------------- LC3 DAC3D2
        | | | +------------- LC4 DAC3D3
        | | | | +----------- LC5 DAC3D4
        | | | | | +--------- LC6 DAC3D5
        | | | | | | +------- LC7 DAC3D6
        | | | | | | | +----- LC9 DAC3D7
        | | | | | | | | +--- LC10 DAC3D8
        | | | | | | | | | +- LC11 DAC3D9
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'A':

Pin
97   -> * * * * * * * * * * | * * - - | <-- BB3EN0
96   -> * * * * * * * * * * | * * - - | <-- BB3EN1
94   -> * * * * * * * * * * | * * - - | <-- BB3EN2
87   -> - - - - - - - - - - | - - - - | <-- BB3OUTCLK
88   -> - - - - - - - - - - | - - * - | <-- F3OUT29
LC25 -> - - - - - * - - - - | * - - - | <-- |74821:1|:1
LC26 -> - - - - * - - - - - | * - - - | <-- |74821:1|:6
LC27 -> - - * - - - - - - - | * - - - | <-- |74821:1|:11
LC49 -> - - - * - - - - - - | * - - - | <-- |74821:1|:14
LC51 -> - * - - - - - - - - | * - - - | <-- |74821:1|:15
LC52 -> * - - - - - - - - - | * - - - | <-- |74821:1|:18
LC54 -> - - - - - - - - * - | * - - - | <-- |74821:1|:23
LC64 -> - - - - - - - - - * | * - - - | <-- |74821:1|:26
LC55 -> - - - - - - - * - - | * - - - | <-- |74821:1|:27
LC56 -> - - - - - - * - - - | * - - - | <-- |74821:1|:30
LC57 -> - - - - - * - - - - | * - - - | <-- |74821:2|:1
LC58 -> - - - - * - - - - - | * - - - | <-- |74821:2|:6
LC60 -> - - * - - - - - - - | * - - - | <-- |74821:2|:11
LC62 -> - - - * - - - - - - | * - - - | <-- |74821:2|:14
LC50 -> - * - - - - - - - - | * - - - | <-- |74821:2|:15
LC63 -> * - - - - - - - - - | * - - - | <-- |74821:2|:18
LC59 -> - - - - - - - - * - | * - - - | <-- |74821:2|:23
LC53 -> - - - - - - - - - * | * - - - | <-- |74821:2|:26
LC61 -> - - - - - - - * - - | * - - - | <-- |74821:2|:27
LC42 -> - - - - - - * - - - | * - - - | <-- |74821:2|:30
LC39 -> - - - - - * - - - - | * - - - | <-- |74821:3|:1
LC48 -> - - - - * - - - - - | * - - - | <-- |74821:3|:6
LC33 -> - - * - - - - - - - | * - - - | <-- |74821:3|:11
LC34 -> - - - * - - - - - - | * - - - | <-- |74821:3|:14
LC37 -> - * - - - - - - - - | * - - - | <-- |74821:3|:15
LC38 -> * - - - - - - - - - | * - - - | <-- |74821:3|:18
LC40 -> - - - - - - - - * - | * - - - | <-- |74821:3|:23
LC35 -> - - - - - - - - - * | * - - - | <-- |74821:3|:26
LC43 -> - - - - - - - * - - | * - - - | <-- |74821:3|:27
LC46 -> - - - - - - * - - - | * - - - | <-- |74821:3|:30


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3_3064_datasel\bb3_datasel.rpt
bb3_datasel

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                   Logic cells placed in LAB 'B'
        +--------- LC17 DAC3D9~1
        | +------- LC29 4_5MHz
        | | +----- LC25 |74821:1|:1
        | | | +--- LC26 |74821:1|:6
        | | | | +- LC27 |74821:1|:11
        | | | | | 
        | | | | |   Other LABs fed by signals
        | | | | |   that feed LAB 'B'
LC      | | | | | | A B C D |     Logic cells that feed LAB 'B':

Pin
97   -> * - - - - | * * - - | <-- BB3EN0
96   -> * - - - - | * * - - | <-- BB3EN1
94   -> * - - - - | * * - - | <-- BB3EN2
87   -> - - - - - | - - - - | <-- BB3OUTCLK
61   -> - - * - - | - * - - | <-- F3OUT0
60   -> - - - * - | - * - - | <-- F3OUT1
57   -> - - - - * | - * - - | <-- F3OUT3
88   -> - - - - - | - - * - | <-- F3OUT29


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3_3064_datasel\bb3_datasel.rpt
bb3_datasel

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                               Logic cells placed in LAB 'C'
        +--------------------- LC42 |74821:2|:30
        | +------------------- LC39 |74821:3|:1
        | | +----------------- LC48 |74821:3|:6
        | | | +--------------- LC33 |74821:3|:11
        | | | | +------------- LC34 |74821:3|:14
        | | | | | +----------- LC37 |74821:3|:15
        | | | | | | +--------- LC38 |74821:3|:18
        | | | | | | | +------- LC40 |74821:3|:23
        | | | | | | | | +----- LC35 |74821:3|:26
        | | | | | | | | | +--- LC43 |74821:3|:27
        | | | | | | | | | | +- LC46 |74821:3|:30
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'C':

Pin
87   -> - - - - - - - - - - - | - - - - | <-- BB3OUTCLK
80   -> * - - - - - - - - - - | - - * - | <-- F3OUT19
79   -> - * - - - - - - - - - | - - * - | <-- F3OUT20
76   -> - - * - - - - - - - - | - - * - | <-- F3OUT21
75   -> - - - - * - - - - - - | - - * - | <-- F3OUT22
71   -> - - - * - - - - - - - | - - * - | <-- F3OUT23
69   -> - - - - - * - - - - - | - - * - | <-- F3OUT24
68   -> - - - - - - * - - - - | - - * - | <-- F3OUT25
67   -> - - - - - - - - * - - | - - * - | <-- F3OUT26
64   -> - - - - - - - * - - - | - - * - | <-- F3OUT27
63   -> - - - - - - - - - * - | - - * - | <-- F3OUT28
88   -> - - - - - - - - - - * | - - * - | <-- F3OUT29


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3_3064_datasel\bb3_datasel.rpt
bb3_datasel

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                         Logic cells placed in LAB 'D'
        +------------------------------- LC49 |74821:1|:14
        | +----------------------------- LC51 |74821:1|:15
        | | +--------------------------- LC52 |74821:1|:18
        | | | +------------------------- LC54 |74821:1|:23
        | | | | +----------------------- LC64 |74821:1|:26
        | | | | | +--------------------- LC55 |74821:1|:27
        | | | | | | +------------------- LC56 |74821:1|:30
        | | | | | | | +----------------- LC57 |74821:2|:1
        | | | | | | | | +--------------- LC58 |74821:2|:6
        | | | | | | | | | +------------- LC60 |74821:2|:11
        | | | | | | | | | | +----------- LC62 |74821:2|:14
        | | | | | | | | | | | +--------- LC50 |74821:2|:15
        | | | | | | | | | | | | +------- LC63 |74821:2|:18
        | | | | | | | | | | | | | +----- LC59 |74821:2|:23
        | | | | | | | | | | | | | | +--- LC53 |74821:2|:26
        | | | | | | | | | | | | | | | +- LC61 |74821:2|:27
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'D':

Pin
87   -> - - - - - - - - - - - - - - - - | - - - - | <-- BB3OUTCLK
58   -> * - - - - - - - - - - - - - - - | - - - * | <-- F3OUT2
56   -> - * - - - - - - - - - - - - - - | - - - * | <-- F3OUT4
54   -> - - * - - - - - - - - - - - - - | - - - * | <-- F3OUT5
52   -> - - - - * - - - - - - - - - - - | - - - * | <-- F3OUT6
48   -> - - - * - - - - - - - - - - - - | - - - * | <-- F3OUT7
47   -> - - - - - * - - - - - - - - - - | - - - * | <-- F3OUT8
46   -> - - - - - - * - - - - - - - - - | - - - * | <-- F3OUT9
45   -> - - - - - - - * - - - - - - - - | - - - * | <-- F3OUT10
44   -> - - - - - - - - * - - - - - - - | - - - * | <-- F3OUT11
42   -> - - - - - - - - - - * - - - - - | - - - * | <-- F3OUT12
41   -> - - - - - - - - - * - - - - - - | - - - * | <-- F3OUT13
40   -> - - - - - - - - - - - * - - - - | - - - * | <-- F3OUT14
85   -> - - - - - - - - - - - - * - - - | - - - * | <-- F3OUT15
84   -> - - - - - - - - - - - - - - * - | - - - * | <-- F3OUT16
83   -> - - - - - - - - - - - - - * - - | - - - * | <-- F3OUT17
81   -> - - - - - - - - - - - - - - - * | - - - * | <-- F3OUT18
88   -> - - - - - - - - - - - - - - - - | - - * - | <-- F3OUT29


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3_3064_datasel\bb3_datasel.rpt
bb3_datasel

** EQUATIONS **

ALE      : INPUT;
BB3EN0   : INPUT;
BB3EN1   : INPUT;
BB3EN2   : INPUT;
BB3OUTCLK : INPUT;
F3OUT0   : INPUT;
F3OUT1   : INPUT;
F3OUT2   : INPUT;
F3OUT3   : INPUT;
F3OUT4   : INPUT;
F3OUT5   : INPUT;
F3OUT6   : INPUT;
F3OUT7   : INPUT;
F3OUT8   : INPUT;
F3OUT9   : INPUT;
F3OUT10  : INPUT;
F3OUT11  : INPUT;
F3OUT12  : INPUT;
F3OUT13  : INPUT;
F3OUT14  : INPUT;
F3OUT15  : INPUT;
F3OUT16  : INPUT;
F3OUT17  : INPUT;
F3OUT18  : INPUT;
F3OUT19  : INPUT;
F3OUT20  : INPUT;
F3OUT21  : INPUT;
F3OUT22  : INPUT;
F3OUT23  : INPUT;
F3OUT24  : INPUT;
F3OUT25  : INPUT;
F3OUT26  : INPUT;
F3OUT27  : INPUT;
F3OUT28  : INPUT;
F3OUT29  : INPUT;
PSEN     : INPUT;
RD       : INPUT;
WEH      : INPUT;
WEL      : INPUT;

-- Node name is 'DAC3D0' 
-- Equation name is 'DAC3D0', location is LC001, type is output.
DAC3D0   = TRI(_LC001,  _LC017);
_LC001   = LCELL( _EQ001 $  VCC);
  _EQ001 = !BB3EN0 & !_LC052
         # !BB3EN1 & !_LC063
         # !BB3EN2 & !_LC038;

-- Node name is 'DAC3D1' 
-- Equation name is 'DAC3D1', location is LC002, type is output.
DAC3D1   = TRI(_LC002,  _LC017);
_LC002   = LCELL( _EQ002 $  VCC);
  _EQ002 = !BB3EN0 & !_LC051
         # !BB3EN1 & !_LC050
         # !BB3EN2 & !_LC037;

-- Node name is 'DAC3D2' 
-- Equation name is 'DAC3D2', location is LC003, type is output.
DAC3D2   = TRI(_LC003,  _LC017);
_LC003   = LCELL( _EQ003 $  VCC);
  _EQ003 = !BB3EN0 & !_LC027
         # !BB3EN1 & !_LC060
         # !BB3EN2 & !_LC033;

-- Node name is 'DAC3D3' 
-- Equation name is 'DAC3D3', location is LC004, type is output.
DAC3D3   = TRI(_LC004,  _LC017);
_LC004   = LCELL( _EQ004 $  VCC);
  _EQ004 = !BB3EN0 & !_LC049
         # !BB3EN1 & !_LC062
         # !BB3EN2 & !_LC034;

-- Node name is 'DAC3D4' 
-- Equation name is 'DAC3D4', location is LC005, type is output.
DAC3D4   = TRI(_LC005,  _LC017);
_LC005   = LCELL( _EQ005 $  VCC);
  _EQ005 = !BB3EN0 & !_LC026
         # !BB3EN1 & !_LC058
         # !BB3EN2 & !_LC048;

-- Node name is 'DAC3D5' 
-- Equation name is 'DAC3D5', location is LC006, type is output.
DAC3D5   = TRI(_LC006,  _LC017);
_LC006   = LCELL( _EQ006 $  VCC);
  _EQ006 = !BB3EN0 & !_LC025
         # !BB3EN1 & !_LC057
         # !BB3EN2 & !_LC039;

-- Node name is 'DAC3D6' 
-- Equation name is 'DAC3D6', location is LC007, type is output.
DAC3D6   = TRI(_LC007,  _LC017);
_LC007   = LCELL( _EQ007 $  VCC);
  _EQ007 = !BB3EN0 & !_LC056
         # !BB3EN1 & !_LC042
         # !BB3EN2 & !_LC046;

-- Node name is 'DAC3D7' 
-- Equation name is 'DAC3D7', location is LC009, type is output.
DAC3D7   = TRI(_LC009,  _LC017);
_LC009   = LCELL( _EQ008 $  VCC);
  _EQ008 = !BB3EN0 & !_LC055
         # !BB3EN1 & !_LC061
         # !BB3EN2 & !_LC043;

-- Node name is 'DAC3D8' 
-- Equation name is 'DAC3D8', location is LC010, type is output.
DAC3D8   = TRI(_LC010,  _LC017);
_LC010   = LCELL( _EQ009 $  VCC);
  _EQ009 = !BB3EN0 & !_LC054
         # !BB3EN1 & !_LC059
         # !BB3EN2 & !_LC040;

-- Node name is 'DAC3D9~1' 
-- Equation name is 'DAC3D9~1', location is LC017, type is buried.
-- synthesized logic cell 
_LC017   = LCELL( _EQ010 $  VCC);
  _EQ010 =  BB3EN0 &  BB3EN1 &  BB3EN2;

-- Node name is 'DAC3D9' 
-- Equation name is 'DAC3D9', location is LC011, type is output.
DAC3D9   = TRI(_LC011,  _LC017);
_LC011   = LCELL( _EQ011 $  VCC);
  _EQ011 = !BB3EN0 & !_LC064
         # !BB3EN1 & !_LC053
         # !BB3EN2 & !_LC035;

-- Node name is '4_5MHz' = ':48' 
-- Equation name is '4_5MHz', type is output 
 4_5MHz  = TFFE( VCC, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:1|:1' 
-- Equation name is '_LC025', type is buried 
_LC025   = DFFE( F3OUT0 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:1|:6' 
-- Equation name is '_LC026', type is buried 
_LC026   = DFFE( F3OUT1 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:1|:11' 
-- Equation name is '_LC027', type is buried 
_LC027   = DFFE( F3OUT3 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:1|:14' 
-- Equation name is '_LC049', type is buried 
_LC049   = DFFE( F3OUT2 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:1|:15' 
-- Equation name is '_LC051', type is buried 
_LC051   = DFFE( F3OUT4 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:1|:18' 
-- Equation name is '_LC052', type is buried 
_LC052   = DFFE( F3OUT5 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:1|:23' 
-- Equation name is '_LC054', type is buried 
_LC054   = DFFE( F3OUT7 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:1|:26' 
-- Equation name is '_LC064', type is buried 
_LC064   = DFFE( F3OUT6 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:1|:27' 
-- Equation name is '_LC055', type is buried 
_LC055   = DFFE( F3OUT8 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:1|:30' 
-- Equation name is '_LC056', type is buried 
_LC056   = DFFE( F3OUT9 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:2|:1' 
-- Equation name is '_LC057', type is buried 
_LC057   = DFFE( F3OUT10 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:2|:6' 
-- Equation name is '_LC058', type is buried 
_LC058   = DFFE( F3OUT11 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:2|:11' 
-- Equation name is '_LC060', type is buried 
_LC060   = DFFE( F3OUT13 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:2|:14' 
-- Equation name is '_LC062', type is buried 
_LC062   = DFFE( F3OUT12 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:2|:15' 
-- Equation name is '_LC050', type is buried 
_LC050   = DFFE( F3OUT14 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:2|:18' 
-- Equation name is '_LC063', type is buried 
_LC063   = DFFE( F3OUT15 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:2|:23' 
-- Equation name is '_LC059', type is buried 
_LC059   = DFFE( F3OUT17 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:2|:26' 
-- Equation name is '_LC053', type is buried 
_LC053   = DFFE( F3OUT16 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:2|:27' 
-- Equation name is '_LC061', type is buried 
_LC061   = DFFE( F3OUT18 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:2|:30' 
-- Equation name is '_LC042', type is buried 
_LC042   = DFFE( F3OUT19 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:3|:1' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFFE( F3OUT20 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:3|:6' 
-- Equation name is '_LC048', type is buried 
_LC048   = DFFE( F3OUT21 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:3|:11' 
-- Equation name is '_LC033', type is buried 
_LC033   = DFFE( F3OUT23 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:3|:14' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFFE( F3OUT22 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:3|:15' 
-- Equation name is '_LC037', type is buried 
_LC037   = DFFE( F3OUT24 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:3|:18' 
-- Equation name is '_LC038', type is buried 
_LC038   = DFFE( F3OUT25 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:3|:23' 
-- Equation name is '_LC040', type is buried 
_LC040   = DFFE( F3OUT27 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:3|:26' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFFE( F3OUT26 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:3|:27' 
-- Equation name is '_LC043', type is buried 
_LC043   = DFFE( F3OUT28 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:3|:30' 
-- Equation name is '_LC046', type is buried 
_LC046   = DFFE( F3OUT29 $  GND, GLOBAL( BB3OUTCLK),  VCC,  VCC,  VCC);



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3_3064_datasel\bb3_datasel.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX3000A' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:01
   Fitter                                 00:00:03
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:10
   --------------------------             --------
   Total Time                             00:00:17


Memory Allocated
-----------------

Peak memory allocated during compilation  = 5,546K
