{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1400431332089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400431332091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 18 18:42:11 2014 " "Processing started: Sun May 18 18:42:11 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400431332091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1400431332091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CASHE -c CASHE " "Command: quartus_map --read_settings_files=on --write_settings_files=off CASHE -c CASHE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1400431332091 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1400431333446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_cache_mem-behavior " "Found design unit 1: instruction_cache_mem-behavior" {  } { { "INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400431334743 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_cache_mem " "Found entity 1: instruction_cache_mem" {  } { { "INSTRUCTION.vhd" "" { Text "D:/fax/VLSI Literatura/KES/INSTRUCTION.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400431334743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400431334743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Mem-behavior " "Found design unit 1: Data_Mem-behavior" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400431334750 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Mem " "Found entity 1: Data_Mem" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400431334750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400431334750 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Data_Mem " "Elaborating entity \"Data_Mem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1400431334828 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd DATA.vhd(313) " "VHDL Process Statement warning at DATA.vhd(313): signal \"rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400431334855 "|Data_Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr DATA.vhd(313) " "VHDL Process Statement warning at DATA.vhd(313): signal \"wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400431334855 "|Data_Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tag DATA.vhd(315) " "VHDL Process Statement warning at DATA.vhd(315): signal \"tag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400431334856 "|Data_Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address DATA.vhd(315) " "VHDL Process Statement warning at DATA.vhd(315): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400431334856 "|Data_Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valid DATA.vhd(316) " "VHDL Process Statement warning at DATA.vhd(316): signal \"valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400431334857 "|Data_Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address DATA.vhd(316) " "VHDL Process Statement warning at DATA.vhd(316): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400431334857 "|Data_Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ack DATA.vhd(325) " "VHDL Process Statement warning at DATA.vhd(325): signal \"ack\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400431334857 "|Data_Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valid DATA.vhd(327) " "VHDL Process Statement warning at DATA.vhd(327): signal \"valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400431334857 "|Data_Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address DATA.vhd(327) " "VHDL Process Statement warning at DATA.vhd(327): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400431334858 "|Data_Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dirty DATA.vhd(327) " "VHDL Process Statement warning at DATA.vhd(327): signal \"dirty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400431334858 "|Data_Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stop DATA.vhd(343) " "VHDL Process Statement warning at DATA.vhd(343): signal \"stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400431334858 "|Data_Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ack DATA.vhd(347) " "VHDL Process Statement warning at DATA.vhd(347): signal \"ack\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400431334858 "|Data_Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dirty DATA.vhd(349) " "VHDL Process Statement warning at DATA.vhd(349): signal \"dirty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400431334859 "|Data_Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valid DATA.vhd(355) " "VHDL Process Statement warning at DATA.vhd(355): signal \"valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400431334860 "|Data_Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dirty DATA.vhd(355) " "VHDL Process Statement warning at DATA.vhd(355): signal \"dirty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400431334860 "|Data_Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_of_words DATA.vhd(380) " "VHDL Process Statement warning at DATA.vhd(380): signal \"num_of_words\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 380 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400431334861 "|Data_Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_of_words DATA.vhd(390) " "VHDL Process Statement warning at DATA.vhd(390): signal \"num_of_words\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 390 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400431334862 "|Data_Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_waiting_time DATA.vhd(400) " "VHDL Process Statement warning at DATA.vhd(400): signal \"mem_waiting_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 400 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400431334862 "|Data_Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_waiting_time DATA.vhd(414) " "VHDL Process Statement warning at DATA.vhd(414): signal \"mem_waiting_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 414 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400431334862 "|Data_Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_of_words DATA.vhd(425) " "VHDL Process Statement warning at DATA.vhd(425): signal \"num_of_words\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1400431334863 "|Data_Mem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_cashe DATA.vhd(292) " "VHDL Process Statement warning at DATA.vhd(292): inferring latch(es) for signal or variable \"in_cashe\", which holds its previous value in one or more paths through the process" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 292 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400431334864 "|Data_Mem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "entry DATA.vhd(292) " "VHDL Process Statement warning at DATA.vhd(292): inferring latch(es) for signal or variable \"entry\", which holds its previous value in one or more paths through the process" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 292 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1400431334865 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entry\[0\] DATA.vhd(292) " "Inferred latch for \"entry\[0\]\" at DATA.vhd(292)" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400431334880 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entry\[1\] DATA.vhd(292) " "Inferred latch for \"entry\[1\]\" at DATA.vhd(292)" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400431334880 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entry\[2\] DATA.vhd(292) " "Inferred latch for \"entry\[2\]\" at DATA.vhd(292)" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400431334880 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entry\[3\] DATA.vhd(292) " "Inferred latch for \"entry\[3\]\" at DATA.vhd(292)" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400431334881 "|Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_cashe DATA.vhd(292) " "Inferred latch for \"in_cashe\" at DATA.vhd(292)" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1400431334881 "|Data_Mem"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data.raddr_a\[0\] " "Converted tri-state buffer \"data.raddr_a\[0\]\" feeding internal logic into a wire" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400431335733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data.raddr_a\[1\] " "Converted tri-state buffer \"data.raddr_a\[1\]\" feeding internal logic into a wire" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400431335733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data.raddr_a\[2\] " "Converted tri-state buffer \"data.raddr_a\[2\]\" feeding internal logic into a wire" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400431335733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data.raddr_a\[3\] " "Converted tri-state buffer \"data.raddr_a\[3\]\" feeding internal logic into a wire" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400431335733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data.raddr_a\[4\] " "Converted tri-state buffer \"data.raddr_a\[4\]\" feeding internal logic into a wire" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400431335733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data.raddr_a\[5\] " "Converted tri-state buffer \"data.raddr_a\[5\]\" feeding internal logic into a wire" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1400431335733 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1400431335733 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "data_rtl_0 " "Inferred RAM node \"data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1400431335907 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "tag " "RAM logic \"tag\" is uninferred due to asynchronous read logic" {  } { { "DATA.vhd" "tag" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 51 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1400431335909 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1400431335909 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400431336725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400431336725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400431336725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400431336725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400431336725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400431336725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400431336725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400431336725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400431336725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400431336725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400431336725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400431336725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400431336725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400431336725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1400431336725 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1400431336725 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1400431336725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400431339447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:data_rtl_0 " "Instantiated megafunction \"altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400431339466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400431339466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400431339466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400431339466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400431339466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400431339466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400431339466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400431339466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400431339466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400431339466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400431339466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400431339466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400431339466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400431339466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400431339466 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1400431339466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8og1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8og1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8og1 " "Found entity 1: altsyncram_8og1" {  } { { "db/altsyncram_8og1.tdf" "" { Text "D:/fax/VLSI Literatura/KES/db/altsyncram_8og1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400431339906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400431339906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "entry\[0\] " "Latch entry\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dirty\[3\] " "Ports D and ENA on the latch are fed by the same signal dirty\[3\]" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1400431341883 ""}  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1400431341883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "entry\[1\] " "Latch entry\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dirty\[2\] " "Ports D and ENA on the latch are fed by the same signal dirty\[2\]" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1400431341884 ""}  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1400431341884 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "stall GND " "Pin \"stall\" is stuck at GND" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400431343039 "|Data_Mem|stall"} { "Warning" "WMLS_MLS_STUCK_PIN" "wait_mem GND " "Pin \"wait_mem\" is stuck at GND" {  } { { "DATA.vhd" "" { Text "D:/fax/VLSI Literatura/KES/DATA.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1400431343039 "|Data_Mem|wait_mem"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1400431343039 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1400431348183 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1400431349176 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1400431349176 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1621 " "Implemented 1621 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "70 " "Implemented 70 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1400431349962 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1400431349962 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1400431349962 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1418 " "Implemented 1418 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1400431349962 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1400431349962 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1400431349962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "515 " "Peak virtual memory: 515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400431350090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 18 18:42:30 2014 " "Processing ended: Sun May 18 18:42:30 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400431350090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400431350090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400431350090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1400431350090 ""}
