-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod31_layer1_weights_28 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod31_layer1_weights_28 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "10111110010111110000110100000010", 
    1 => "10111110000010010110110111001111", 
    2 => "00111111000011000001111100000000", 
    3 => "00111111101010011110110010100001", 
    4 => "00111111010001010110010100001110", 
    5 => "00111111010000100011111000111101", 
    6 => "00111110010011010000110101111111", 
    7 => "00111111101011011101110010011110", 
    8 => "00111111100100101100000111111001", 
    9 => "10111111010011110101010111000011", 
    10 => "10111110101101100111010001110000", 
    11 => "10111110100010000100001001011100", 
    12 => "10111110010000110010011000010010", 
    13 => "00111110101010011100011001111001", 
    14 => "10111110110111001101001011110101", 
    15 => "10111110101000001011010100101000", 
    16 => "10111110001000000110111111110010", 
    17 => "00111111000001001010010110100100", 
    18 => "00111110110110101000100100001001", 
    19 => "10111111001100111000100000000000", 
    20 => "00111111000010111000101101111101", 
    21 => "10111110111000100000111111001010", 
    22 => "10111110001110011000001001010110", 
    23 => "00111110011111111110011110101100", 
    24 => "00111110000011000001110101101100", 
    25 => "00111101011011011010000010100000", 
    26 => "10111101110010101011110111011101", 
    27 => "00111110101100100110000100001110", 
    28 => "00111110100011010101000011101011", 
    29 => "00111101101001001000000001001001", 
    30 => "11000000100010111000110011000111", 
    31 => "10111111000110101000111110111110", 
    32 => "10111110001110101110001000111111", 
    33 => "00111101100000001001011010001010", 
    34 => "10111110001000110100111000101111", 
    35 => "00111101101000001100111010110000", 
    36 => "10111110110101011110011001110000", 
    37 => "10111101011011110101010101100011", 
    38 => "00111100000110100010100001110101", 
    39 => "00111110111011001010100000110000", 
    40 => "10111111101011110110001110011101", 
    41 => "10111101010011001010110011001010", 
    42 => "00111110001011011001110010110111", 
    43 => "00111110101001001000110000111100", 
    44 => "00111110001000110110110010000001", 
    45 => "00111111000100110100100011010001", 
    46 => "10111101101001001111100011001100", 
    47 => "10111111000001110011101101010000", 
    48 => "00111110110000010001100100000100", 
    49 => "00111100101000010011111101111000", 
    50 => "11000000001010110000000011111010", 
    51 => "10111111010011111010100101100100", 
    52 => "00111110111111001010010110010010", 
    53 => "00111110111110001111001001111111", 
    54 => "00111110101011000111010111011011", 
    55 => "00111111001010000110010000101110", 
    56 => "00111111000101000101011010110010", 
    57 => "00111110010010111110011110001010", 
    58 => "10111110110101110111101101101010", 
    59 => "10111110110111001011010011111010", 
    60 => "10111111101010100011111001100111", 
    61 => "10111110000110110101101101000110", 
    62 => "00111110011100001110010110110001", 
    63 => "00111110000011100010001110000110", 
    64 => "00111100100010011111010011101011", 
    65 => "00111110110001011010011011110100", 
    66 => "00111110001011010000010101000000", 
    67 => "10111101001111000000001001011111", 
    68 => "10111110101010010111011111011011", 
    69 => "10111110101010101111001110101111", 
    70 => "10111111011001101100010111000000", 
    71 => "10111011101110010100100001001110", 
    72 => "00111110000100010111011010010101", 
    73 => "10111100010001000010110101111110", 
    74 => "00111110110010001010001000011010", 
    75 => "10111110110011001100110111001001", 
    76 => "10111111001010110111100101001000", 
    77 => "10111111001100011011001000010001", 
    78 => "10111110110101010011011111110111", 
    79 => "10111110101010011101011100111011", 
    80 => "10111111010110111011011001111100", 
    81 => "10111111000011001100010011100010", 
    82 => "10111110100111010100010110101110", 
    83 => "00111100100101010000001101001011", 
    84 => "10111101010001110001111000101111", 
    85 => "10111110010101011001001110111011", 
    86 => "10111101101101000010111011111100", 
    87 => "00111110000111000110011010110111", 
    88 => "10111111000000100110000111111111", 
    89 => "10111101100110101011101101011001", 
    90 => "10111111100001010000001011000001", 
    91 => "00111111100100011010111111111011", 
    92 => "10111110111100111110010001010000", 
    93 => "10111111010011010011000110100110", 
    94 => "10111110111010000010010101111000", 
    95 => "10111111010011100110011011011101", 
    96 => "10111110101010011010101000101000", 
    97 => "10111111101111110100011001001111", 
    98 => "00111111101001000111111000011000", 
    99 => "00111111010100100001000111001111" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

