Timing Analyzer report for uc1
Mon Jun 27 14:21:56 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'decoder:inst1|ALUC[0]'
 13. Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 14. Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 16. Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 18. Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Setup: 'nRST'
 20. Slow 1200mV 85C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 21. Slow 1200mV 85C Model Hold: 'nRST'
 22. Slow 1200mV 85C Model Hold: 'decoder:inst1|ALUC[0]'
 23. Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 25. Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[1]'
 26. Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 27. Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 28. Slow 1200mV 85C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 29. Slow 1200mV 85C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 30. Slow 1200mV 85C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 85C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 32. Slow 1200mV 85C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 85C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 34. Slow 1200mV 85C Model Metastability Summary
 35. Slow 1200mV 0C Model Fmax Summary
 36. Slow 1200mV 0C Model Setup Summary
 37. Slow 1200mV 0C Model Hold Summary
 38. Slow 1200mV 0C Model Recovery Summary
 39. Slow 1200mV 0C Model Removal Summary
 40. Slow 1200mV 0C Model Minimum Pulse Width Summary
 41. Slow 1200mV 0C Model Setup: 'decoder:inst1|ALUC[0]'
 42. Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 43. Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 45. Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 46. Slow 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 47. Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[1]'
 48. Slow 1200mV 0C Model Setup: 'nRST'
 49. Slow 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 50. Slow 1200mV 0C Model Hold: 'nRST'
 51. Slow 1200mV 0C Model Hold: 'decoder:inst1|ALUC[0]'
 52. Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 54. Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[1]'
 55. Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 56. Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 57. Slow 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 58. Slow 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 59. Slow 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 61. Slow 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 62. Slow 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 63. Slow 1200mV 0C Model Metastability Summary
 64. Fast 1200mV 0C Model Setup Summary
 65. Fast 1200mV 0C Model Hold Summary
 66. Fast 1200mV 0C Model Recovery Summary
 67. Fast 1200mV 0C Model Removal Summary
 68. Fast 1200mV 0C Model Minimum Pulse Width Summary
 69. Fast 1200mV 0C Model Setup: 'decoder:inst1|ALUC[0]'
 70. Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 71. Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 72. Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 73. Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 74. Fast 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 75. Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[1]'
 76. Fast 1200mV 0C Model Setup: 'nRST'
 77. Fast 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'
 78. Fast 1200mV 0C Model Hold: 'nRST'
 79. Fast 1200mV 0C Model Hold: 'decoder:inst1|ALUC[0]'
 80. Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 81. Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[2]'
 82. Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[1]'
 83. Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 84. Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 85. Fast 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 86. Fast 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 87. Fast 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[4]'
 89. Fast 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 90. Fast 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[3]'
 91. Fast 1200mV 0C Model Metastability Summary
 92. Multicorner Timing Analysis Summary
 93. Board Trace Model Assignments
 94. Input Transition Times
 95. Signal Integrity Metrics (Slow 1200mv 0c Model)
 96. Signal Integrity Metrics (Slow 1200mv 85c Model)
 97. Signal Integrity Metrics (Fast 1200mv 0c Model)
 98. Setup Transfers
 99. Hold Transfers
100. Recovery Transfers
101. Removal Transfers
102. Report TCCS
103. Report RSKM
104. Unconstrained Paths Summary
105. Clock Status Summary
106. Unconstrained Input Ports
107. Unconstrained Output Ports
108. Unconstrained Input Ports
109. Unconstrained Output Ports
110. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; uc1                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.1%      ;
;     Processors 3-16        ;   1.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                               ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                              ; Targets                                                                                                      ;
+----------------------------------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; de0_clk                                                                                                  ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { de0_clk }                                                                                                  ;
; decoder:inst1|ALUC[0]                                                                                    ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { decoder:inst1|ALUC[0] }                                                                                    ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; Generated ; 40.000 ; 25.0 MHz   ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; de0_clk ; inst9|altpll_component|auto_generated|pll1|inclk[0] ; { inst9|altpll_component|auto_generated|pll1|clk[0] }                                                        ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; Generated ; 40.000 ; 25.0 MHz   ; 8.000  ; 28.000 ; 50.00      ; 2         ; 1           ; 72.0  ;        ;           ;            ; false    ; de0_clk ; inst9|altpll_component|auto_generated|pll1|inclk[0] ; { inst9|altpll_component|auto_generated|pll1|clk[1] }                                                        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; Generated ; 40.000 ; 25.0 MHz   ; 16.000 ; 36.000 ; 50.00      ; 2         ; 1           ; 144.0 ;        ;           ;            ; false    ; de0_clk ; inst9|altpll_component|auto_generated|pll1|inclk[0] ; { inst9|altpll_component|auto_generated|pll1|clk[2] }                                                        ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; Generated ; 40.000 ; 25.0 MHz   ; 24.000 ; 44.000 ; 50.00      ; 2         ; 1           ; 216.0 ;        ;           ;            ; false    ; de0_clk ; inst9|altpll_component|auto_generated|pll1|inclk[0] ; { inst9|altpll_component|auto_generated|pll1|clk[3] }                                                        ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; Generated ; 40.000 ; 25.0 MHz   ; 32.000 ; 52.000 ; 50.00      ; 2         ; 1           ; 288.0 ;        ;           ;            ; false    ; de0_clk ; inst9|altpll_component|auto_generated|pll1|inclk[0] ; { inst9|altpll_component|auto_generated|pll1|clk[4] }                                                        ;
; nRST                                                                                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { nRST }                                                                                                     ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 } ;
+----------------------------------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                        ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                               ; Note                                           ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 113.58 MHz  ; 113.58 MHz      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ;                                                ;
; 139.0 MHz   ; 139.0 MHz       ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ;                                                ;
; 153.47 MHz  ; 153.47 MHz      ; decoder:inst1|ALUC[0]                                                                                    ;                                                ;
; 1420.45 MHz ; 315.06 MHz      ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+
; decoder:inst1|ALUC[0]                                                                                    ; -13.934 ; -212.593      ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; -10.865 ; -4679.842     ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -10.004 ; -675.675      ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; -9.218  ; -143.124      ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; -8.518  ; -54.241       ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -3.902  ; -79.420       ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; -2.127  ; -2.127        ;
; nRST                                                                                                     ; 1.408   ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -2.280 ; -4.259        ;
; nRST                                                                                                     ; -1.850 ; -1.850        ;
; decoder:inst1|ALUC[0]                                                                                    ; -1.129 ; -7.454        ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -0.126 ; -0.272        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 0.358  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 1.216  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 2.773  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 3.387  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[4] ; -2.409 ; -1017.960     ;
; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.406 ; -36.749       ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; -1.873 ; -14.536       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.248 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.285 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.691 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; nRST                                                                                                     ; -3.000 ; -3.000        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.829 ; -104.925      ;
; decoder:inst1|ALUC[0]                                                                                    ; 0.431  ; 0.000         ;
; de0_clk                                                                                                  ; 9.835  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 19.744 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 19.745 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 19.746 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 19.747 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 19.747 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'decoder:inst1|ALUC[0]'                                                                                                                                                                                                                                                              ;
+---------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                ; To Node          ; Launch Clock                                                                                             ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -13.934 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.033     ; 8.305      ;
; -13.536 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -6.160     ; 7.100      ;
; -13.362 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.032     ; 7.734      ;
; -13.314 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -6.438     ; 7.100      ;
; -13.156 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.755     ; 8.305      ;
; -13.013 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.032     ; 8.741      ;
; -12.964 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -6.159     ; 6.529      ;
; -12.742 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -6.437     ; 6.529      ;
; -12.605 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.033     ; 8.334      ;
; -12.584 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.754     ; 7.734      ;
; -12.494 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.025     ; 8.230      ;
; -12.470 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.041     ; 8.279      ;
; -12.456 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.033     ; 8.204      ;
; -12.395 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.034     ; 8.123      ;
; -12.335 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.033     ; 8.166      ;
; -12.310 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.027     ; 8.045      ;
; -12.270 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.040     ; 7.983      ;
; -12.247 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.033     ; 7.976      ;
; -12.245 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.025     ; 8.002      ;
; -12.240 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.767     ; 8.213      ;
; -12.235 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.754     ; 8.741      ;
; -12.181 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.028     ; 7.913      ;
; -12.033 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.032     ; 7.763      ;
; -11.999 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.024     ; 7.412      ;
; -11.922 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.024     ; 7.659      ;
; -11.898 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.040     ; 7.708      ;
; -11.884 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.032     ; 7.633      ;
; -11.863 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.026     ; 7.605      ;
; -11.860 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.031     ; 7.589      ;
; -11.828 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.027     ; 7.561      ;
; -11.827 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.755     ; 8.334      ;
; -11.823 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.033     ; 7.552      ;
; -11.763 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.032     ; 7.595      ;
; -11.738 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.026     ; 7.474      ;
; -11.716 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.747     ; 8.230      ;
; -11.698 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.039     ; 7.412      ;
; -11.692 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.763     ; 8.279      ;
; -11.678 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.755     ; 8.204      ;
; -11.675 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.032     ; 7.405      ;
; -11.673 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.024     ; 7.431      ;
; -11.668 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.766     ; 7.642      ;
; -11.646 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.023     ; 7.060      ;
; -11.630 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.662      ; 13.922     ;
; -11.617 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.756     ; 8.123      ;
; -11.557 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.755     ; 8.166      ;
; -11.532 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.749     ; 8.045      ;
; -11.510 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 1.257      ; 12.717     ;
; -11.492 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.762     ; 7.983      ;
; -11.469 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.755     ; 7.976      ;
; -11.467 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.747     ; 8.002      ;
; -11.462 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.489     ; 8.213      ;
; -11.403 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.750     ; 7.913      ;
; -11.348 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -4.025     ; 7.091      ;
; -11.255 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.754     ; 7.763      ;
; -11.221 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.746     ; 7.412      ;
; -11.144 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.746     ; 7.659      ;
; -11.130 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 3.662      ; 13.922     ;
; -11.120 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.762     ; 7.708      ;
; -11.106 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.754     ; 7.633      ;
; -11.085 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.748     ; 7.605      ;
; -11.082 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.753     ; 7.589      ;
; -11.050 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.749     ; 7.561      ;
; -11.045 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.755     ; 7.552      ;
; -11.010 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 1.257      ; 12.717     ;
; -10.985 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.754     ; 7.595      ;
; -10.960 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.748     ; 7.474      ;
; -10.920 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.761     ; 7.412      ;
; -10.897 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.754     ; 7.405      ;
; -10.895 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.746     ; 7.431      ;
; -10.890 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.488     ; 7.642      ;
; -10.868 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.745     ; 7.060      ;
; -10.570 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.747     ; 7.091      ;
; -10.305 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.662      ; 13.955     ;
; -10.200 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.663      ; 13.849     ;
; -10.200 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.662      ; 13.869     ;
; -10.190 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.670      ; 13.847     ;
; -10.173 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.661      ; 13.822     ;
; -10.166 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.654      ; 13.896     ;
; -10.135 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.662      ; 13.887     ;
; -10.088 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.668      ; 13.744     ;
; -10.036 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.662      ; 13.686     ;
; -10.014 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.655      ; 13.648     ;
; -9.941  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.670      ; 13.619     ;
; -9.936  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.928      ; 13.830     ;
; -9.818  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.667      ; 13.471     ;
; -9.805  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 3.662      ; 13.955     ;
; -9.700  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 3.663      ; 13.849     ;
; -9.700  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 3.662      ; 13.869     ;
; -9.690  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 3.670      ; 13.847     ;
; -9.673  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 3.661      ; 13.822     ;
; -9.666  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 3.654      ; 13.896     ;
; -9.635  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 3.662      ; 13.887     ;
; -9.609  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.671      ; 12.943     ;
; -9.588  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 3.668      ; 13.744     ;
; -9.536  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 3.662      ; 13.686     ;
; -9.514  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 3.655      ; 13.648     ;
; -9.441  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 3.670      ; 13.619     ;
; -9.436  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 3.928      ; 13.830     ;
; -9.427  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.669      ; 13.090     ;
; -9.318  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 3.667      ; 13.471     ;
+---------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                             ;
+---------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node              ; To Node                           ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -10.865 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.824     ; 3.476      ;
; -10.865 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.824     ; 3.476      ;
; -10.865 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.824     ; 3.476      ;
; -10.858 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.823     ; 3.470      ;
; -10.858 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.823     ; 3.470      ;
; -10.858 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.823     ; 3.470      ;
; -10.776 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r14[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.827     ; 3.384      ;
; -10.776 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r14[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.827     ; 3.384      ;
; -10.776 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r14[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.827     ; 3.384      ;
; -10.771 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r1[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.828     ; 3.378      ;
; -10.771 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r1[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.828     ; 3.378      ;
; -10.771 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r1[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.828     ; 3.378      ;
; -10.721 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r1[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.831     ; 3.325      ;
; -10.721 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r1[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.831     ; 3.325      ;
; -10.721 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r1[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.831     ; 3.325      ;
; -10.708 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.826     ; 3.317      ;
; -10.664 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.832     ; 3.267      ;
; -10.639 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r21[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.817     ; 3.257      ;
; -10.635 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r16[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.826     ; 3.244      ;
; -10.635 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r16[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.826     ; 3.244      ;
; -10.635 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r16[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.826     ; 3.244      ;
; -10.631 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.831     ; 3.235      ;
; -10.631 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.831     ; 3.235      ;
; -10.631 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.831     ; 3.235      ;
; -10.631 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.831     ; 3.235      ;
; -10.631 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.831     ; 3.235      ;
; -10.631 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.831     ; 3.235      ;
; -10.630 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r0[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.822     ; 3.243      ;
; -10.624 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.825     ; 3.234      ;
; -10.624 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.825     ; 3.234      ;
; -10.624 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.825     ; 3.234      ;
; -10.624 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.825     ; 3.234      ;
; -10.624 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.825     ; 3.234      ;
; -10.621 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r14[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.827     ; 3.229      ;
; -10.621 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r14[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.827     ; 3.229      ;
; -10.621 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r14[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.827     ; 3.229      ;
; -10.617 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.824     ; 3.228      ;
; -10.617 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.824     ; 3.228      ;
; -10.617 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.824     ; 3.228      ;
; -10.617 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.824     ; 3.228      ;
; -10.617 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.824     ; 3.228      ;
; -10.613 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.833     ; 3.215      ;
; -10.613 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.833     ; 3.215      ;
; -10.613 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.833     ; 3.215      ;
; -10.613 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.833     ; 3.215      ;
; -10.611 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r21[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.814     ; 3.232      ;
; -10.591 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r1[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.832     ; 3.194      ;
; -10.591 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r1[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.832     ; 3.194      ;
; -10.591 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r1[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.832     ; 3.194      ;
; -10.586 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.828     ; 3.193      ;
; -10.557 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r16[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.822     ; 3.170      ;
; -10.557 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r16[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.822     ; 3.170      ;
; -10.557 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r16[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.822     ; 3.170      ;
; -10.551 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.827     ; 3.159      ;
; -10.551 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.827     ; 3.159      ;
; -10.551 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.827     ; 3.159      ;
; -10.551 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.827     ; 3.159      ;
; -10.551 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.827     ; 3.159      ;
; -10.551 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.827     ; 3.159      ;
; -10.535 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.829     ; 3.141      ;
; -10.535 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.829     ; 3.141      ;
; -10.535 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.829     ; 3.141      ;
; -10.535 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.829     ; 3.141      ;
; -10.528 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r17[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.821     ; 3.142      ;
; -10.528 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r17[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.821     ; 3.142      ;
; -10.528 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r17[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.821     ; 3.142      ;
; -10.528 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r17[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.821     ; 3.142      ;
; -10.528 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r17[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.821     ; 3.142      ;
; -10.528 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r17[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.821     ; 3.142      ;
; -10.528 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r17[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.821     ; 3.142      ;
; -10.528 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r17[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.821     ; 3.142      ;
; -10.520 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.828     ; 3.127      ;
; -10.520 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.828     ; 3.127      ;
; -10.520 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.828     ; 3.127      ;
; -10.520 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.828     ; 3.127      ;
; -10.520 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.828     ; 3.127      ;
; -10.517 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r21[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.818     ; 3.134      ;
; -10.515 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.824     ; 3.126      ;
; -10.515 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.824     ; 3.126      ;
; -10.515 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.824     ; 3.126      ;
; -10.515 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.824     ; 3.126      ;
; -10.515 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.824     ; 3.126      ;
; -10.515 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.824     ; 3.126      ;
; -10.515 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.824     ; 3.126      ;
; -10.515 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.824     ; 3.126      ;
; -10.506 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r25[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.921     ; 3.020      ;
; -10.490 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r1[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.828     ; 3.097      ;
; -10.490 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r1[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.828     ; 3.097      ;
; -10.490 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r1[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.828     ; 3.097      ;
; -10.490 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r1[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.828     ; 3.097      ;
; -10.490 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r1[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.828     ; 3.097      ;
; -10.480 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r24[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.826     ; 3.089      ;
; -10.480 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r24[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.826     ; 3.089      ;
; -10.480 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r24[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.826     ; 3.089      ;
; -10.477 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r1[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.832     ; 3.080      ;
; -10.477 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r1[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.832     ; 3.080      ;
; -10.477 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r1[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.832     ; 3.080      ;
; -10.473 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r18[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.825     ; 3.083      ;
; -10.473 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r18[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.825     ; 3.083      ;
; -10.473 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r18[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.825     ; 3.083      ;
+---------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                      ;
+---------+-----------------------+-----------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node             ; To Node                     ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------+-----------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -10.004 ; decoder:inst1|Type[6] ; fetch:inst4|stack~11        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.784     ; 2.655      ;
; -10.004 ; decoder:inst1|Type[6] ; fetch:inst4|stack~13        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.784     ; 2.655      ;
; -10.004 ; decoder:inst1|Type[6] ; fetch:inst4|stack~14        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.784     ; 2.655      ;
; -10.004 ; decoder:inst1|Type[6] ; fetch:inst4|stack~15        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.784     ; 2.655      ;
; -10.004 ; decoder:inst1|Type[6] ; fetch:inst4|stack~16        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.784     ; 2.655      ;
; -10.004 ; decoder:inst1|Type[6] ; fetch:inst4|stack~17        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.784     ; 2.655      ;
; -9.986  ; decoder:inst1|Type[6] ; fetch:inst4|stack~0         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.784     ; 2.637      ;
; -9.986  ; decoder:inst1|Type[6] ; fetch:inst4|stack~1         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.784     ; 2.637      ;
; -9.986  ; decoder:inst1|Type[6] ; fetch:inst4|stack~2         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.784     ; 2.637      ;
; -9.986  ; decoder:inst1|Type[6] ; fetch:inst4|stack~3         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.784     ; 2.637      ;
; -9.986  ; decoder:inst1|Type[6] ; fetch:inst4|stack~4         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.784     ; 2.637      ;
; -9.986  ; decoder:inst1|Type[6] ; fetch:inst4|stack~5         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.784     ; 2.637      ;
; -9.986  ; decoder:inst1|Type[6] ; fetch:inst4|stack~6         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.784     ; 2.637      ;
; -9.986  ; decoder:inst1|Type[6] ; fetch:inst4|stack~7         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.784     ; 2.637      ;
; -9.866  ; decoder:inst1|Type[6] ; fetch:inst4|PC[7]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.433     ; 2.868      ;
; -9.635  ; decoder:inst1|Type[6] ; fetch:inst4|PC[3]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.433     ; 2.637      ;
; -9.617  ; decoder:inst1|Type[6] ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.433     ; 2.619      ;
; -9.616  ; decoder:inst1|Type[6] ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.433     ; 2.618      ;
; -9.500  ; decoder:inst1|Type[6] ; fetch:inst4|PC[4]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.433     ; 2.502      ;
; -9.434  ; decoder:inst1|Type[6] ; fetch:inst4|PC[2]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.433     ; 2.436      ;
; -9.434  ; decoder:inst1|Type[6] ; fetch:inst4|PC[1]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.433     ; 2.436      ;
; -9.423  ; decoder:inst1|Type[6] ; fetch:inst4|PC[0]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.434     ; 2.424      ;
; -9.399  ; decoder:inst1|Type[6] ; fetch:inst4|stack~12        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.450     ; 2.384      ;
; -9.399  ; decoder:inst1|Type[6] ; fetch:inst4|stack~18        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.450     ; 2.384      ;
; -9.333  ; decoder:inst1|Type[6] ; fetch:inst4|stack~33        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.422     ; 2.346      ;
; -9.333  ; decoder:inst1|Type[6] ; fetch:inst4|stack~34        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.422     ; 2.346      ;
; -9.333  ; decoder:inst1|Type[6] ; fetch:inst4|stack~35        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.422     ; 2.346      ;
; -9.333  ; decoder:inst1|Type[6] ; fetch:inst4|stack~36        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.422     ; 2.346      ;
; -9.333  ; decoder:inst1|Type[6] ; fetch:inst4|stack~37        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.422     ; 2.346      ;
; -9.333  ; decoder:inst1|Type[6] ; fetch:inst4|stack~38        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.422     ; 2.346      ;
; -9.333  ; decoder:inst1|Type[6] ; fetch:inst4|stack~39        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.422     ; 2.346      ;
; -9.333  ; decoder:inst1|Type[6] ; fetch:inst4|stack~40        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.422     ; 2.346      ;
; -9.226  ; decoder:inst1|Type[6] ; fetch:inst4|stack~11        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -7.506     ; 2.655      ;
; -9.226  ; decoder:inst1|Type[6] ; fetch:inst4|stack~13        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -7.506     ; 2.655      ;
; -9.226  ; decoder:inst1|Type[6] ; fetch:inst4|stack~14        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -7.506     ; 2.655      ;
; -9.226  ; decoder:inst1|Type[6] ; fetch:inst4|stack~15        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -7.506     ; 2.655      ;
; -9.226  ; decoder:inst1|Type[6] ; fetch:inst4|stack~16        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -7.506     ; 2.655      ;
; -9.226  ; decoder:inst1|Type[6] ; fetch:inst4|stack~17        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -7.506     ; 2.655      ;
; -9.222  ; decoder:inst1|Type[6] ; fetch:inst4|tos[17]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.428     ; 2.229      ;
; -9.222  ; decoder:inst1|Type[6] ; fetch:inst4|tos[16]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.428     ; 2.229      ;
; -9.222  ; decoder:inst1|Type[6] ; fetch:inst4|tos[22]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.428     ; 2.229      ;
; -9.222  ; decoder:inst1|Type[6] ; fetch:inst4|tos[18]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.428     ; 2.229      ;
; -9.222  ; decoder:inst1|Type[6] ; fetch:inst4|tos[19]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.428     ; 2.229      ;
; -9.222  ; decoder:inst1|Type[6] ; fetch:inst4|tos[20]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.428     ; 2.229      ;
; -9.222  ; decoder:inst1|Type[6] ; fetch:inst4|tos[21]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.428     ; 2.229      ;
; -9.222  ; decoder:inst1|Type[6] ; fetch:inst4|tos[24]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.428     ; 2.229      ;
; -9.222  ; decoder:inst1|Type[6] ; fetch:inst4|tos[23]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.428     ; 2.229      ;
; -9.222  ; decoder:inst1|Type[6] ; fetch:inst4|tos[25]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.428     ; 2.229      ;
; -9.222  ; decoder:inst1|Type[6] ; fetch:inst4|tos[31]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.428     ; 2.229      ;
; -9.222  ; decoder:inst1|Type[6] ; fetch:inst4|tos[26]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.428     ; 2.229      ;
; -9.222  ; decoder:inst1|Type[6] ; fetch:inst4|tos[27]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.428     ; 2.229      ;
; -9.222  ; decoder:inst1|Type[6] ; fetch:inst4|tos[28]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.428     ; 2.229      ;
; -9.222  ; decoder:inst1|Type[6] ; fetch:inst4|tos[29]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.428     ; 2.229      ;
; -9.222  ; decoder:inst1|Type[6] ; fetch:inst4|tos[30]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.428     ; 2.229      ;
; -9.208  ; decoder:inst1|Type[6] ; fetch:inst4|stack~0         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -7.506     ; 2.637      ;
; -9.208  ; decoder:inst1|Type[6] ; fetch:inst4|stack~1         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -7.506     ; 2.637      ;
; -9.208  ; decoder:inst1|Type[6] ; fetch:inst4|stack~2         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -7.506     ; 2.637      ;
; -9.208  ; decoder:inst1|Type[6] ; fetch:inst4|stack~3         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -7.506     ; 2.637      ;
; -9.208  ; decoder:inst1|Type[6] ; fetch:inst4|stack~4         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -7.506     ; 2.637      ;
; -9.208  ; decoder:inst1|Type[6] ; fetch:inst4|stack~5         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -7.506     ; 2.637      ;
; -9.208  ; decoder:inst1|Type[6] ; fetch:inst4|stack~6         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -7.506     ; 2.637      ;
; -9.208  ; decoder:inst1|Type[6] ; fetch:inst4|stack~7         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -7.506     ; 2.637      ;
; -9.184  ; decoder:inst1|Type[6] ; fetch:inst4|stack~22        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.429     ; 2.190      ;
; -9.184  ; decoder:inst1|Type[6] ; fetch:inst4|stack~23        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.429     ; 2.190      ;
; -9.184  ; decoder:inst1|Type[6] ; fetch:inst4|stack~24        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.429     ; 2.190      ;
; -9.184  ; decoder:inst1|Type[6] ; fetch:inst4|stack~25        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.429     ; 2.190      ;
; -9.184  ; decoder:inst1|Type[6] ; fetch:inst4|stack~26        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.429     ; 2.190      ;
; -9.184  ; decoder:inst1|Type[6] ; fetch:inst4|stack~27        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.429     ; 2.190      ;
; -9.184  ; decoder:inst1|Type[6] ; fetch:inst4|stack~28        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.429     ; 2.190      ;
; -9.184  ; decoder:inst1|Type[6] ; fetch:inst4|stack~29        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.429     ; 2.190      ;
; -9.138  ; Block1:inst10|B1OUT   ; fetch:inst4|tos[31]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.108     ; 3.465      ;
; -9.088  ; decoder:inst1|Type[6] ; fetch:inst4|PC[7]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -7.155     ; 2.868      ;
; -9.047  ; decoder:inst1|Type[6] ; fetch:inst4|tos[1]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.429     ; 2.053      ;
; -9.047  ; decoder:inst1|Type[6] ; fetch:inst4|tos[0]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.429     ; 2.053      ;
; -9.047  ; decoder:inst1|Type[6] ; fetch:inst4|tos[2]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.429     ; 2.053      ;
; -9.047  ; decoder:inst1|Type[6] ; fetch:inst4|tos[4]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.429     ; 2.053      ;
; -9.047  ; decoder:inst1|Type[6] ; fetch:inst4|tos[3]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.429     ; 2.053      ;
; -9.047  ; decoder:inst1|Type[6] ; fetch:inst4|tos[5]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.429     ; 2.053      ;
; -9.047  ; decoder:inst1|Type[6] ; fetch:inst4|tos[7]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.429     ; 2.053      ;
; -9.047  ; decoder:inst1|Type[6] ; fetch:inst4|tos[6]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.429     ; 2.053      ;
; -9.047  ; decoder:inst1|Type[6] ; fetch:inst4|tos[9]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.429     ; 2.053      ;
; -9.047  ; decoder:inst1|Type[6] ; fetch:inst4|tos[8]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.429     ; 2.053      ;
; -9.047  ; decoder:inst1|Type[6] ; fetch:inst4|tos[10]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.429     ; 2.053      ;
; -9.047  ; decoder:inst1|Type[6] ; fetch:inst4|tos[13]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.429     ; 2.053      ;
; -9.047  ; decoder:inst1|Type[6] ; fetch:inst4|tos[11]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.429     ; 2.053      ;
; -9.047  ; decoder:inst1|Type[6] ; fetch:inst4|tos[12]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.429     ; 2.053      ;
; -9.047  ; decoder:inst1|Type[6] ; fetch:inst4|tos[14]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.429     ; 2.053      ;
; -9.047  ; decoder:inst1|Type[6] ; fetch:inst4|tos[15]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -7.429     ; 2.053      ;
; -9.028  ; Block1:inst10|B1OUT   ; fetch:inst4|tos[30]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.108     ; 3.355      ;
; -9.022  ; Block1:inst10|B1OUT   ; fetch:inst4|tos[29]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.108     ; 3.349      ;
; -8.912  ; Block1:inst10|B1OUT   ; fetch:inst4|tos[28]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.108     ; 3.239      ;
; -8.906  ; Block1:inst10|B1OUT   ; fetch:inst4|tos[27]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.108     ; 3.233      ;
; -8.857  ; decoder:inst1|Type[6] ; fetch:inst4|PC[3]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -7.155     ; 2.637      ;
; -8.839  ; decoder:inst1|Type[6] ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -7.155     ; 2.619      ;
; -8.838  ; decoder:inst1|Type[6] ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -7.155     ; 2.618      ;
; -8.805  ; Block1:inst10|SR_OUT  ; fetch:inst4|stack~11        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.456     ; 2.784      ;
; -8.805  ; Block1:inst10|SR_OUT  ; fetch:inst4|stack~13        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.456     ; 2.784      ;
; -8.805  ; Block1:inst10|SR_OUT  ; fetch:inst4|stack~14        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.456     ; 2.784      ;
; -8.805  ; Block1:inst10|SR_OUT  ; fetch:inst4|stack~15        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.456     ; 2.784      ;
; -8.805  ; Block1:inst10|SR_OUT  ; fetch:inst4|stack~16        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.456     ; 2.784      ;
+---------+-----------------------+-----------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -9.218 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -7.775     ; 1.878      ;
; -9.161 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -7.773     ; 1.823      ;
; -9.161 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -7.773     ; 1.823      ;
; -9.161 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -7.773     ; 1.823      ;
; -9.141 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -7.771     ; 1.805      ;
; -9.032 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -7.773     ; 1.694      ;
; -8.961 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -7.772     ; 1.624      ;
; -8.961 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -7.772     ; 1.624      ;
; -8.961 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -7.772     ; 1.624      ;
; -8.961 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -7.772     ; 1.624      ;
; -8.905 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -7.776     ; 1.564      ;
; -8.903 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -7.772     ; 1.566      ;
; -8.903 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -7.772     ; 1.566      ;
; -8.565 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -7.773     ; 1.227      ;
; -8.565 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -7.773     ; 1.227      ;
; -8.565 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -7.773     ; 1.227      ;
; -8.440 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -7.497     ; 1.878      ;
; -8.383 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -7.495     ; 1.823      ;
; -8.383 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -7.495     ; 1.823      ;
; -8.383 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -7.495     ; 1.823      ;
; -8.363 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -7.493     ; 1.805      ;
; -8.254 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -7.495     ; 1.694      ;
; -8.183 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -7.494     ; 1.624      ;
; -8.183 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -7.494     ; 1.624      ;
; -8.183 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -7.494     ; 1.624      ;
; -8.183 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -7.494     ; 1.624      ;
; -8.127 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -7.498     ; 1.564      ;
; -8.125 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -7.494     ; 1.566      ;
; -8.125 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -7.494     ; 1.566      ;
; -7.787 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -7.495     ; 1.227      ;
; -7.787 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -7.495     ; 1.227      ;
; -7.787 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -7.495     ; 1.227      ;
; -6.718 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.076     ; 7.303      ;
; -6.488 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.078     ; 7.071      ;
; -6.218 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.076     ; 7.303      ;
; -5.988 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.078     ; 7.071      ;
; -5.591 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.080     ; 6.172      ;
; -5.547 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.078     ; 6.130      ;
; -5.547 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.078     ; 6.130      ;
; -5.547 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.078     ; 6.130      ;
; -5.405 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.078     ; 5.988      ;
; -5.347 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.077     ; 5.931      ;
; -5.347 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.077     ; 5.931      ;
; -5.347 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.077     ; 5.931      ;
; -5.347 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.077     ; 5.931      ;
; -5.278 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.081     ; 5.858      ;
; -5.276 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.077     ; 5.860      ;
; -5.276 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.077     ; 5.860      ;
; -5.091 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.080     ; 6.172      ;
; -5.047 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.078     ; 6.130      ;
; -5.047 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.078     ; 6.130      ;
; -5.047 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.078     ; 6.130      ;
; -4.938 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.078     ; 5.521      ;
; -4.938 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.078     ; 5.521      ;
; -4.905 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.078     ; 5.988      ;
; -4.847 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.077     ; 5.931      ;
; -4.847 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.077     ; 5.931      ;
; -4.847 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.077     ; 5.931      ;
; -4.847 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.077     ; 5.931      ;
; -4.778 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.081     ; 5.858      ;
; -4.776 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.077     ; 5.860      ;
; -4.776 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.077     ; 5.860      ;
; -4.438 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.078     ; 5.521      ;
; -4.438 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.078     ; 5.521      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -8.518 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.752     ; 1.234      ;
; -8.352 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.607     ; 1.213      ;
; -8.294 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.607     ; 1.155      ;
; -8.259 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -7.752     ; 0.975      ;
; -7.740 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -7.474     ; 1.234      ;
; -7.574 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -7.329     ; 1.213      ;
; -7.516 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -7.329     ; 1.155      ;
; -7.481 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -7.474     ; 0.975      ;
; -7.284 ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -5.763     ; 1.956      ;
; -6.793 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.708     ; 1.053      ;
; -6.788 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.203     ; 1.053      ;
; -6.741 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.711     ; 0.998      ;
; -6.740 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.712     ; 0.996      ;
; -6.736 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.206     ; 0.998      ;
; -6.735 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.207     ; 0.996      ;
; -6.724 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.712     ; 0.980      ;
; -6.719 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.207     ; 0.980      ;
; -6.718 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.710     ; 0.976      ;
; -6.713 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.205     ; 0.976      ;
; -6.656 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.712     ; 0.912      ;
; -6.651 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.207     ; 0.912      ;
; -6.507 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.711     ; 0.764      ;
; -6.506 ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -5.485     ; 1.956      ;
; -6.502 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.206     ; 0.764      ;
; -6.473 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.711     ; 0.730      ;
; -6.472 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.711     ; 0.729      ;
; -6.470 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.712     ; 0.726      ;
; -6.468 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.206     ; 0.730      ;
; -6.467 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.206     ; 0.729      ;
; -6.465 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.207     ; 0.726      ;
; -6.463 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.708     ; 0.723      ;
; -6.460 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.712     ; 0.716      ;
; -6.458 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.203     ; 0.723      ;
; -6.457 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.711     ; 0.714      ;
; -6.455 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.207     ; 0.716      ;
; -6.452 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.206     ; 0.714      ;
; -6.444 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.711     ; 0.701      ;
; -6.440 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.657     ; 0.751      ;
; -6.439 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.206     ; 0.701      ;
; -6.437 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.712     ; 0.693      ;
; -6.435 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.152     ; 0.751      ;
; -6.434 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.710     ; 0.692      ;
; -6.432 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.207     ; 0.693      ;
; -6.429 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.205     ; 0.692      ;
; -6.421 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.657     ; 0.732      ;
; -6.416 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.152     ; 0.732      ;
; -6.407 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.656     ; 0.719      ;
; -6.402 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.151     ; 0.719      ;
; -6.393 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.656     ; 0.705      ;
; -6.388 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.151     ; 0.705      ;
; -6.275 ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -5.684     ; 1.026      ;
; -6.163 ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -5.682     ; 0.916      ;
; -5.497 ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -5.406     ; 1.026      ;
; -5.385 ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -5.404     ; 0.916      ;
; -1.610 ; ALU:inst5|cy_out                               ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.389     ; 0.656      ;
; -1.050 ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.079     ; 1.406      ;
; -0.526 ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.079     ; 1.382      ;
; 21.189 ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.196     ; 2.643      ;
; 21.327 ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.201     ; 2.500      ;
; 21.801 ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.196     ; 2.031      ;
; 21.855 ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.196     ; 1.977      ;
; 21.889 ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.196     ; 1.943      ;
; 21.916 ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.196     ; 1.916      ;
; 22.127 ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.196     ; 1.705      ;
; 22.207 ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; 0.173      ; 1.994      ;
; 22.211 ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.196     ; 1.621      ;
; 22.212 ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.201     ; 1.615      ;
; 22.357 ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.196     ; 1.475      ;
; 22.386 ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; 0.176      ; 1.818      ;
; 22.418 ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.196     ; 1.414      ;
; 22.435 ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.196     ; 1.397      ;
; 22.482 ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; 0.173      ; 1.719      ;
; 22.655 ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; 0.164      ; 1.537      ;
; 39.296 ; carry_block:inst8|cy                           ; carry_block:inst8|cy                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 0.637      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.902 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.189      ; 10.014     ;
; -3.780 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.451      ; 10.219     ;
; -3.757 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.334      ; 10.014     ;
; -3.669 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.186      ; 9.786      ;
; -3.661 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.339      ; 10.112     ;
; -3.628 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.596      ; 10.212     ;
; -3.524 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.331      ; 9.786      ;
; -3.509 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.484      ; 10.105     ;
; -3.431 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.188      ; 9.543      ;
; -3.402 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.189      ; 10.014     ;
; -3.346 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.202      ; 9.477      ;
; -3.310 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.241      ; 9.425      ;
; -3.286 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.333      ; 9.543      ;
; -3.273 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.451      ; 10.212     ;
; -3.257 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.334      ; 10.014     ;
; -3.201 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.347      ; 9.477      ;
; -3.194 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.180      ; 7.288      ;
; -3.169 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.186      ; 9.786      ;
; -3.165 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.386      ; 9.425      ;
; -3.154 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.339      ; 10.105     ;
; -3.148 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.335      ; 9.552      ;
; -3.135 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.596      ; 10.219     ;
; -3.107 ; super_register_bank:inst2|Working_register[11]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.209      ; 7.937      ;
; -3.091 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.242      ; 9.217      ;
; -3.067 ; super_register_bank:inst2|Working_register[10]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.209      ; 7.897      ;
; -3.049 ; super_register_bank:inst2|Working_register[8]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.209      ; 7.879      ;
; -3.049 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.325      ; 7.288      ;
; -3.046 ; super_register_bank:inst2|Working_register[15]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.569      ; 8.236      ;
; -3.024 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.331      ; 9.786      ;
; -3.016 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.484      ; 10.112     ;
; -3.003 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.480      ; 9.552      ;
; -2.998 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.239      ; 9.128      ;
; -2.998 ; super_register_bank:inst2|Working_register[12]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.209      ; 7.828      ;
; -2.996 ; super_register_bank:inst2|Working_register[4]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.209      ; 7.826      ;
; -2.983 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.242      ; 9.127      ;
; -2.947 ; super_register_bank:inst2|Working_register[9]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.209      ; 7.777      ;
; -2.946 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.387      ; 9.217      ;
; -2.934 ; super_register_bank:inst2|Working_register[5]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.209      ; 7.764      ;
; -2.933 ; super_register_bank:inst2|Working_register[6]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.209      ; 7.763      ;
; -2.931 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.188      ; 9.543      ;
; -2.853 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.384      ; 9.128      ;
; -2.846 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.202      ; 9.477      ;
; -2.838 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.387      ; 9.127      ;
; -2.833 ; super_register_bank:inst2|Working_register[13]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.204      ; 7.658      ;
; -2.828 ; super_register_bank:inst2|Working_register[0]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.204      ; 7.653      ;
; -2.815 ; super_register_bank:inst2|Working_register[14]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.209      ; 7.645      ;
; -2.811 ; super_register_bank:inst2|Working_register[3]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.209      ; 7.641      ;
; -2.810 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.241      ; 9.425      ;
; -2.809 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.971      ; 8.709      ;
; -2.795 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.919      ; 8.643      ;
; -2.786 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.333      ; 9.543      ;
; -2.784 ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.579      ; 7.984      ;
; -2.783 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.238      ; 8.905      ;
; -2.716 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.971      ; 8.637      ;
; -2.701 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.347      ; 9.477      ;
; -2.694 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.180      ; 7.288      ;
; -2.665 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.386      ; 9.425      ;
; -2.655 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.968      ; 8.570      ;
; -2.648 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.335      ; 9.552      ;
; -2.636 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.971      ; 8.532      ;
; -2.631 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.383      ; 8.898      ;
; -2.624 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.258      ; 6.997      ;
; -2.593 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.187      ; 8.709      ;
; -2.592 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.902      ; 8.421      ;
; -2.591 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.242      ; 9.217      ;
; -2.583 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.918      ; 8.588      ;
; -2.579 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.135      ; 8.643      ;
; -2.553 ; super_register_bank:inst2|Working_register[7]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.578      ; 7.752      ;
; -2.549 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.325      ; 7.288      ;
; -2.548 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.182      ; 6.827      ;
; -2.527 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.972      ; 8.587      ;
; -2.503 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.480      ; 9.552      ;
; -2.500 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.187      ; 8.637      ;
; -2.498 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.239      ; 9.128      ;
; -2.483 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.242      ; 9.127      ;
; -2.479 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.403      ; 6.997      ;
; -2.470 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.971      ; 8.528      ;
; -2.470 ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.578      ; 7.669      ;
; -2.454 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.971      ; 8.513      ;
; -2.446 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.387      ; 9.217      ;
; -2.442 ; super_register_bank:inst2|Working_register[2]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.581      ; 7.644      ;
; -2.439 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.184      ; 8.570      ;
; -2.420 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.187      ; 8.532      ;
; -2.403 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.327      ; 6.827      ;
; -2.378 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.970      ; 8.454      ;
; -2.367 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.134      ; 8.588      ;
; -2.353 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.384      ; 9.128      ;
; -2.338 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.387      ; 9.127      ;
; -2.311 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.188      ; 8.587      ;
; -2.309 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.971      ; 8.709      ;
; -2.295 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.919      ; 8.643      ;
; -2.276 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.238      ; 8.898      ;
; -2.254 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.187      ; 8.528      ;
; -2.238 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.187      ; 8.513      ;
; -2.216 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.971      ; 8.637      ;
; -2.162 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 6.186      ; 8.454      ;
; -2.155 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.968      ; 8.570      ;
; -2.138 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 6.383      ; 8.905      ;
; -2.136 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.971      ; 8.532      ;
; -2.124 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 4.258      ; 6.997      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.127 ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.243      ; 2.838      ;
; -1.765 ; fetch:inst4|PC[0]~1                               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.569     ; 1.164      ;
; -1.420 ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.243      ; 2.631      ;
; 5.387  ; fetch:inst4|PC[7]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.200     ; 2.441      ;
; 5.608  ; fetch:inst4|PC[5]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.200     ; 2.220      ;
; 5.613  ; fetch:inst4|PC[2]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.200     ; 2.215      ;
; 5.635  ; fetch:inst4|PC[6]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.200     ; 2.193      ;
; 5.772  ; fetch:inst4|PC[0]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.200     ; 2.056      ;
; 5.934  ; fetch:inst4|PC[4]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.200     ; 1.894      ;
; 6.356  ; fetch:inst4|PC[3]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.200     ; 1.472      ;
; 6.371  ; fetch:inst4|PC[1]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.200     ; 1.457      ;
; 7.159  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.582      ; 4.451      ;
; 27.161 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 28.000       ; 3.582      ; 4.449      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'nRST'                                                                                                                                                        ;
+-------+---------------------------------------------------+---------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node             ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.408 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[0]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 1.000        ; 4.845      ; 3.539      ;
; 1.425 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[0]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 1.000        ; 4.845      ; 3.522      ;
+-------+---------------------------------------------------+---------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.280 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.694      ; 5.640      ;
; -2.002 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.416      ; 5.640      ;
; -1.800 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.694      ; 5.640      ;
; -1.522 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.416      ; 5.640      ;
; -1.199 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.692      ; 6.719      ;
; -0.921 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.414      ; 6.719      ;
; -0.719 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.692      ; 6.719      ;
; -0.541 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.695      ; 7.380      ;
; -0.441 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.414      ; 6.719      ;
; -0.263 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.417      ; 7.380      ;
; -0.239 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.749      ; 7.736      ;
; -0.061 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.695      ; 7.380      ;
; 0.033  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.471      ; 7.730      ;
; 0.034  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.603      ; 5.863      ;
; 0.043  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.605      ; 5.874      ;
; 0.113  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.851      ; 8.190      ;
; 0.131  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.750      ; 8.107      ;
; 0.164  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.684      ; 6.074      ;
; 0.191  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.846      ; 8.263      ;
; 0.195  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.746      ; 8.167      ;
; 0.205  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.750      ; 8.181      ;
; 0.206  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.747      ; 8.179      ;
; 0.217  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.417      ; 7.380      ;
; 0.235  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.749      ; 7.730      ;
; 0.312  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.325      ; 5.863      ;
; 0.315  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.327      ; 5.868      ;
; 0.360  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.708      ; 8.294      ;
; 0.385  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.573      ; 8.184      ;
; 0.409  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.472      ; 8.107      ;
; 0.436  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.406      ; 6.068      ;
; 0.463  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.568      ; 8.257      ;
; 0.473  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.468      ; 8.167      ;
; 0.483  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.472      ; 8.181      ;
; 0.484  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.469      ; 8.179      ;
; 0.499  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.996      ; 8.721      ;
; 0.514  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.603      ; 5.863      ;
; 0.517  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.605      ; 5.868      ;
; 0.519  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.471      ; 7.736      ;
; 0.587  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.851      ; 8.184      ;
; 0.597  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.380      ; 7.203      ;
; 0.611  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.750      ; 8.107      ;
; 0.638  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.430      ; 8.294      ;
; 0.638  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.684      ; 6.068      ;
; 0.665  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.846      ; 8.257      ;
; 0.675  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.746      ; 8.167      ;
; 0.685  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.750      ; 8.181      ;
; 0.686  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.747      ; 8.179      ;
; 0.713  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.954      ; 7.893      ;
; 0.777  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.718      ; 8.721      ;
; 0.792  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.325      ; 5.863      ;
; 0.801  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.327      ; 5.874      ;
; 0.809  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.956      ; 7.991      ;
; 0.826  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.955      ; 8.007      ;
; 0.829  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.952      ; 8.007      ;
; 0.836  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.955      ; 8.017      ;
; 0.840  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.708      ; 8.294      ;
; 0.852  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.955      ; 8.033      ;
; 0.871  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.573      ; 8.190      ;
; 0.872  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.388      ; 7.486      ;
; 0.889  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.472      ; 8.107      ;
; 0.891  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.956      ; 8.073      ;
; 0.892  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.956      ; 8.074      ;
; 0.892  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.900      ; 8.018      ;
; 0.922  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.406      ; 6.074      ;
; 0.949  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.568      ; 8.263      ;
; 0.953  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.468      ; 8.167      ;
; 0.963  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.472      ; 8.181      ;
; 0.964  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.469      ; 8.179      ;
; 0.979  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.996      ; 8.721      ;
; 1.067  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.901      ; 8.194      ;
; 1.077  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.380      ; 7.203      ;
; 1.118  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.430      ; 8.294      ;
; 1.193  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.954      ; 7.893      ;
; 1.218  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.449      ; 7.893      ;
; 1.257  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.718      ; 8.721      ;
; 1.262  ; super_register_bank:inst2|Working_register[2]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.469      ; 7.311      ;
; 1.267  ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.466      ; 7.313      ;
; 1.289  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.956      ; 7.991      ;
; 1.306  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.955      ; 8.007      ;
; 1.309  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.952      ; 8.007      ;
; 1.314  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.451      ; 7.991      ;
; 1.316  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.955      ; 8.017      ;
; 1.331  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.450      ; 8.007      ;
; 1.332  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.955      ; 8.033      ;
; 1.334  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.447      ; 8.007      ;
; 1.341  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.450      ; 8.017      ;
; 1.352  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.388      ; 7.486      ;
; 1.357  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.450      ; 8.033      ;
; 1.366  ; super_register_bank:inst2|Working_register[7]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.466      ; 7.412      ;
; 1.371  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.956      ; 8.073      ;
; 1.372  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.956      ; 8.074      ;
; 1.372  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.900      ; 8.018      ;
; 1.393  ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.467      ; 7.440      ;
; 1.396  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.451      ; 8.073      ;
; 1.397  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.451      ; 8.074      ;
; 1.397  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.395      ; 8.018      ;
; 1.406  ; super_register_bank:inst2|Working_register[15]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.458      ; 7.444      ;
; 1.547  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.901      ; 8.194      ;
; 1.561  ; super_register_bank:inst2|Working_register[3]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.112      ; 7.253      ;
; 1.567  ; super_register_bank:inst2|Working_register[0]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.107      ; 7.254      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'nRST'                                                                                                                                                          ;
+--------+---------------------------------------------------+---------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node             ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.850 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[0]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 0.000        ; 5.151      ; 3.381      ;
; -1.833 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[0]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 0.000        ; 5.151      ; 3.398      ;
+--------+---------------------------------------------------+---------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'decoder:inst1|ALUC[0]'                                                                                                                                            ;
+--------+-----------------------------------------------+------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node          ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -1.129 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.815      ; 2.686      ;
; -1.122 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.806      ; 2.684      ;
; -1.037 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.814      ; 2.777      ;
; -0.916 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.813      ; 2.897      ;
; -0.820 ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.900      ; 3.160      ;
; -0.749 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 4.098      ; 3.349      ;
; -0.729 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.806      ; 3.077      ;
; -0.663 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 3.815      ; 2.672      ;
; -0.654 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 3.806      ; 2.672      ;
; -0.561 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 3.814      ; 2.773      ;
; -0.505 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.822      ; 3.317      ;
; -0.445 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.814      ; 3.369      ;
; -0.419 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 3.813      ; 2.914      ;
; -0.282 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 4.098      ; 3.336      ;
; -0.208 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 3.806      ; 3.118      ;
; -0.124 ; super_register_bank:inst2|r22[1]              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.891      ; 3.847      ;
; -0.002 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.813      ; 3.811      ;
; 0.008  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 3.822      ; 3.350      ;
; 0.029  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 1.310      ; 1.339      ;
; 0.045  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.814      ; 3.859      ;
; 0.059  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 3.814      ; 3.393      ;
; 0.164  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.814      ; 3.978      ;
; 0.164  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.822      ; 3.986      ;
; 0.167  ; super_register_bank:inst2|r20[1]              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.891      ; 4.138      ;
; 0.224  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.823      ; 4.047      ;
; 0.270  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 4.175      ; 4.525      ;
; 0.291  ; constant_reg:inst6|k_out[4]                   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 4.176      ; 4.547      ;
; 0.307  ; constant_reg:inst6|k_out[0]                   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 4.175      ; 4.562      ;
; 0.315  ; super_register_bank:inst2|r0[4]               ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 4.179      ; 4.574      ;
; 0.386  ; super_register_bank:inst2|r23[1]              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.890      ; 4.356      ;
; 0.439  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 4.175      ; 4.694      ;
; 0.455  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.822      ; 4.277      ;
; 0.455  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 1.310      ; 1.285      ;
; 0.502  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.820      ; 4.322      ;
; 0.528  ; super_register_bank:inst2|r0[3]               ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 4.179      ; 4.787      ;
; 0.539  ; super_register_bank:inst2|r21[1]              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.891      ; 4.510      ;
; 0.541  ; super_register_bank:inst2|r0[3]               ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.896      ; 4.517      ;
; 0.580  ; super_register_bank:inst2|r6[1]               ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.900      ; 4.560      ;
; 0.592  ; super_register_bank:inst2|r0[13]              ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.895      ; 4.567      ;
; 0.599  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 4.175      ; 4.854      ;
; 0.610  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 3.813      ; 3.943      ;
; 0.623  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 3.822      ; 3.965      ;
; 0.630  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.892      ; 4.602      ;
; 0.644  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 3.814      ; 3.978      ;
; 0.655  ; super_register_bank:inst2|r0[1]               ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.904      ; 4.639      ;
; 0.666  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 3.814      ; 4.000      ;
; 0.691  ; super_register_bank:inst2|r0[11]              ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.903      ; 4.674      ;
; 0.707  ; super_register_bank:inst2|r0[11]              ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.894      ; 4.681      ;
; 0.707  ; super_register_bank:inst2|r23[0]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 4.174      ; 4.961      ;
; 0.734  ; super_register_bank:inst2|r0[1]               ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 4.179      ; 4.993      ;
; 0.736  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 3.823      ; 4.079      ;
; 0.739  ; super_register_bank:inst2|r0[10]              ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.903      ; 4.722      ;
; 0.750  ; super_register_bank:inst2|r0[0]               ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 4.179      ; 5.009      ;
; 0.780  ; super_register_bank:inst2|r0[11]              ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.901      ; 4.761      ;
; 0.809  ; super_register_bank:inst2|r0[10]              ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.903      ; 4.792      ;
; 0.839  ; super_register_bank:inst2|r23[4]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 4.174      ; 5.093      ;
; 0.841  ; super_register_bank:inst2|r0[9]               ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.895      ; 4.816      ;
; 0.853  ; super_register_bank:inst2|r0[2]               ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 4.179      ; 5.112      ;
; 0.896  ; super_register_bank:inst2|r0[10]              ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.901      ; 4.877      ;
; 0.928  ; super_register_bank:inst2|r11[1]              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.900      ; 4.908      ;
; 0.938  ; super_register_bank:inst2|r21[0]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 4.174      ; 5.192      ;
; 0.960  ; super_register_bank:inst2|r0[11]              ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.887      ; 4.927      ;
; 1.000  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 3.822      ; 4.342      ;
; 1.017  ; carry_block:inst8|cy                          ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; decoder:inst1|ALUC[0] ; 0.000        ; 4.177      ; 5.274      ;
; 1.027  ; super_register_bank:inst2|r0[9]               ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.903      ; 5.010      ;
; 1.034  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 3.820      ; 4.374      ;
; 1.039  ; super_register_bank:inst2|r13[1]              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.901      ; 5.020      ;
; 1.040  ; super_register_bank:inst2|Working_register[1] ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.901      ; 5.021      ;
; 1.049  ; super_register_bank:inst2|r0[10]              ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.894      ; 5.023      ;
; 1.066  ; super_register_bank:inst2|r0[10]              ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.887      ; 5.033      ;
; 1.069  ; super_register_bank:inst2|r21[4]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 4.174      ; 5.323      ;
; 1.082  ; super_register_bank:inst2|r0[11]              ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.895      ; 5.057      ;
; 1.092  ; super_register_bank:inst2|r0[15]              ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.901      ; 5.073      ;
; 1.094  ; super_register_bank:inst2|r14[1]              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.904      ; 5.078      ;
; 1.109  ; super_register_bank:inst2|r0[9]               ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.901      ; 5.090      ;
; 1.119  ; super_register_bank:inst2|Working_register[1] ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 4.176      ; 5.375      ;
; 1.135  ; super_register_bank:inst2|r22[1]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 4.166      ; 5.381      ;
; 1.143  ; carry_block:inst8|cy                          ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.901      ; 5.124      ;
; 1.149  ; carry_block:inst8|cy                          ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.894      ; 5.123      ;
; 1.209  ; super_register_bank:inst2|r19[1]              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.899      ; 5.188      ;
; 1.219  ; super_register_bank:inst2|r3[1]               ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.900      ; 5.199      ;
; 1.219  ; super_register_bank:inst2|r0[10]              ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.895      ; 5.194      ;
; 1.222  ; super_register_bank:inst2|r2[1]               ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.904      ; 5.206      ;
; 1.222  ; super_register_bank:inst2|r27[0]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 4.175      ; 5.477      ;
; 1.224  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.891      ; 5.195      ;
; 1.241  ; carry_block:inst8|cy                          ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.902      ; 5.223      ;
; 1.245  ; constant_reg:inst6|k_out[7]                   ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.884      ; 5.209      ;
; 1.247  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.819      ; 5.066      ;
; 1.251  ; super_register_bank:inst2|r23[2]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 4.174      ; 5.505      ;
; 1.257  ; super_register_bank:inst2|r0[9]               ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.903      ; 5.240      ;
; 1.260  ; carry_block:inst8|cy                          ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.885      ; 5.225      ;
; 1.262  ; super_register_bank:inst2|r0[9]               ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.894      ; 5.236      ;
; 1.264  ; constant_reg:inst6|k_out[14]                  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.900      ; 5.244      ;
; 1.271  ; super_register_bank:inst2|r27[1]              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.547      ; 4.898      ;
; 1.273  ; carry_block:inst8|cy                          ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.899      ; 5.252      ;
; 1.279  ; super_register_bank:inst2|r0[9]               ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.887      ; 5.246      ;
; 1.303  ; carry_block:inst8|cy                          ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.893      ; 5.276      ;
; 1.306  ; super_register_bank:inst2|r22[3]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 4.166      ; 5.552      ;
; 1.315  ; super_register_bank:inst2|r27[4]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 4.174      ; 5.569      ;
; 1.318  ; constant_reg:inst6|k_out[13]                  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.903      ; 5.301      ;
+--------+-----------------------------------------------+------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+--------+---------------------------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.126 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~7         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.417      ; 3.448      ;
; -0.022 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~0         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.417      ; 3.552      ;
; -0.022 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~6         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.417      ; 3.552      ;
; -0.021 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~2         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.417      ; 3.553      ;
; -0.021 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~5         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.417      ; 3.553      ;
; -0.020 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~1         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.417      ; 3.554      ;
; -0.020 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~3         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.417      ; 3.554      ;
; -0.020 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~4         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.417      ; 3.554      ;
; 0.326  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~38        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.795      ; 4.278      ;
; 0.329  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~39        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.795      ; 4.281      ;
; 0.353  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~36        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.795      ; 4.305      ;
; 0.377  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~40        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.795      ; 4.329      ;
; 0.405  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~29        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.786      ; 4.348      ;
; 0.439  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~18        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.765      ; 4.361      ;
; 0.450  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~33        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.795      ; 4.402      ;
; 0.458  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~16        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.417      ; 4.032      ;
; 0.468  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~35        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.795      ; 4.420      ;
; 0.469  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~37        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.795      ; 4.421      ;
; 0.481  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~26        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.786      ; 4.424      ;
; 0.488  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~34        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.795      ; 4.440      ;
; 0.507  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~24        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.786      ; 4.450      ;
; 0.522  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~23        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.786      ; 4.465      ;
; 0.531  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~27        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.786      ; 4.474      ;
; 0.537  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~25        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.786      ; 4.480      ;
; 0.550  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~12        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.765      ; 4.472      ;
; 0.553  ; fetch:inst4|tos[13]                               ; fetch:inst4|tos[13]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.787      ;
; 0.553  ; fetch:inst4|tos[15]                               ; fetch:inst4|tos[15]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.787      ;
; 0.554  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[7]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.782      ; 4.493      ;
; 0.554  ; fetch:inst4|tos[1]                                ; fetch:inst4|tos[1]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.788      ;
; 0.554  ; fetch:inst4|tos[11]                               ; fetch:inst4|tos[11]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.788      ;
; 0.555  ; fetch:inst4|tos[29]                               ; fetch:inst4|tos[29]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.788      ;
; 0.556  ; fetch:inst4|tos[7]                                ; fetch:inst4|tos[7]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.790      ;
; 0.556  ; fetch:inst4|tos[17]                               ; fetch:inst4|tos[17]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.789      ;
; 0.556  ; fetch:inst4|tos[31]                               ; fetch:inst4|tos[31]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.789      ;
; 0.556  ; fetch:inst4|tos[27]                               ; fetch:inst4|tos[27]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.789      ;
; 0.557  ; fetch:inst4|tos[2]                                ; fetch:inst4|tos[2]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.791      ;
; 0.557  ; fetch:inst4|tos[16]                               ; fetch:inst4|tos[16]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.790      ;
; 0.558  ; fetch:inst4|tos[4]                                ; fetch:inst4|tos[4]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.792      ;
; 0.558  ; fetch:inst4|tos[18]                               ; fetch:inst4|tos[18]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.791      ;
; 0.558  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[8]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.792      ;
; 0.560  ; fetch:inst4|tos[24]                               ; fetch:inst4|tos[24]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.793      ;
; 0.560  ; fetch:inst4|tos[20]                               ; fetch:inst4|tos[20]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.793      ;
; 0.573  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[2]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.782      ; 4.512      ;
; 0.576  ; fetch:inst4|tos[0]                                ; fetch:inst4|tos[0]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.810      ;
; 0.586  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[6]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.782      ; 4.525      ;
; 0.586  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[4]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.782      ; 4.525      ;
; 0.590  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~15        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.417      ; 4.164      ;
; 0.594  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~17        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.417      ; 4.168      ;
; 0.600  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~13        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.417      ; 4.174      ;
; 0.647  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~22        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.786      ; 4.590      ;
; 0.665  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[3]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.782      ; 4.604      ;
; 0.675  ; fetch:inst4|tos[25]                               ; fetch:inst4|tos[25]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.908      ;
; 0.678  ; fetch:inst4|tos[22]                               ; fetch:inst4|tos[22]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.911      ;
; 0.678  ; fetch:inst4|tos[12]                               ; fetch:inst4|tos[12]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.912      ;
; 0.679  ; fetch:inst4|tos[14]                               ; fetch:inst4|tos[14]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.913      ;
; 0.680  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[10]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.914      ;
; 0.680  ; fetch:inst4|tos[26]                               ; fetch:inst4|tos[26]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.913      ;
; 0.683  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[0]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.782      ; 4.622      ;
; 0.684  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[5]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.918      ;
; 0.693  ; fetch:inst4|tos[23]                               ; fetch:inst4|tos[23]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.926      ;
; 0.694  ; fetch:inst4|tos[28]                               ; fetch:inst4|tos[28]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.927      ;
; 0.694  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[6]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.928      ;
; 0.695  ; fetch:inst4|tos[30]                               ; fetch:inst4|tos[30]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.928      ;
; 0.695  ; fetch:inst4|tos[3]                                ; fetch:inst4|tos[3]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.929      ;
; 0.698  ; fetch:inst4|tos[21]                               ; fetch:inst4|tos[21]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.931      ;
; 0.699  ; fetch:inst4|tos[19]                               ; fetch:inst4|tos[19]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.932      ;
; 0.708  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~28        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.786      ; 4.651      ;
; 0.734  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[1]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.782      ; 4.673      ;
; 0.761  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~14        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.417      ; 4.335      ;
; 0.765  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~11        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.417      ; 4.339      ;
; 0.766  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[5]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.782      ; 4.705      ;
; 0.828  ; fetch:inst4|tos[1]                                ; fetch:inst4|tos[2]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.062      ;
; 0.828  ; fetch:inst4|tos[15]                               ; fetch:inst4|tos[16]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.062      ;
; 0.828  ; fetch:inst4|tos[13]                               ; fetch:inst4|tos[14]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.062      ;
; 0.829  ; fetch:inst4|tos[11]                               ; fetch:inst4|tos[12]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.063      ;
; 0.830  ; fetch:inst4|tos[17]                               ; fetch:inst4|tos[18]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.063      ;
; 0.830  ; fetch:inst4|tos[7]                                ; fetch:inst4|tos[8]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.064      ;
; 0.830  ; fetch:inst4|tos[29]                               ; fetch:inst4|tos[30]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.063      ;
; 0.831  ; fetch:inst4|tos[27]                               ; fetch:inst4|tos[28]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.064      ;
; 0.843  ; fetch:inst4|tos[0]                                ; fetch:inst4|tos[1]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.077      ;
; 0.844  ; fetch:inst4|tos[16]                               ; fetch:inst4|tos[17]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.077      ;
; 0.844  ; fetch:inst4|tos[2]                                ; fetch:inst4|tos[3]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.078      ;
; 0.845  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[9]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.079      ;
; 0.845  ; fetch:inst4|tos[4]                                ; fetch:inst4|tos[5]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.079      ;
; 0.845  ; fetch:inst4|tos[18]                               ; fetch:inst4|tos[19]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.078      ;
; 0.845  ; fetch:inst4|tos[0]                                ; fetch:inst4|tos[2]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.079      ;
; 0.846  ; fetch:inst4|tos[2]                                ; fetch:inst4|tos[4]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.080      ;
; 0.846  ; fetch:inst4|tos[16]                               ; fetch:inst4|tos[18]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.079      ;
; 0.847  ; fetch:inst4|tos[18]                               ; fetch:inst4|tos[20]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.080      ;
; 0.847  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[10]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.081      ;
; 0.847  ; fetch:inst4|tos[4]                                ; fetch:inst4|tos[6]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.081      ;
; 0.847  ; fetch:inst4|tos[24]                               ; fetch:inst4|tos[25]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.080      ;
; 0.847  ; fetch:inst4|tos[20]                               ; fetch:inst4|tos[21]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.080      ;
; 0.849  ; fetch:inst4|tos[20]                               ; fetch:inst4|tos[22]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.082      ;
; 0.849  ; fetch:inst4|tos[24]                               ; fetch:inst4|tos[26]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.082      ;
; 0.930  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[9]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.164      ;
; 0.938  ; fetch:inst4|tos[13]                               ; fetch:inst4|tos[15]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.172      ;
; 0.938  ; fetch:inst4|tos[15]                               ; fetch:inst4|tos[17]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.172      ;
; 0.938  ; fetch:inst4|tos[1]                                ; fetch:inst4|tos[3]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.172      ;
; 0.939  ; fetch:inst4|tos[11]                               ; fetch:inst4|tos[13]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.173      ;
+--------+---------------------------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.358  ; carry_block:inst8|cy                           ; carry_block:inst8|cy                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.689  ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.323      ; 1.269      ;
; 1.218  ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.323      ; 1.298      ;
; 1.712  ; ALU:inst5|cy_out                               ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -0.934     ; 0.535      ;
; 4.398  ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.857     ; 0.798      ;
; 4.454  ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.859     ; 0.852      ;
; 5.043  ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -4.002     ; 0.798      ;
; 5.099  ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -4.004     ; 0.852      ;
; 5.508  ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.935     ; 1.830      ;
; 5.647  ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.273     ; 0.661      ;
; 5.657  ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.273     ; 0.671      ;
; 5.674  ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.274     ; 0.687      ;
; 5.683  ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.274     ; 0.696      ;
; 5.684  ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.325     ; 0.646      ;
; 5.698  ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.326     ; 0.659      ;
; 5.701  ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.326     ; 0.662      ;
; 5.704  ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.326     ; 0.665      ;
; 5.704  ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.323     ; 0.668      ;
; 5.712  ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.326     ; 0.673      ;
; 5.721  ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.327     ; 0.681      ;
; 5.721  ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.326     ; 0.682      ;
; 5.723  ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.326     ; 0.684      ;
; 5.752  ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.326     ; 0.713      ;
; 5.907  ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.327     ; 0.867      ;
; 5.949  ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.325     ; 0.911      ;
; 5.959  ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.326     ; 0.920      ;
; 5.975  ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.326     ; 0.936      ;
; 5.979  ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.326     ; 0.940      ;
; 6.015  ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.323     ; 0.979      ;
; 6.153  ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -4.080     ; 1.830      ;
; 6.358  ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.806     ; 0.839      ;
; 6.363  ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.489     ; 0.661      ;
; 6.373  ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.489     ; 0.671      ;
; 6.390  ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.490     ; 0.687      ;
; 6.399  ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.490     ; 0.696      ;
; 6.400  ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.541     ; 0.646      ;
; 6.414  ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.542     ; 0.659      ;
; 6.417  ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.542     ; 0.662      ;
; 6.420  ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.542     ; 0.665      ;
; 6.420  ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.539     ; 0.668      ;
; 6.428  ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.542     ; 0.673      ;
; 6.437  ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.543     ; 0.681      ;
; 6.437  ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.542     ; 0.682      ;
; 6.439  ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.542     ; 0.684      ;
; 6.451  ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.694     ; 1.044      ;
; 6.468  ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.542     ; 0.713      ;
; 6.509  ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.694     ; 1.102      ;
; 6.620  ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.806     ; 1.101      ;
; 6.623  ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.543     ; 0.867      ;
; 6.665  ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.541     ; 0.911      ;
; 6.675  ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.542     ; 0.920      ;
; 6.691  ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.542     ; 0.936      ;
; 6.695  ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.542     ; 0.940      ;
; 6.731  ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.539     ; 0.979      ;
; 7.003  ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.951     ; 0.839      ;
; 7.096  ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.839     ; 1.044      ;
; 7.154  ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.839     ; 1.102      ;
; 7.265  ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.951     ; 1.101      ;
; 16.738 ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.471      ; 1.416      ;
; 16.902 ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.479      ; 1.588      ;
; 16.956 ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.125      ; 1.288      ;
; 16.971 ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.125      ; 1.303      ;
; 16.977 ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.482      ; 1.666      ;
; 17.025 ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.125      ; 1.357      ;
; 17.140 ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.120      ; 1.467      ;
; 17.163 ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.479      ; 1.849      ;
; 17.201 ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.125      ; 1.533      ;
; 17.253 ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.125      ; 1.585      ;
; 17.472 ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.125      ; 1.804      ;
; 17.475 ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.125      ; 1.807      ;
; 17.515 ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.125      ; 1.847      ;
; 17.549 ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.125      ; 1.881      ;
; 17.971 ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.120      ; 2.298      ;
; 18.075 ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.125      ; 2.407      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.216  ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.645      ; 2.158      ;
; 1.567  ; fetch:inst4|PC[0]~1                               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.109     ; 0.755      ;
; 1.901  ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.645      ; 2.343      ;
; 11.847 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -12.000      ; 3.736      ; 3.790      ;
; 31.858 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 3.736      ; 3.801      ;
; 32.980 ; fetch:inst4|PC[1]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.122      ; 1.309      ;
; 32.993 ; fetch:inst4|PC[3]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.122      ; 1.322      ;
; 33.406 ; fetch:inst4|PC[4]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.122      ; 1.735      ;
; 33.563 ; fetch:inst4|PC[0]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.123      ; 1.893      ;
; 33.684 ; fetch:inst4|PC[6]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.122      ; 2.013      ;
; 33.711 ; fetch:inst4|PC[5]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.122      ; 2.040      ;
; 33.717 ; fetch:inst4|PC[2]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.122      ; 2.046      ;
; 33.946 ; fetch:inst4|PC[7]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.122      ; 2.275      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                                               ;
+-------+-----------------+------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                        ; Launch Clock          ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+
; 2.773 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r15[6]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.971     ; 0.059      ;
; 3.436 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r15[7]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.964     ; 0.729      ;
; 3.473 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r23[7]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.329     ; 0.401      ;
; 3.559 ; ALU:inst5|z[10] ; super_register_bank:inst2|Working_register[10] ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.977     ; 0.839      ;
; 3.575 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r15[3]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.339     ; 0.493      ;
; 3.600 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r15[0]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.335     ; 0.522      ;
; 3.612 ; ALU:inst5|z[12] ; super_register_bank:inst2|r0[12]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.328     ; 0.541      ;
; 3.612 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r13[3]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.339     ; 0.530      ;
; 3.614 ; ALU:inst5|z[13] ; super_register_bank:inst2|r4[13]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.329     ; 0.542      ;
; 3.640 ; ALU:inst5|z[15] ; super_register_bank:inst2|r22[15]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.966     ; 0.931      ;
; 3.682 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r14[9]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.975     ; 0.964      ;
; 3.684 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r0[5]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.974     ; 0.967      ;
; 3.687 ; ALU:inst5|z[13] ; super_register_bank:inst2|Working_register[13] ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.964     ; 0.980      ;
; 3.699 ; ALU:inst5|z[0]  ; super_register_bank:inst2|Working_register[0]  ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.971     ; 0.985      ;
; 3.724 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r15[4]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.604     ; 0.377      ;
; 3.739 ; ALU:inst5|z[14] ; super_register_bank:inst2|Working_register[14] ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.977     ; 1.019      ;
; 3.743 ; ALU:inst5|z[12] ; super_register_bank:inst2|Working_register[12] ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.961     ; 1.039      ;
; 3.756 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r0[6]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.974     ; 1.039      ;
; 3.777 ; ALU:inst5|z[9]  ; super_register_bank:inst2|Working_register[9]  ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.969     ; 1.065      ;
; 3.820 ; ALU:inst5|z[12] ; super_register_bank:inst2|r18[12]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.327     ; 0.750      ;
; 3.822 ; ALU:inst5|z[11] ; super_register_bank:inst2|r4[11]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.328     ; 0.751      ;
; 3.825 ; ALU:inst5|z[11] ; super_register_bank:inst2|r9[11]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.328     ; 0.754      ;
; 3.854 ; ALU:inst5|z[11] ; super_register_bank:inst2|Working_register[11] ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.968     ; 1.143      ;
; 3.856 ; ALU:inst5|z[6]  ; super_register_bank:inst2|Working_register[6]  ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.969     ; 1.144      ;
; 3.856 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r4[0]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.336     ; 0.777      ;
; 3.874 ; ALU:inst5|z[11] ; super_register_bank:inst2|r27[11]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.968     ; 1.163      ;
; 3.883 ; ALU:inst5|z[11] ; super_register_bank:inst2|r10[11]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.973     ; 1.167      ;
; 3.885 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r26[7]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.329     ; 0.813      ;
; 3.886 ; ALU:inst5|z[13] ; super_register_bank:inst2|r27[13]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.969     ; 1.174      ;
; 3.887 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r27[9]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.969     ; 1.175      ;
; 3.899 ; ALU:inst5|z[12] ; super_register_bank:inst2|r21[12]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.328     ; 0.828      ;
; 3.908 ; ALU:inst5|z[10] ; super_register_bank:inst2|r10[10]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.982     ; 1.183      ;
; 3.908 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r21[6]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.336     ; 0.829      ;
; 3.913 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r10[1]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.983     ; 1.187      ;
; 3.914 ; ALU:inst5|z[10] ; super_register_bank:inst2|r25[10]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.345     ; 0.826      ;
; 3.915 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r27[2]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.974     ; 1.198      ;
; 3.918 ; ALU:inst5|z[15] ; super_register_bank:inst2|r10[15]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.980     ; 1.195      ;
; 3.926 ; ALU:inst5|z[8]  ; super_register_bank:inst2|Working_register[8]  ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.969     ; 1.214      ;
; 3.931 ; ALU:inst5|z[14] ; super_register_bank:inst2|r4[14]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.337     ; 0.851      ;
; 3.939 ; ALU:inst5|z[14] ; super_register_bank:inst2|r10[14]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.982     ; 1.214      ;
; 3.946 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r10[8]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.975     ; 1.228      ;
; 3.947 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r10[7]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.967     ; 1.237      ;
; 3.949 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r23[6]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.336     ; 0.870      ;
; 3.954 ; ALU:inst5|z[15] ; super_register_bank:inst2|r21[15]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.333     ; 0.878      ;
; 3.960 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r6[6]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.976     ; 1.241      ;
; 3.963 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r1[3]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.343     ; 0.877      ;
; 3.964 ; ALU:inst5|z[13] ; super_register_bank:inst2|r15[13]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.327     ; 0.894      ;
; 3.971 ; ALU:inst5|z[14] ; super_register_bank:inst2|r9[14]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.337     ; 0.891      ;
; 3.971 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r10[9]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.974     ; 1.254      ;
; 3.975 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r10[2]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.979     ; 1.253      ;
; 3.978 ; ALU:inst5|z[12] ; super_register_bank:inst2|r16[12]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.327     ; 0.908      ;
; 3.980 ; ALU:inst5|z[12] ; super_register_bank:inst2|r19[12]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.327     ; 0.910      ;
; 3.990 ; ALU:inst5|z[12] ; super_register_bank:inst2|r26[12]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.328     ; 0.919      ;
; 3.993 ; ALU:inst5|z[10] ; super_register_bank:inst2|r13[10]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.345     ; 0.905      ;
; 3.995 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r18[7]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.328     ; 0.924      ;
; 3.997 ; ALU:inst5|z[15] ; super_register_bank:inst2|r4[15]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.335     ; 0.919      ;
; 4.003 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r9[7]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.333     ; 0.927      ;
; 4.010 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r0[9]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.341     ; 0.926      ;
; 4.017 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r21[3]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.962     ; 1.312      ;
; 4.026 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r3[4]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.603     ; 0.680      ;
; 4.028 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r11[4]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.603     ; 0.682      ;
; 4.029 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r23[5]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.336     ; 0.950      ;
; 4.030 ; ALU:inst5|z[12] ; super_register_bank:inst2|r27[12]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.328     ; 0.959      ;
; 4.032 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r19[7]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.328     ; 0.961      ;
; 4.038 ; ALU:inst5|z[15] ; super_register_bank:inst2|r12[15]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.338     ; 0.957      ;
; 4.038 ; ALU:inst5|z[12] ; super_register_bank:inst2|r10[12]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.966     ; 1.329      ;
; 4.038 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r13[7]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.333     ; 0.962      ;
; 4.047 ; ALU:inst5|z[14] ; super_register_bank:inst2|r3[14]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.345     ; 0.959      ;
; 4.047 ; ALU:inst5|z[14] ; super_register_bank:inst2|r11[14]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.345     ; 0.959      ;
; 4.048 ; ALU:inst5|z[5]  ; super_register_bank:inst2|Working_register[5]  ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.969     ; 1.336      ;
; 4.050 ; ALU:inst5|z[13] ; super_register_bank:inst2|r21[13]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.326     ; 0.981      ;
; 4.060 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r17[7]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.328     ; 0.989      ;
; 4.061 ; ALU:inst5|z[12] ; super_register_bank:inst2|r5[12]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.967     ; 1.351      ;
; 4.064 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r11[9]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.337     ; 0.984      ;
; 4.065 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r3[9]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.337     ; 0.985      ;
; 4.070 ; ALU:inst5|z[15] ; super_register_bank:inst2|r15[15]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.344     ; 0.983      ;
; 4.070 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r25[5]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.337     ; 0.990      ;
; 4.074 ; ALU:inst5|z[10] ; super_register_bank:inst2|r3[10]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.345     ; 0.986      ;
; 4.074 ; ALU:inst5|z[10] ; super_register_bank:inst2|r11[10]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.345     ; 0.986      ;
; 4.074 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r3[2]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.342     ; 0.989      ;
; 4.077 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r4[1]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.338     ; 0.996      ;
; 4.078 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r7[1]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.345     ; 0.990      ;
; 4.078 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r11[2]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.342     ; 0.993      ;
; 4.079 ; ALU:inst5|z[10] ; super_register_bank:inst2|r4[10]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.337     ; 0.999      ;
; 4.084 ; ALU:inst5|z[11] ; super_register_bank:inst2|r21[11]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.325     ; 1.016      ;
; 4.084 ; ALU:inst5|z[10] ; super_register_bank:inst2|r21[10]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.344     ; 0.997      ;
; 4.092 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r7[2]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.340     ; 1.009      ;
; 4.094 ; ALU:inst5|z[15] ; super_register_bank:inst2|r24[15]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.332     ; 1.019      ;
; 4.094 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r5[6]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.342     ; 1.009      ;
; 4.099 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r9[1]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.348     ; 1.008      ;
; 4.103 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r17[1]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.344     ; 1.016      ;
; 4.104 ; ALU:inst5|z[15] ; super_register_bank:inst2|r27[15]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.342     ; 1.019      ;
; 4.105 ; ALU:inst5|z[12] ; super_register_bank:inst2|r4[12]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.321     ; 1.041      ;
; 4.107 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r22[8]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.335     ; 1.029      ;
; 4.109 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r26[2]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.340     ; 1.026      ;
; 4.115 ; ALU:inst5|z[10] ; super_register_bank:inst2|r7[10]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.344     ; 1.028      ;
; 4.117 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r13[6]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.340     ; 1.034      ;
; 4.120 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r7[3]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.336     ; 1.041      ;
; 4.121 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r5[8]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.342     ; 1.036      ;
; 4.123 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r5[3]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.343     ; 1.037      ;
+-------+-----------------+------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 3.387 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.322      ; 4.192      ;
; 3.426 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.325      ; 4.234      ;
; 3.476 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.324      ; 4.283      ;
; 3.635 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.325      ; 4.443      ;
; 3.664 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.325      ; 4.472      ;
; 3.667 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.325      ; 4.475      ;
; 3.680 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.324      ; 4.487      ;
; 3.860 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.324      ; 4.667      ;
; 3.887 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.322      ; 4.192      ;
; 3.891 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.324      ; 4.698      ;
; 3.915 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.324      ; 4.722      ;
; 3.926 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.325      ; 4.234      ;
; 3.976 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.324      ; 4.283      ;
; 4.135 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.325      ; 4.443      ;
; 4.164 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.325      ; 4.472      ;
; 4.167 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.325      ; 4.475      ;
; 4.180 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.324      ; 4.487      ;
; 4.181 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.324      ; 4.988      ;
; 4.357 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.325      ; 5.165      ;
; 4.360 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.324      ; 4.667      ;
; 4.391 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.324      ; 4.698      ;
; 4.415 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.324      ; 4.722      ;
; 4.534 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.321      ; 5.338      ;
; 4.554 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.324      ; 5.361      ;
; 4.566 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.325      ; 5.374      ;
; 4.681 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.324      ; 4.988      ;
; 4.857 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.325      ; 5.165      ;
; 5.034 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.321      ; 5.338      ;
; 5.054 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.324      ; 5.361      ;
; 5.066 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.325      ; 5.374      ;
; 5.131 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.326      ; 5.940      ;
; 5.631 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.326      ; 5.940      ;
; 6.864 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.865     ; 1.256      ;
; 6.864 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.865     ; 1.256      ;
; 6.864 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.865     ; 1.256      ;
; 7.214 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.868     ; 1.603      ;
; 7.216 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.864     ; 1.609      ;
; 7.216 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.864     ; 1.609      ;
; 7.255 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.864     ; 1.648      ;
; 7.255 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.864     ; 1.648      ;
; 7.255 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.864     ; 1.648      ;
; 7.255 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.864     ; 1.648      ;
; 7.319 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.865     ; 1.711      ;
; 7.438 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.863     ; 1.832      ;
; 7.448 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.865     ; 1.840      ;
; 7.448 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.865     ; 1.840      ;
; 7.448 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.865     ; 1.840      ;
; 7.498 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.867     ; 1.888      ;
; 7.509 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -6.010     ; 1.256      ;
; 7.509 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -6.010     ; 1.256      ;
; 7.509 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -6.010     ; 1.256      ;
; 7.859 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -6.013     ; 1.603      ;
; 7.861 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -6.009     ; 1.609      ;
; 7.861 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -6.009     ; 1.609      ;
; 7.900 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -6.009     ; 1.648      ;
; 7.900 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -6.009     ; 1.648      ;
; 7.900 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -6.009     ; 1.648      ;
; 7.900 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -6.009     ; 1.648      ;
; 7.964 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -6.010     ; 1.711      ;
; 8.083 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -6.008     ; 1.832      ;
; 8.093 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -6.010     ; 1.840      ;
; 8.093 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -6.010     ; 1.840      ;
; 8.093 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -6.010     ; 1.840      ;
; 8.143 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -6.012     ; 1.888      ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                            ;
+--------+-----------+-----------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                       ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.409 ; nRST      ; super_register_bank:inst2|r2[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.081     ; 2.763      ;
; -2.409 ; nRST      ; super_register_bank:inst2|r2[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.081     ; 2.763      ;
; -2.409 ; nRST      ; super_register_bank:inst2|r2[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.081     ; 2.763      ;
; -2.409 ; nRST      ; super_register_bank:inst2|r2[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.081     ; 2.763      ;
; -2.409 ; nRST      ; super_register_bank:inst2|r14[1]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.081     ; 2.763      ;
; -2.409 ; nRST      ; super_register_bank:inst2|r2[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.081     ; 2.763      ;
; -2.409 ; nRST      ; super_register_bank:inst2|r14[0]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.081     ; 2.763      ;
; -2.409 ; nRST      ; super_register_bank:inst2|r2[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.081     ; 2.763      ;
; -2.406 ; nRST      ; super_register_bank:inst2|r23[14]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.080     ; 2.761      ;
; -2.406 ; nRST      ; super_register_bank:inst2|r23[15]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.080     ; 2.761      ;
; -2.397 ; nRST      ; super_register_bank:inst2|Working_register[2] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.081     ; 2.751      ;
; -2.349 ; nRST      ; super_register_bank:inst2|r3[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.707      ;
; -2.349 ; nRST      ; super_register_bank:inst2|r11[8]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.707      ;
; -2.349 ; nRST      ; super_register_bank:inst2|r3[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.707      ;
; -2.349 ; nRST      ; super_register_bank:inst2|r11[9]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.707      ;
; -2.349 ; nRST      ; super_register_bank:inst2|r3[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.707      ;
; -2.349 ; nRST      ; super_register_bank:inst2|r11[10]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.707      ;
; -2.349 ; nRST      ; super_register_bank:inst2|r3[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.707      ;
; -2.349 ; nRST      ; super_register_bank:inst2|r11[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.707      ;
; -2.349 ; nRST      ; super_register_bank:inst2|r3[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.707      ;
; -2.349 ; nRST      ; super_register_bank:inst2|r11[12]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.707      ;
; -2.349 ; nRST      ; super_register_bank:inst2|r11[13]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.707      ;
; -2.349 ; nRST      ; super_register_bank:inst2|r3[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.707      ;
; -2.349 ; nRST      ; super_register_bank:inst2|r3[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.707      ;
; -2.349 ; nRST      ; super_register_bank:inst2|r11[14]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.707      ;
; -2.349 ; nRST      ; super_register_bank:inst2|r11[15]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.707      ;
; -2.348 ; nRST      ; super_register_bank:inst2|r2[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.082     ; 2.701      ;
; -2.348 ; nRST      ; super_register_bank:inst2|r6[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.082     ; 2.701      ;
; -2.348 ; nRST      ; super_register_bank:inst2|r6[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.082     ; 2.701      ;
; -2.333 ; nRST      ; super_register_bank:inst2|r3[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.691      ;
; -2.333 ; nRST      ; super_register_bank:inst2|r11[6]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.691      ;
; -2.333 ; nRST      ; super_register_bank:inst2|r11[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.691      ;
; -2.333 ; nRST      ; super_register_bank:inst2|r3[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.691      ;
; -2.333 ; nRST      ; super_register_bank:inst2|r11[4]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.691      ;
; -2.333 ; nRST      ; super_register_bank:inst2|r3[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.691      ;
; -2.333 ; nRST      ; super_register_bank:inst2|r3[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.691      ;
; -2.333 ; nRST      ; super_register_bank:inst2|r11[3]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.691      ;
; -2.333 ; nRST      ; super_register_bank:inst2|r3[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.691      ;
; -2.333 ; nRST      ; super_register_bank:inst2|r11[2]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.691      ;
; -2.333 ; nRST      ; super_register_bank:inst2|r3[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.691      ;
; -2.333 ; nRST      ; super_register_bank:inst2|r11[1]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.691      ;
; -2.333 ; nRST      ; super_register_bank:inst2|r3[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.691      ;
; -2.333 ; nRST      ; super_register_bank:inst2|r11[0]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.691      ;
; -2.333 ; nRST      ; super_register_bank:inst2|r3[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.691      ;
; -2.333 ; nRST      ; super_register_bank:inst2|r11[7]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.691      ;
; -2.332 ; nRST      ; super_register_bank:inst2|r13[12]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.690      ;
; -2.332 ; nRST      ; super_register_bank:inst2|r13[14]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.690      ;
; -2.322 ; nRST      ; super_register_bank:inst2|r14[4]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.680      ;
; -2.322 ; nRST      ; super_register_bank:inst2|r6[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.680      ;
; -2.322 ; nRST      ; super_register_bank:inst2|r6[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.680      ;
; -2.322 ; nRST      ; super_register_bank:inst2|r14[3]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.680      ;
; -2.322 ; nRST      ; super_register_bank:inst2|r14[2]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.680      ;
; -2.322 ; nRST      ; super_register_bank:inst2|r6[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.680      ;
; -2.322 ; nRST      ; super_register_bank:inst2|r6[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.680      ;
; -2.322 ; nRST      ; super_register_bank:inst2|r6[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.680      ;
; -2.309 ; nRST      ; super_register_bank:inst2|r19[8]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.076     ; 2.668      ;
; -2.309 ; nRST      ; super_register_bank:inst2|r18[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.076     ; 2.668      ;
; -2.309 ; nRST      ; super_register_bank:inst2|r19[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.076     ; 2.668      ;
; -2.309 ; nRST      ; super_register_bank:inst2|r19[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.076     ; 2.668      ;
; -2.309 ; nRST      ; super_register_bank:inst2|r18[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.076     ; 2.668      ;
; -2.309 ; nRST      ; super_register_bank:inst2|r0[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.076     ; 2.668      ;
; -2.309 ; nRST      ; super_register_bank:inst2|r19[13]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.076     ; 2.668      ;
; -2.309 ; nRST      ; super_register_bank:inst2|r18[13]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.076     ; 2.668      ;
; -2.302 ; nRST      ; super_register_bank:inst2|r15[8]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.669      ;
; -2.302 ; nRST      ; super_register_bank:inst2|r21[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.669      ;
; -2.302 ; nRST      ; super_register_bank:inst2|r21[1]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.669      ;
; -2.302 ; nRST      ; super_register_bank:inst2|r21[7]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.669      ;
; -2.302 ; nRST      ; super_register_bank:inst2|r15[9]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.669      ;
; -2.302 ; nRST      ; super_register_bank:inst2|r15[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.669      ;
; -2.302 ; nRST      ; super_register_bank:inst2|r15[13]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.669      ;
; -2.302 ; nRST      ; super_register_bank:inst2|r21[15]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.669      ;
; -2.301 ; nRST      ; super_register_bank:inst2|r13[10]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.077     ; 2.659      ;
; -2.285 ; nRST      ; super_register_bank:inst2|r23[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.076     ; 2.644      ;
; -2.285 ; nRST      ; super_register_bank:inst2|r23[7]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.076     ; 2.644      ;
; -2.285 ; nRST      ; super_register_bank:inst2|r23[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.076     ; 2.644      ;
; -2.277 ; nRST      ; super_register_bank:inst2|r9[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.080     ; 2.632      ;
; -2.277 ; nRST      ; super_register_bank:inst2|r13[8]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.080     ; 2.632      ;
; -2.277 ; nRST      ; super_register_bank:inst2|r9[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.080     ; 2.632      ;
; -2.277 ; nRST      ; super_register_bank:inst2|r13[6]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.080     ; 2.632      ;
; -2.277 ; nRST      ; super_register_bank:inst2|r13[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.080     ; 2.632      ;
; -2.277 ; nRST      ; super_register_bank:inst2|r9[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.080     ; 2.632      ;
; -2.277 ; nRST      ; super_register_bank:inst2|r13[7]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.080     ; 2.632      ;
; -2.277 ; nRST      ; super_register_bank:inst2|r9[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.080     ; 2.632      ;
; -2.277 ; nRST      ; super_register_bank:inst2|r9[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.080     ; 2.632      ;
; -2.277 ; nRST      ; super_register_bank:inst2|r13[15]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.080     ; 2.632      ;
; -2.272 ; nRST      ; super_register_bank:inst2|r20[6]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.639      ;
; -2.272 ; nRST      ; super_register_bank:inst2|r22[6]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.639      ;
; -2.272 ; nRST      ; super_register_bank:inst2|r20[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.639      ;
; -2.272 ; nRST      ; super_register_bank:inst2|r22[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.639      ;
; -2.272 ; nRST      ; super_register_bank:inst2|r20[4]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.639      ;
; -2.272 ; nRST      ; super_register_bank:inst2|r22[4]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.639      ;
; -2.272 ; nRST      ; super_register_bank:inst2|r20[3]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.639      ;
; -2.272 ; nRST      ; super_register_bank:inst2|r22[3]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.639      ;
; -2.272 ; nRST      ; super_register_bank:inst2|r20[2]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.639      ;
; -2.272 ; nRST      ; super_register_bank:inst2|r22[2]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.639      ;
; -2.272 ; nRST      ; super_register_bank:inst2|r20[1]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.639      ;
; -2.272 ; nRST      ; super_register_bank:inst2|r22[1]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.639      ;
; -2.272 ; nRST      ; super_register_bank:inst2|r22[7]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.639      ;
; -2.272 ; nRST      ; super_register_bank:inst2|r20[7]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.639      ;
; -2.272 ; nRST      ; super_register_bank:inst2|r20[15]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.068     ; 2.639      ;
+--------+-----------+-----------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                           ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.406 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.080     ; 2.761      ;
; -2.397 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.081     ; 2.751      ;
; -2.332 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.077     ; 2.690      ;
; -2.332 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.077     ; 2.690      ;
; -2.332 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.077     ; 2.690      ;
; -2.332 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.077     ; 2.690      ;
; -2.301 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.077     ; 2.659      ;
; -2.301 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.077     ; 2.659      ;
; -2.285 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.076     ; 2.644      ;
; -2.271 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.078     ; 2.628      ;
; -2.271 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.078     ; 2.628      ;
; -2.271 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.078     ; 2.628      ;
; -2.243 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.078     ; 2.600      ;
; -2.225 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.078     ; 2.582      ;
; -2.225 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.078     ; 2.582      ;
; -2.225 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.078     ; 2.582      ;
; -1.692 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.081     ; 2.546      ;
; -1.690 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.080     ; 2.545      ;
; -1.654 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.077     ; 2.512      ;
; -1.654 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.077     ; 2.512      ;
; -1.654 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.077     ; 2.512      ;
; -1.654 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.077     ; 2.512      ;
; -1.617 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.077     ; 2.475      ;
; -1.617 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.077     ; 2.475      ;
; -1.583 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.078     ; 2.440      ;
; -1.583 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.078     ; 2.440      ;
; -1.583 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.078     ; 2.440      ;
; -1.580 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.076     ; 2.439      ;
; -1.567 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.078     ; 2.424      ;
; -1.567 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.078     ; 2.424      ;
; -1.567 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.078     ; 2.424      ;
; -1.553 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.078     ; 2.410      ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                          ;
+--------+-----------+-----------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                     ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.873 ; nRST      ; fetch:inst4|PC[0]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.274      ; 2.582      ;
; -1.809 ; nRST      ; fetch:inst4|PC[7]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.275      ; 2.519      ;
; -1.809 ; nRST      ; fetch:inst4|PC[6]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.275      ; 2.519      ;
; -1.809 ; nRST      ; fetch:inst4|PC[5]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.275      ; 2.519      ;
; -1.809 ; nRST      ; fetch:inst4|PC[4]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.275      ; 2.519      ;
; -1.809 ; nRST      ; fetch:inst4|PC[3]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.275      ; 2.519      ;
; -1.809 ; nRST      ; fetch:inst4|PC[2]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.275      ; 2.519      ;
; -1.809 ; nRST      ; fetch:inst4|PC[1]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.275      ; 2.519      ;
; -1.230 ; nRST      ; fetch:inst4|PC[0]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.274      ; 2.439      ;
; -1.160 ; nRST      ; fetch:inst4|PC[7]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.275      ; 2.370      ;
; -1.160 ; nRST      ; fetch:inst4|PC[6]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.275      ; 2.370      ;
; -1.160 ; nRST      ; fetch:inst4|PC[5]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.275      ; 2.370      ;
; -1.160 ; nRST      ; fetch:inst4|PC[4]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.275      ; 2.370      ;
; -1.160 ; nRST      ; fetch:inst4|PC[3]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.275      ; 2.370      ;
; -1.160 ; nRST      ; fetch:inst4|PC[2]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.275      ; 2.370      ;
; -1.160 ; nRST      ; fetch:inst4|PC[1]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.275      ; 2.370      ;
+--------+-----------+-----------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                             ;
+-------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.248 ; nRST      ; super_register_bank:inst2|r22[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.702      ; 2.217      ;
; 1.258 ; nRST      ; super_register_bank:inst2|r27[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.693      ; 2.218      ;
; 1.258 ; nRST      ; super_register_bank:inst2|r27[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.693      ; 2.218      ;
; 1.258 ; nRST      ; super_register_bank:inst2|r27[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.693      ; 2.218      ;
; 1.258 ; nRST      ; super_register_bank:inst2|r27[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.693      ; 2.218      ;
; 1.258 ; nRST      ; super_register_bank:inst2|r27[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.693      ; 2.218      ;
; 1.258 ; nRST      ; super_register_bank:inst2|r27[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.693      ; 2.218      ;
; 1.292 ; nRST      ; super_register_bank:inst2|r21[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.701      ; 2.260      ;
; 1.345 ; nRST      ; super_register_bank:inst2|r15[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.691      ; 2.303      ;
; 1.345 ; nRST      ; super_register_bank:inst2|r15[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.691      ; 2.303      ;
; 1.357 ; nRST      ; super_register_bank:inst2|r0[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.688      ; 2.312      ;
; 1.357 ; nRST      ; super_register_bank:inst2|r0[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.688      ; 2.312      ;
; 1.359 ; nRST      ; super_register_bank:inst2|r10[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.688      ; 2.314      ;
; 1.359 ; nRST      ; super_register_bank:inst2|r10[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.688      ; 2.314      ;
; 1.359 ; nRST      ; super_register_bank:inst2|r10[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.688      ; 2.314      ;
; 1.359 ; nRST      ; super_register_bank:inst2|r10[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.688      ; 2.314      ;
; 1.359 ; nRST      ; super_register_bank:inst2|r10[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.688      ; 2.314      ;
; 1.359 ; nRST      ; super_register_bank:inst2|r10[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.688      ; 2.314      ;
; 1.359 ; nRST      ; super_register_bank:inst2|r10[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.688      ; 2.314      ;
; 1.359 ; nRST      ; super_register_bank:inst2|r10[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.688      ; 2.314      ;
; 1.359 ; nRST      ; super_register_bank:inst2|r10[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.688      ; 2.314      ;
; 1.359 ; nRST      ; super_register_bank:inst2|r10[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.688      ; 2.314      ;
; 1.359 ; nRST      ; super_register_bank:inst2|r10[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.688      ; 2.314      ;
; 1.362 ; nRST      ; super_register_bank:inst2|Working_register[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.698      ; 2.327      ;
; 1.362 ; nRST      ; super_register_bank:inst2|Working_register[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.698      ; 2.327      ;
; 1.363 ; nRST      ; super_register_bank:inst2|r5[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.687      ; 2.317      ;
; 1.363 ; nRST      ; super_register_bank:inst2|r5[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.687      ; 2.317      ;
; 1.370 ; nRST      ; super_register_bank:inst2|r10[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.687      ; 2.324      ;
; 1.370 ; nRST      ; super_register_bank:inst2|r15[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.692      ; 2.329      ;
; 1.372 ; nRST      ; super_register_bank:inst2|r25[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.327      ; 1.966      ;
; 1.373 ; nRST      ; super_register_bank:inst2|r6[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.686      ; 2.326      ;
; 1.380 ; nRST      ; super_register_bank:inst2|r7[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.327      ; 1.974      ;
; 1.380 ; nRST      ; super_register_bank:inst2|r7[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.327      ; 1.974      ;
; 1.380 ; nRST      ; super_register_bank:inst2|r7[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.327      ; 1.974      ;
; 1.380 ; nRST      ; super_register_bank:inst2|r7[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.327      ; 1.974      ;
; 1.380 ; nRST      ; super_register_bank:inst2|r7[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.327      ; 1.974      ;
; 1.380 ; nRST      ; super_register_bank:inst2|r3[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.327      ; 1.974      ;
; 1.380 ; nRST      ; super_register_bank:inst2|r7[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.327      ; 1.974      ;
; 1.404 ; nRST      ; super_register_bank:inst2|r24[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.326      ; 1.997      ;
; 1.404 ; nRST      ; super_register_bank:inst2|r24[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.326      ; 1.997      ;
; 1.404 ; nRST      ; super_register_bank:inst2|r24[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.326      ; 1.997      ;
; 1.404 ; nRST      ; super_register_bank:inst2|r27[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.326      ; 1.997      ;
; 1.404 ; nRST      ; super_register_bank:inst2|r24[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.326      ; 1.997      ;
; 1.404 ; nRST      ; super_register_bank:inst2|r27[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.326      ; 1.997      ;
; 1.404 ; nRST      ; super_register_bank:inst2|r24[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.326      ; 1.997      ;
; 1.404 ; nRST      ; super_register_bank:inst2|r24[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.326      ; 1.997      ;
; 1.404 ; nRST      ; super_register_bank:inst2|r24[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.326      ; 1.997      ;
; 1.404 ; nRST      ; super_register_bank:inst2|r24[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.326      ; 1.997      ;
; 1.404 ; nRST      ; super_register_bank:inst2|r24[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.326      ; 1.997      ;
; 1.427 ; nRST      ; super_register_bank:inst2|r14[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.687      ; 2.381      ;
; 1.506 ; nRST      ; super_register_bank:inst2|Working_register[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.693      ; 2.466      ;
; 1.506 ; nRST      ; super_register_bank:inst2|Working_register[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.693      ; 2.466      ;
; 1.506 ; nRST      ; super_register_bank:inst2|Working_register[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.693      ; 2.466      ;
; 1.506 ; nRST      ; super_register_bank:inst2|Working_register[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.693      ; 2.466      ;
; 1.506 ; nRST      ; super_register_bank:inst2|Working_register[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.693      ; 2.466      ;
; 1.506 ; nRST      ; super_register_bank:inst2|Working_register[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.693      ; 2.466      ;
; 1.506 ; nRST      ; super_register_bank:inst2|Working_register[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.693      ; 2.466      ;
; 1.506 ; nRST      ; super_register_bank:inst2|Working_register[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.693      ; 2.466      ;
; 1.506 ; nRST      ; super_register_bank:inst2|Working_register[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.693      ; 2.466      ;
; 1.506 ; nRST      ; super_register_bank:inst2|Working_register[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.693      ; 2.466      ;
; 1.606 ; nRST      ; super_register_bank:inst2|r7[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.326      ; 2.199      ;
; 1.606 ; nRST      ; super_register_bank:inst2|r7[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.326      ; 2.199      ;
; 1.606 ; nRST      ; super_register_bank:inst2|r26[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.326      ; 2.199      ;
; 1.606 ; nRST      ; super_register_bank:inst2|r26[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.326      ; 2.199      ;
; 1.606 ; nRST      ; super_register_bank:inst2|r7[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.326      ; 2.199      ;
; 1.606 ; nRST      ; super_register_bank:inst2|r26[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.326      ; 2.199      ;
; 1.606 ; nRST      ; super_register_bank:inst2|r7[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.326      ; 2.199      ;
; 1.606 ; nRST      ; super_register_bank:inst2|r7[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.326      ; 2.199      ;
; 1.606 ; nRST      ; super_register_bank:inst2|r7[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.326      ; 2.199      ;
; 1.606 ; nRST      ; super_register_bank:inst2|r7[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.326      ; 2.199      ;
; 1.606 ; nRST      ; super_register_bank:inst2|r7[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.326      ; 2.199      ;
; 1.606 ; nRST      ; super_register_bank:inst2|r7[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.326      ; 2.199      ;
; 1.606 ; nRST      ; super_register_bank:inst2|r7[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.326      ; 2.199      ;
; 1.625 ; nRST      ; super_register_bank:inst2|r15[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.324      ; 2.216      ;
; 1.625 ; nRST      ; super_register_bank:inst2|r15[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.324      ; 2.216      ;
; 1.625 ; nRST      ; super_register_bank:inst2|r13[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.324      ; 2.216      ;
; 1.625 ; nRST      ; super_register_bank:inst2|r15[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.324      ; 2.216      ;
; 1.625 ; nRST      ; super_register_bank:inst2|r13[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.324      ; 2.216      ;
; 1.625 ; nRST      ; super_register_bank:inst2|r13[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.324      ; 2.216      ;
; 1.625 ; nRST      ; super_register_bank:inst2|r15[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.324      ; 2.216      ;
; 1.625 ; nRST      ; super_register_bank:inst2|r15[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.324      ; 2.216      ;
; 1.630 ; nRST      ; super_register_bank:inst2|r8[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.324      ; 2.221      ;
; 1.630 ; nRST      ; super_register_bank:inst2|r12[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.324      ; 2.221      ;
; 1.630 ; nRST      ; super_register_bank:inst2|r8[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.324      ; 2.221      ;
; 1.630 ; nRST      ; super_register_bank:inst2|r12[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.324      ; 2.221      ;
; 1.630 ; nRST      ; super_register_bank:inst2|r8[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.324      ; 2.221      ;
; 1.630 ; nRST      ; super_register_bank:inst2|r12[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.324      ; 2.221      ;
; 1.630 ; nRST      ; super_register_bank:inst2|r8[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.324      ; 2.221      ;
; 1.630 ; nRST      ; super_register_bank:inst2|r12[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.324      ; 2.221      ;
; 1.630 ; nRST      ; super_register_bank:inst2|r8[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.324      ; 2.221      ;
; 1.630 ; nRST      ; super_register_bank:inst2|r12[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.324      ; 2.221      ;
; 1.638 ; nRST      ; super_register_bank:inst2|r2[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.319      ; 2.224      ;
; 1.638 ; nRST      ; super_register_bank:inst2|r14[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.319      ; 2.224      ;
; 1.638 ; nRST      ; super_register_bank:inst2|r2[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.319      ; 2.224      ;
; 1.638 ; nRST      ; super_register_bank:inst2|r14[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.319      ; 2.224      ;
; 1.638 ; nRST      ; super_register_bank:inst2|r14[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.319      ; 2.224      ;
; 1.638 ; nRST      ; super_register_bank:inst2|r14[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.319      ; 2.224      ;
; 1.638 ; nRST      ; super_register_bank:inst2|r2[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.319      ; 2.224      ;
; 1.638 ; nRST      ; super_register_bank:inst2|r14[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.319      ; 2.224      ;
; 1.638 ; nRST      ; super_register_bank:inst2|r14[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.319      ; 2.224      ;
+-------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                          ;
+-------+-----------+-----------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                     ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.285 ; nRST      ; fetch:inst4|PC[7]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.691      ; 2.243      ;
; 1.285 ; nRST      ; fetch:inst4|PC[6]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.691      ; 2.243      ;
; 1.285 ; nRST      ; fetch:inst4|PC[5]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.691      ; 2.243      ;
; 1.285 ; nRST      ; fetch:inst4|PC[4]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.691      ; 2.243      ;
; 1.285 ; nRST      ; fetch:inst4|PC[3]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.691      ; 2.243      ;
; 1.285 ; nRST      ; fetch:inst4|PC[2]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.691      ; 2.243      ;
; 1.285 ; nRST      ; fetch:inst4|PC[1]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.691      ; 2.243      ;
; 1.352 ; nRST      ; fetch:inst4|PC[0]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.691      ; 2.310      ;
; 1.942 ; nRST      ; fetch:inst4|PC[7]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.691      ; 2.400      ;
; 1.942 ; nRST      ; fetch:inst4|PC[6]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.691      ; 2.400      ;
; 1.942 ; nRST      ; fetch:inst4|PC[5]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.691      ; 2.400      ;
; 1.942 ; nRST      ; fetch:inst4|PC[4]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.691      ; 2.400      ;
; 1.942 ; nRST      ; fetch:inst4|PC[3]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.691      ; 2.400      ;
; 1.942 ; nRST      ; fetch:inst4|PC[2]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.691      ; 2.400      ;
; 1.942 ; nRST      ; fetch:inst4|PC[1]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.691      ; 2.400      ;
; 2.003 ; nRST      ; fetch:inst4|PC[0]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.691      ; 2.461      ;
+-------+-----------+-----------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                           ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.691 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.324      ; 2.282      ;
; 1.705 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.324      ; 2.296      ;
; 1.705 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.324      ; 2.296      ;
; 1.705 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.324      ; 2.296      ;
; 1.717 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.326      ; 2.310      ;
; 1.720 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.324      ; 2.311      ;
; 1.720 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.324      ; 2.311      ;
; 1.720 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.324      ; 2.311      ;
; 1.752 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.325      ; 2.344      ;
; 1.752 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.325      ; 2.344      ;
; 1.788 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.325      ; 2.380      ;
; 1.788 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.325      ; 2.380      ;
; 1.788 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.325      ; 2.380      ;
; 1.788 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.325      ; 2.380      ;
; 1.823 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.322      ; 2.412      ;
; 1.825 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.321      ; 2.413      ;
; 2.370 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.324      ; 2.461      ;
; 2.370 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.324      ; 2.461      ;
; 2.370 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.324      ; 2.461      ;
; 2.387 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.324      ; 2.478      ;
; 2.414 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.324      ; 2.505      ;
; 2.414 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.324      ; 2.505      ;
; 2.414 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.324      ; 2.505      ;
; 2.428 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.326      ; 2.521      ;
; 2.443 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.325      ; 2.535      ;
; 2.443 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.325      ; 2.535      ;
; 2.472 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.325      ; 2.564      ;
; 2.472 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.325      ; 2.564      ;
; 2.472 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.325      ; 2.564      ;
; 2.472 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.325      ; 2.564      ;
; 2.535 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.321      ; 2.623      ;
; 2.544 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.322      ; 2.633      ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                         ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                               ; Note                                           ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 124.44 MHz  ; 124.44 MHz      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ;                                                ;
; 155.88 MHz  ; 155.88 MHz      ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ;                                                ;
; 166.22 MHz  ; 166.22 MHz      ; decoder:inst1|ALUC[0]                                                                                    ;                                                ;
; 1607.72 MHz ; 315.06 MHz      ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+
; decoder:inst1|ALUC[0]                                                                                    ; -12.481 ; -189.062      ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; -9.681  ; -4149.330     ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -8.883  ; -599.158      ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; -8.141  ; -126.253      ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; -7.520  ; -47.862       ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -3.518  ; -71.003       ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; -1.827  ; -1.827        ;
; nRST                                                                                                     ; 1.359   ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -1.983 ; -3.439        ;
; nRST                                                                                                     ; -1.671 ; -1.671        ;
; decoder:inst1|ALUC[0]                                                                                    ; -1.015 ; -6.458        ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -0.126 ; -0.347        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 0.312  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 1.098  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 2.424  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 2.996  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[4] ; -2.062 ; -865.719      ;
; inst9|altpll_component|auto_generated|pll1|clk[3] ; -2.055 ; -31.426       ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; -1.580 ; -12.213       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[4] ; 1.113 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.141 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.512 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                  ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; nRST                                                                                                     ; -3.000 ; -3.000        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.610 ; -82.933       ;
; decoder:inst1|ALUC[0]                                                                                    ; 0.456  ; 0.000         ;
; de0_clk                                                                                                  ; 9.818  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 19.738 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 19.743 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 19.743 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 19.744 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 19.748 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'decoder:inst1|ALUC[0]'                                                                                                                                                                                                                                                               ;
+---------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                ; To Node          ; Launch Clock                                                                                             ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -12.481 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.566     ; 7.470      ;
; -12.067 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -5.512     ; 6.359      ;
; -12.012 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.566     ; 7.001      ;
; -11.786 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -5.731     ; 6.359      ;
; -11.762 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.347     ; 7.470      ;
; -11.598 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -5.512     ; 5.890      ;
; -11.522 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.566     ; 7.792      ;
; -11.317 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -5.731     ; 5.890      ;
; -11.293 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.347     ; 7.001      ;
; -11.254 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.566     ; 7.524      ;
; -11.094 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.559     ; 7.370      ;
; -11.086 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.573     ; 7.422      ;
; -11.032 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.567     ; 7.301      ;
; -11.022 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.567     ; 7.308      ;
; -11.005 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.566     ; 7.360      ;
; -10.916 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.560     ; 7.192      ;
; -10.897 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.573     ; 7.152      ;
; -10.892 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.566     ; 7.162      ;
; -10.875 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.327     ; 7.366      ;
; -10.862 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.559     ; 7.157      ;
; -10.803 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.347     ; 7.792      ;
; -10.801 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.562     ; 7.072      ;
; -10.785 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.566     ; 7.055      ;
; -10.632 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.558     ; 6.624      ;
; -10.625 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.559     ; 6.901      ;
; -10.624 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.559     ; 6.907      ;
; -10.617 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.573     ; 6.953      ;
; -10.579 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.566     ; 6.849      ;
; -10.563 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.567     ; 6.832      ;
; -10.553 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.567     ; 6.839      ;
; -10.536 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.566     ; 6.891      ;
; -10.535 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.347     ; 7.524      ;
; -10.521 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.562     ; 6.792      ;
; -10.428 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.573     ; 6.683      ;
; -10.423 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.566     ; 6.693      ;
; -10.414 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.560     ; 6.690      ;
; -10.406 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.327     ; 6.897      ;
; -10.394 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.300      ; 12.452     ;
; -10.393 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.559     ; 6.688      ;
; -10.375 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.340     ; 7.370      ;
; -10.367 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.354     ; 7.422      ;
; -10.352 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.558     ; 6.344      ;
; -10.313 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.348     ; 7.301      ;
; -10.303 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.348     ; 7.308      ;
; -10.286 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.347     ; 7.360      ;
; -10.199 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 1.135      ; 11.341     ;
; -10.197 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.341     ; 7.192      ;
; -10.178 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.354     ; 7.152      ;
; -10.173 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.347     ; 7.162      ;
; -10.156 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.108     ; 7.366      ;
; -10.143 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.340     ; 7.157      ;
; -10.082 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.343     ; 7.072      ;
; -10.066 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.347     ; 7.055      ;
; -10.062 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.559     ; 6.345      ;
; -9.913  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.339     ; 6.624      ;
; -9.906  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.340     ; 6.901      ;
; -9.905  ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.340     ; 6.907      ;
; -9.898  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.354     ; 6.953      ;
; -9.894  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 3.300      ; 12.452     ;
; -9.860  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.347     ; 6.849      ;
; -9.844  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.348     ; 6.832      ;
; -9.834  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.348     ; 6.839      ;
; -9.817  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.347     ; 6.891      ;
; -9.802  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.343     ; 6.792      ;
; -9.709  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.354     ; 6.683      ;
; -9.704  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.347     ; 6.693      ;
; -9.699  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 1.135      ; 11.341     ;
; -9.695  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.341     ; 6.690      ;
; -9.687  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.108     ; 6.897      ;
; -9.674  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.340     ; 6.688      ;
; -9.633  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.339     ; 6.344      ;
; -9.343  ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.340     ; 6.345      ;
; -9.170  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.300      ; 12.509     ;
; -9.162  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.300      ; 12.501     ;
; -9.057  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.299      ; 12.395     ;
; -9.012  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.299      ; 12.367     ;
; -9.007  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.307      ; 12.352     ;
; -8.999  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.293      ; 12.404     ;
; -8.996  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.300      ; 12.420     ;
; -8.917  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.300      ; 12.256     ;
; -8.908  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.306      ; 12.253     ;
; -8.887  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.293      ; 12.211     ;
; -8.788  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.539      ; 12.348     ;
; -8.775  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.307      ; 12.139     ;
; -8.747  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.304      ; 12.087     ;
; -8.670  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 3.300      ; 12.509     ;
; -8.656  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 3.300      ; 12.495     ;
; -8.557  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 3.299      ; 12.395     ;
; -8.554  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.308      ; 11.615     ;
; -8.512  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 3.299      ; 12.367     ;
; -8.507  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 3.307      ; 12.352     ;
; -8.499  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 3.293      ; 12.404     ;
; -8.496  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 3.300      ; 12.420     ;
; -8.475  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 3.307      ; 11.827     ;
; -8.417  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 3.300      ; 12.256     ;
; -8.408  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 3.306      ; 12.253     ;
; -8.387  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 3.293      ; 12.211     ;
; -8.288  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 3.539      ; 12.348     ;
; -8.275  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 3.307      ; 12.139     ;
; -8.247  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 3.304      ; 12.087     ;
+---------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                             ;
+--------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                           ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -9.681 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.915     ; 3.201      ;
; -9.681 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.915     ; 3.201      ;
; -9.681 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.915     ; 3.201      ;
; -9.674 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.913     ; 3.196      ;
; -9.674 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.913     ; 3.196      ;
; -9.674 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.913     ; 3.196      ;
; -9.584 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r1[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.917     ; 3.102      ;
; -9.584 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r1[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.917     ; 3.102      ;
; -9.584 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r1[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.917     ; 3.102      ;
; -9.558 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r14[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.918     ; 3.075      ;
; -9.558 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r14[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.918     ; 3.075      ;
; -9.558 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r14[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.918     ; 3.075      ;
; -9.532 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r1[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.921     ; 3.046      ;
; -9.532 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r1[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.921     ; 3.046      ;
; -9.532 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r1[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.921     ; 3.046      ;
; -9.511 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.917     ; 3.029      ;
; -9.474 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.922     ; 2.987      ;
; -9.458 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r16[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.917     ; 2.976      ;
; -9.458 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r16[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.917     ; 2.976      ;
; -9.458 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r16[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.917     ; 2.976      ;
; -9.458 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r14[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.918     ; 2.975      ;
; -9.458 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r14[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.918     ; 2.975      ;
; -9.458 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r14[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.918     ; 2.975      ;
; -9.446 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.922     ; 2.959      ;
; -9.446 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.922     ; 2.959      ;
; -9.446 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.922     ; 2.959      ;
; -9.446 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.922     ; 2.959      ;
; -9.446 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.922     ; 2.959      ;
; -9.446 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.922     ; 2.959      ;
; -9.443 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.915     ; 2.963      ;
; -9.443 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.915     ; 2.963      ;
; -9.443 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.915     ; 2.963      ;
; -9.443 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.915     ; 2.963      ;
; -9.443 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.915     ; 2.963      ;
; -9.442 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r0[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.912     ; 2.965      ;
; -9.436 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.913     ; 2.958      ;
; -9.436 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.913     ; 2.958      ;
; -9.436 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.913     ; 2.958      ;
; -9.436 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.913     ; 2.958      ;
; -9.436 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.913     ; 2.958      ;
; -9.433 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.923     ; 2.945      ;
; -9.433 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.923     ; 2.945      ;
; -9.433 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.923     ; 2.945      ;
; -9.433 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.923     ; 2.945      ;
; -9.430 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r1[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.922     ; 2.943      ;
; -9.430 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r1[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.922     ; 2.943      ;
; -9.430 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r1[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.922     ; 2.943      ;
; -9.408 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r21[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.907     ; 2.936      ;
; -9.405 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.917     ; 2.923      ;
; -9.389 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r21[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.903     ; 2.921      ;
; -9.389 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r16[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.912     ; 2.912      ;
; -9.389 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r16[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.912     ; 2.912      ;
; -9.389 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r16[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.912     ; 2.912      ;
; -9.377 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.917     ; 2.895      ;
; -9.377 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.917     ; 2.895      ;
; -9.377 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.917     ; 2.895      ;
; -9.377 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.917     ; 2.895      ;
; -9.377 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.917     ; 2.895      ;
; -9.377 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.917     ; 2.895      ;
; -9.364 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.918     ; 2.881      ;
; -9.364 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.918     ; 2.881      ;
; -9.364 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.918     ; 2.881      ;
; -9.364 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.918     ; 2.881      ;
; -9.361 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r17[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.911     ; 2.885      ;
; -9.361 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r17[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.911     ; 2.885      ;
; -9.361 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r17[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.911     ; 2.885      ;
; -9.361 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r17[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.911     ; 2.885      ;
; -9.361 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r17[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.911     ; 2.885      ;
; -9.361 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r17[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.911     ; 2.885      ;
; -9.361 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r17[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.911     ; 2.885      ;
; -9.361 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r17[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.911     ; 2.885      ;
; -9.328 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r1[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.922     ; 2.841      ;
; -9.328 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r1[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.922     ; 2.841      ;
; -9.328 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r1[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.922     ; 2.841      ;
; -9.327 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r1[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.917     ; 2.845      ;
; -9.327 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r1[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.917     ; 2.845      ;
; -9.327 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r1[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.917     ; 2.845      ;
; -9.327 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r1[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.917     ; 2.845      ;
; -9.327 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r1[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.917     ; 2.845      ;
; -9.320 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.918     ; 2.837      ;
; -9.320 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.918     ; 2.837      ;
; -9.320 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.918     ; 2.837      ;
; -9.320 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.918     ; 2.837      ;
; -9.320 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.918     ; 2.837      ;
; -9.316 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r25[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -7.006     ; 2.745      ;
; -9.309 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.915     ; 2.829      ;
; -9.309 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.915     ; 2.829      ;
; -9.309 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.915     ; 2.829      ;
; -9.309 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.915     ; 2.829      ;
; -9.309 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.915     ; 2.829      ;
; -9.309 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.915     ; 2.829      ;
; -9.309 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.915     ; 2.829      ;
; -9.309 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.915     ; 2.829      ;
; -9.298 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r21[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.908     ; 2.825      ;
; -9.293 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r24[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.917     ; 2.811      ;
; -9.293 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r24[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.917     ; 2.811      ;
; -9.293 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r24[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.917     ; 2.811      ;
; -9.282 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r18[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.916     ; 2.801      ;
; -9.282 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r18[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.916     ; 2.801      ;
; -9.282 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r18[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -6.916     ; 2.801      ;
+--------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                      ;
+--------+-----------------------+-----------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                     ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -8.883 ; decoder:inst1|Type[6] ; fetch:inst4|stack~11        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.880     ; 2.438      ;
; -8.883 ; decoder:inst1|Type[6] ; fetch:inst4|stack~13        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.880     ; 2.438      ;
; -8.883 ; decoder:inst1|Type[6] ; fetch:inst4|stack~14        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.880     ; 2.438      ;
; -8.883 ; decoder:inst1|Type[6] ; fetch:inst4|stack~15        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.880     ; 2.438      ;
; -8.883 ; decoder:inst1|Type[6] ; fetch:inst4|stack~16        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.880     ; 2.438      ;
; -8.883 ; decoder:inst1|Type[6] ; fetch:inst4|stack~17        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.880     ; 2.438      ;
; -8.866 ; decoder:inst1|Type[6] ; fetch:inst4|stack~0         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.880     ; 2.421      ;
; -8.866 ; decoder:inst1|Type[6] ; fetch:inst4|stack~1         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.880     ; 2.421      ;
; -8.866 ; decoder:inst1|Type[6] ; fetch:inst4|stack~2         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.880     ; 2.421      ;
; -8.866 ; decoder:inst1|Type[6] ; fetch:inst4|stack~3         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.880     ; 2.421      ;
; -8.866 ; decoder:inst1|Type[6] ; fetch:inst4|stack~4         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.880     ; 2.421      ;
; -8.866 ; decoder:inst1|Type[6] ; fetch:inst4|stack~5         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.880     ; 2.421      ;
; -8.866 ; decoder:inst1|Type[6] ; fetch:inst4|stack~6         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.880     ; 2.421      ;
; -8.866 ; decoder:inst1|Type[6] ; fetch:inst4|stack~7         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.880     ; 2.421      ;
; -8.716 ; decoder:inst1|Type[6] ; fetch:inst4|PC[7]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.565     ; 2.586      ;
; -8.517 ; decoder:inst1|Type[6] ; fetch:inst4|PC[3]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.565     ; 2.387      ;
; -8.503 ; decoder:inst1|Type[6] ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.565     ; 2.373      ;
; -8.493 ; decoder:inst1|Type[6] ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.565     ; 2.363      ;
; -8.391 ; decoder:inst1|Type[6] ; fetch:inst4|PC[4]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.565     ; 2.261      ;
; -8.333 ; decoder:inst1|Type[6] ; fetch:inst4|stack~12        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.581     ; 2.187      ;
; -8.333 ; decoder:inst1|Type[6] ; fetch:inst4|stack~18        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.581     ; 2.187      ;
; -8.326 ; decoder:inst1|Type[6] ; fetch:inst4|PC[2]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.565     ; 2.196      ;
; -8.326 ; decoder:inst1|Type[6] ; fetch:inst4|PC[1]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.565     ; 2.196      ;
; -8.314 ; decoder:inst1|Type[6] ; fetch:inst4|PC[0]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.565     ; 2.184      ;
; -8.277 ; decoder:inst1|Type[6] ; fetch:inst4|stack~33        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.554     ; 2.158      ;
; -8.277 ; decoder:inst1|Type[6] ; fetch:inst4|stack~34        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.554     ; 2.158      ;
; -8.277 ; decoder:inst1|Type[6] ; fetch:inst4|stack~35        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.554     ; 2.158      ;
; -8.277 ; decoder:inst1|Type[6] ; fetch:inst4|stack~36        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.554     ; 2.158      ;
; -8.277 ; decoder:inst1|Type[6] ; fetch:inst4|stack~37        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.554     ; 2.158      ;
; -8.277 ; decoder:inst1|Type[6] ; fetch:inst4|stack~38        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.554     ; 2.158      ;
; -8.277 ; decoder:inst1|Type[6] ; fetch:inst4|stack~39        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.554     ; 2.158      ;
; -8.277 ; decoder:inst1|Type[6] ; fetch:inst4|stack~40        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.554     ; 2.158      ;
; -8.192 ; decoder:inst1|Type[6] ; fetch:inst4|tos[17]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 2.067      ;
; -8.192 ; decoder:inst1|Type[6] ; fetch:inst4|tos[16]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 2.067      ;
; -8.192 ; decoder:inst1|Type[6] ; fetch:inst4|tos[22]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 2.067      ;
; -8.192 ; decoder:inst1|Type[6] ; fetch:inst4|tos[18]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 2.067      ;
; -8.192 ; decoder:inst1|Type[6] ; fetch:inst4|tos[19]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 2.067      ;
; -8.192 ; decoder:inst1|Type[6] ; fetch:inst4|tos[20]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 2.067      ;
; -8.192 ; decoder:inst1|Type[6] ; fetch:inst4|tos[21]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 2.067      ;
; -8.192 ; decoder:inst1|Type[6] ; fetch:inst4|tos[24]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 2.067      ;
; -8.192 ; decoder:inst1|Type[6] ; fetch:inst4|tos[23]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 2.067      ;
; -8.192 ; decoder:inst1|Type[6] ; fetch:inst4|tos[25]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 2.067      ;
; -8.192 ; decoder:inst1|Type[6] ; fetch:inst4|tos[31]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 2.067      ;
; -8.192 ; decoder:inst1|Type[6] ; fetch:inst4|tos[26]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 2.067      ;
; -8.192 ; decoder:inst1|Type[6] ; fetch:inst4|tos[27]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 2.067      ;
; -8.192 ; decoder:inst1|Type[6] ; fetch:inst4|tos[28]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 2.067      ;
; -8.192 ; decoder:inst1|Type[6] ; fetch:inst4|tos[29]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 2.067      ;
; -8.192 ; decoder:inst1|Type[6] ; fetch:inst4|tos[30]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 2.067      ;
; -8.164 ; decoder:inst1|Type[6] ; fetch:inst4|stack~11        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.661     ; 2.438      ;
; -8.164 ; decoder:inst1|Type[6] ; fetch:inst4|stack~13        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.661     ; 2.438      ;
; -8.164 ; decoder:inst1|Type[6] ; fetch:inst4|stack~14        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.661     ; 2.438      ;
; -8.164 ; decoder:inst1|Type[6] ; fetch:inst4|stack~15        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.661     ; 2.438      ;
; -8.164 ; decoder:inst1|Type[6] ; fetch:inst4|stack~16        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.661     ; 2.438      ;
; -8.164 ; decoder:inst1|Type[6] ; fetch:inst4|stack~17        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.661     ; 2.438      ;
; -8.147 ; decoder:inst1|Type[6] ; fetch:inst4|stack~0         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.661     ; 2.421      ;
; -8.147 ; decoder:inst1|Type[6] ; fetch:inst4|stack~1         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.661     ; 2.421      ;
; -8.147 ; decoder:inst1|Type[6] ; fetch:inst4|stack~2         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.661     ; 2.421      ;
; -8.147 ; decoder:inst1|Type[6] ; fetch:inst4|stack~3         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.661     ; 2.421      ;
; -8.147 ; decoder:inst1|Type[6] ; fetch:inst4|stack~4         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.661     ; 2.421      ;
; -8.147 ; decoder:inst1|Type[6] ; fetch:inst4|stack~5         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.661     ; 2.421      ;
; -8.147 ; decoder:inst1|Type[6] ; fetch:inst4|stack~6         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.661     ; 2.421      ;
; -8.147 ; decoder:inst1|Type[6] ; fetch:inst4|stack~7         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.661     ; 2.421      ;
; -8.134 ; decoder:inst1|Type[6] ; fetch:inst4|stack~22        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 2.009      ;
; -8.134 ; decoder:inst1|Type[6] ; fetch:inst4|stack~23        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 2.009      ;
; -8.134 ; decoder:inst1|Type[6] ; fetch:inst4|stack~24        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 2.009      ;
; -8.134 ; decoder:inst1|Type[6] ; fetch:inst4|stack~25        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 2.009      ;
; -8.134 ; decoder:inst1|Type[6] ; fetch:inst4|stack~26        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 2.009      ;
; -8.134 ; decoder:inst1|Type[6] ; fetch:inst4|stack~27        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 2.009      ;
; -8.134 ; decoder:inst1|Type[6] ; fetch:inst4|stack~28        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 2.009      ;
; -8.134 ; decoder:inst1|Type[6] ; fetch:inst4|stack~29        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 2.009      ;
; -8.020 ; decoder:inst1|Type[6] ; fetch:inst4|tos[1]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 1.895      ;
; -8.020 ; decoder:inst1|Type[6] ; fetch:inst4|tos[0]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 1.895      ;
; -8.020 ; decoder:inst1|Type[6] ; fetch:inst4|tos[2]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 1.895      ;
; -8.020 ; decoder:inst1|Type[6] ; fetch:inst4|tos[4]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 1.895      ;
; -8.020 ; decoder:inst1|Type[6] ; fetch:inst4|tos[3]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 1.895      ;
; -8.020 ; decoder:inst1|Type[6] ; fetch:inst4|tos[5]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 1.895      ;
; -8.020 ; decoder:inst1|Type[6] ; fetch:inst4|tos[7]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 1.895      ;
; -8.020 ; decoder:inst1|Type[6] ; fetch:inst4|tos[6]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 1.895      ;
; -8.020 ; decoder:inst1|Type[6] ; fetch:inst4|tos[9]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 1.895      ;
; -8.020 ; decoder:inst1|Type[6] ; fetch:inst4|tos[8]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 1.895      ;
; -8.020 ; decoder:inst1|Type[6] ; fetch:inst4|tos[10]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 1.895      ;
; -8.020 ; decoder:inst1|Type[6] ; fetch:inst4|tos[13]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 1.895      ;
; -8.020 ; decoder:inst1|Type[6] ; fetch:inst4|tos[11]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 1.895      ;
; -8.020 ; decoder:inst1|Type[6] ; fetch:inst4|tos[12]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 1.895      ;
; -8.020 ; decoder:inst1|Type[6] ; fetch:inst4|tos[14]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 1.895      ;
; -8.020 ; decoder:inst1|Type[6] ; fetch:inst4|tos[15]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -6.560     ; 1.895      ;
; -7.997 ; decoder:inst1|Type[6] ; fetch:inst4|PC[7]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.346     ; 2.586      ;
; -7.979 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[31]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.378     ; 3.036      ;
; -7.899 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[30]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.378     ; 2.956      ;
; -7.879 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[29]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.378     ; 2.936      ;
; -7.799 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[28]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.378     ; 2.856      ;
; -7.798 ; decoder:inst1|Type[6] ; fetch:inst4|PC[3]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.346     ; 2.387      ;
; -7.784 ; decoder:inst1|Type[6] ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.346     ; 2.373      ;
; -7.779 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[27]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.378     ; 2.836      ;
; -7.774 ; decoder:inst1|Type[6] ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -6.346     ; 2.363      ;
; -7.767 ; Block1:inst10|SR_OUT  ; fetch:inst4|stack~11        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.690     ; 2.512      ;
; -7.767 ; Block1:inst10|SR_OUT  ; fetch:inst4|stack~13        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.690     ; 2.512      ;
; -7.767 ; Block1:inst10|SR_OUT  ; fetch:inst4|stack~14        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.690     ; 2.512      ;
; -7.767 ; Block1:inst10|SR_OUT  ; fetch:inst4|stack~15        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.690     ; 2.512      ;
; -7.767 ; Block1:inst10|SR_OUT  ; fetch:inst4|stack~16        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -5.690     ; 2.512      ;
+--------+-----------------------+-----------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -8.141 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.869     ; 1.707      ;
; -8.083 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.867     ; 1.651      ;
; -8.083 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.867     ; 1.651      ;
; -8.083 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.867     ; 1.651      ;
; -8.071 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.865     ; 1.641      ;
; -7.965 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.867     ; 1.533      ;
; -7.902 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.866     ; 1.471      ;
; -7.902 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.866     ; 1.471      ;
; -7.902 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.866     ; 1.471      ;
; -7.902 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.866     ; 1.471      ;
; -7.871 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.870     ; 1.436      ;
; -7.861 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.866     ; 1.430      ;
; -7.861 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.866     ; 1.430      ;
; -7.542 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.867     ; 1.110      ;
; -7.542 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.867     ; 1.110      ;
; -7.542 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -6.867     ; 1.110      ;
; -7.422 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.650     ; 1.707      ;
; -7.364 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.648     ; 1.651      ;
; -7.364 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.648     ; 1.651      ;
; -7.364 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.648     ; 1.651      ;
; -7.352 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.646     ; 1.641      ;
; -7.246 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.648     ; 1.533      ;
; -7.183 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.647     ; 1.471      ;
; -7.183 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.647     ; 1.471      ;
; -7.183 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.647     ; 1.471      ;
; -7.183 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.647     ; 1.471      ;
; -7.152 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.651     ; 1.436      ;
; -7.142 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.647     ; 1.430      ;
; -7.142 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.647     ; 1.430      ;
; -6.823 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.648     ; 1.110      ;
; -6.823 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.648     ; 1.110      ;
; -6.823 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -6.648     ; 1.110      ;
; -5.893 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.001      ; 6.532      ;
; -5.686 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.001     ; 6.323      ;
; -5.393 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.001      ; 6.532      ;
; -5.186 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.001     ; 6.323      ;
; -4.970 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.003     ; 5.605      ;
; -4.909 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.001     ; 5.546      ;
; -4.909 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.001     ; 5.546      ;
; -4.909 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.001     ; 5.546      ;
; -4.786 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.001     ; 5.423      ;
; -4.734 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.000      ; 5.372      ;
; -4.734 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.000      ; 5.372      ;
; -4.734 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.000      ; 5.372      ;
; -4.734 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.000      ; 5.372      ;
; -4.700 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.004     ; 5.334      ;
; -4.690 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.000      ; 5.328      ;
; -4.690 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.000      ; 5.328      ;
; -4.464 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.003     ; 5.599      ;
; -4.403 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.001     ; 5.540      ;
; -4.403 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.001     ; 5.540      ;
; -4.403 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.001     ; 5.540      ;
; -4.350 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.001     ; 4.987      ;
; -4.350 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.001     ; 4.987      ;
; -4.280 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.001     ; 5.417      ;
; -4.228 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.000      ; 5.366      ;
; -4.228 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.000      ; 5.366      ;
; -4.228 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.000      ; 5.366      ;
; -4.228 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.000      ; 5.366      ;
; -4.194 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.004     ; 5.328      ;
; -4.184 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.000      ; 5.322      ;
; -4.184 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.000      ; 5.322      ;
; -3.844 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.001     ; 4.981      ;
; -3.844 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.001     ; 4.981      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -7.520 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.847     ; 1.133      ;
; -7.384 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.724     ; 1.120      ;
; -7.329 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.724     ; 1.065      ;
; -7.285 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -6.847     ; 0.898      ;
; -6.801 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.628     ; 1.133      ;
; -6.665 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.505     ; 1.120      ;
; -6.610 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.505     ; 1.065      ;
; -6.566 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -6.628     ; 0.898      ;
; -6.445 ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -5.099     ; 1.781      ;
; -5.966 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -5.475     ; 0.951      ;
; -5.933 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -5.479     ; 0.914      ;
; -5.932 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -5.941     ; 0.951      ;
; -5.930 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -5.478     ; 0.912      ;
; -5.908 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -5.479     ; 0.889      ;
; -5.901 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -5.477     ; 0.884      ;
; -5.899 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -5.945     ; 0.914      ;
; -5.896 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -5.944     ; 0.912      ;
; -5.874 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -5.945     ; 0.889      ;
; -5.867 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -5.943     ; 0.884      ;
; -5.856 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -5.479     ; 0.837      ;
; -5.822 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -5.945     ; 0.837      ;
; -5.726 ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.880     ; 1.781      ;
; -5.717 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -5.478     ; 0.699      ;
; -5.687 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -5.479     ; 0.668      ;
; -5.687 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -5.478     ; 0.669      ;
; -5.683 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -5.944     ; 0.699      ;
; -5.678 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -5.478     ; 0.660      ;
; -5.677 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -5.479     ; 0.658      ;
; -5.667 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -5.475     ; 0.652      ;
; -5.666 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -5.478     ; 0.648      ;
; -5.664 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -5.479     ; 0.645      ;
; -5.654 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -5.478     ; 0.636      ;
; -5.653 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -5.945     ; 0.668      ;
; -5.653 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -5.944     ; 0.669      ;
; -5.646 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -5.429     ; 0.677      ;
; -5.644 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -5.944     ; 0.660      ;
; -5.643 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -5.945     ; 0.658      ;
; -5.642 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -5.477     ; 0.625      ;
; -5.641 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -5.429     ; 0.672      ;
; -5.633 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -5.941     ; 0.652      ;
; -5.632 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -5.944     ; 0.648      ;
; -5.630 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -5.945     ; 0.645      ;
; -5.620 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -5.944     ; 0.636      ;
; -5.617 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -5.428     ; 0.649      ;
; -5.615 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -5.428     ; 0.647      ;
; -5.612 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -5.895     ; 0.677      ;
; -5.608 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -5.943     ; 0.625      ;
; -5.607 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -5.895     ; 0.672      ;
; -5.583 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -5.894     ; 0.649      ;
; -5.581 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -5.894     ; 0.647      ;
; -5.506 ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -5.022     ; 0.919      ;
; -5.411 ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -5.019     ; 0.827      ;
; -4.787 ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.803     ; 0.919      ;
; -4.692 ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.800     ; 0.827      ;
; -1.326 ; ALU:inst5|cy_out                               ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.182     ; 0.579      ;
; -0.837 ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.001     ; 1.271      ;
; -0.331 ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.001     ; 1.265      ;
; 21.485 ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.182     ; 2.353      ;
; 21.570 ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.188     ; 2.262      ;
; 22.008 ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.182     ; 1.830      ;
; 22.054 ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.182     ; 1.784      ;
; 22.086 ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.182     ; 1.752      ;
; 22.089 ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.182     ; 1.749      ;
; 22.303 ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.182     ; 1.535      ;
; 22.351 ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.182     ; 1.487      ;
; 22.376 ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.188     ; 1.456      ;
; 22.384 ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; 0.149      ; 1.785      ;
; 22.517 ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.182     ; 1.321      ;
; 22.533 ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; 0.152      ; 1.639      ;
; 22.557 ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.182     ; 1.281      ;
; 22.576 ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.182     ; 1.262      ;
; 22.623 ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; 0.149      ; 1.546      ;
; 22.760 ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; 0.140      ; 1.400      ;
; 39.378 ; carry_block:inst8|cy                           ; carry_block:inst8|cy                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.055     ; 0.562      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.518 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.544      ; 9.047      ;
; -3.408 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.770      ; 9.216      ;
; -3.391 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.665      ; 9.041      ;
; -3.287 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.676      ; 9.107      ;
; -3.281 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.891      ; 9.210      ;
; -3.231 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.541      ; 8.762      ;
; -3.160 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.797      ; 9.101      ;
; -3.110 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.662      ; 8.762      ;
; -3.085 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.543      ; 8.611      ;
; -3.012 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.544      ; 9.041      ;
; -3.000 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.558      ; 8.544      ;
; -2.958 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.664      ; 8.605      ;
; -2.922 ; super_register_bank:inst2|Working_register[11]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.583      ; 7.209      ;
; -2.902 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.770      ; 9.210      ;
; -2.899 ; super_register_bank:inst2|Working_register[10]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.583      ; 7.186      ;
; -2.897 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.665      ; 9.047      ;
; -2.886 ; super_register_bank:inst2|Working_register[8]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.583      ; 7.173      ;
; -2.882 ; super_register_bank:inst2|Working_register[4]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.583      ; 7.169      ;
; -2.873 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.679      ; 8.538      ;
; -2.855 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.593      ; 8.382      ;
; -2.855 ; super_register_bank:inst2|Working_register[12]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.583      ; 7.142      ;
; -2.844 ; super_register_bank:inst2|Working_register[5]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.583      ; 7.131      ;
; -2.815 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.770      ; 6.561      ;
; -2.799 ; super_register_bank:inst2|Working_register[9]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.583      ; 7.086      ;
; -2.792 ; super_register_bank:inst2|Working_register[6]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.583      ; 7.079      ;
; -2.787 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.891      ; 9.216      ;
; -2.781 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.676      ; 9.101      ;
; -2.762 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.680      ; 8.546      ;
; -2.758 ; super_register_bank:inst2|Working_register[15]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.905      ; 7.367      ;
; -2.734 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.714      ; 8.382      ;
; -2.731 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.541      ; 8.762      ;
; -2.729 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.594      ; 8.276      ;
; -2.701 ; super_register_bank:inst2|Working_register[13]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.577      ; 6.982      ;
; -2.699 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.594      ; 8.258      ;
; -2.688 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.891      ; 6.555      ;
; -2.676 ; super_register_bank:inst2|Working_register[14]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.583      ; 6.963      ;
; -2.668 ; super_register_bank:inst2|Working_register[0]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.577      ; 6.949      ;
; -2.666 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.797      ; 9.107      ;
; -2.644 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.591      ; 8.188      ;
; -2.641 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.801      ; 8.546      ;
; -2.616 ; super_register_bank:inst2|Working_register[3]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.583      ; 6.903      ;
; -2.610 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.662      ; 8.762      ;
; -2.608 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.715      ; 8.276      ;
; -2.579 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.543      ; 8.605      ;
; -2.572 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.715      ; 8.252      ;
; -2.564 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.290      ; 7.842      ;
; -2.559 ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.914      ; 7.177      ;
; -2.535 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.589      ; 8.073      ;
; -2.517 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.712      ; 8.182      ;
; -2.494 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.558      ; 8.538      ;
; -2.464 ; super_register_bank:inst2|Working_register[7]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.914      ; 7.082      ;
; -2.464 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.664      ; 8.611      ;
; -2.437 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.337      ; 7.763      ;
; -2.421 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.338      ; 7.744      ;
; -2.408 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.710      ; 8.067      ;
; -2.404 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.338      ; 7.750      ;
; -2.379 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.334      ; 7.718      ;
; -2.379 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.679      ; 8.544      ;
; -2.371 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.477      ; 7.836      ;
; -2.355 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.593      ; 8.382      ;
; -2.353 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.269      ; 7.609      ;
; -2.343 ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.914      ; 6.961      ;
; -2.336 ; super_register_bank:inst2|Working_register[2]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.917      ; 6.957      ;
; -2.312 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.289      ; 7.721      ;
; -2.310 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.846      ; 6.303      ;
; -2.309 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.770      ; 6.555      ;
; -2.262 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.680      ; 8.546      ;
; -2.252 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.772      ; 6.153      ;
; -2.250 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.524      ; 7.763      ;
; -2.236 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.337      ; 7.694      ;
; -2.235 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.338      ; 7.694      ;
; -2.234 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.714      ; 8.382      ;
; -2.229 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.594      ; 8.276      ;
; -2.228 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.525      ; 7.738      ;
; -2.220 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.337      ; 7.677      ;
; -2.217 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.525      ; 7.750      ;
; -2.194 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.891      ; 6.561      ;
; -2.193 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.594      ; 8.252      ;
; -2.192 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.521      ; 7.718      ;
; -2.183 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.967      ; 6.297      ;
; -2.141 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.801      ; 8.546      ;
; -2.138 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.591      ; 8.182      ;
; -2.127 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.893      ; 6.149      ;
; -2.125 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.476      ; 7.721      ;
; -2.108 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.715      ; 8.276      ;
; -2.088 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.336      ; 7.561      ;
; -2.078 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.715      ; 8.258      ;
; -2.058 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.290      ; 7.836      ;
; -2.048 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.525      ; 7.694      ;
; -2.043 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.524      ; 7.688      ;
; -2.029 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.589      ; 8.067      ;
; -2.027 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.524      ; 7.671      ;
; -2.023 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.712      ; 8.188      ;
; -1.937 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.337      ; 7.763      ;
; -1.915 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.338      ; 7.738      ;
; -1.914 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.710      ; 8.073      ;
; -1.904 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.338      ; 7.750      ;
; -1.895 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.523      ; 7.555      ;
; -1.879 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.334      ; 7.718      ;
; -1.877 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 5.477      ; 7.842      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.827 ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.281      ; 2.568      ;
; -1.525 ; fetch:inst4|PC[0]~1                               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.410     ; 1.075      ;
; -1.205 ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.281      ; 2.446      ;
; 5.615  ; fetch:inst4|PC[7]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.186     ; 2.219      ;
; 5.835  ; fetch:inst4|PC[5]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.186     ; 1.999      ;
; 5.858  ; fetch:inst4|PC[2]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.186     ; 1.976      ;
; 5.885  ; fetch:inst4|PC[6]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.186     ; 1.949      ;
; 5.994  ; fetch:inst4|PC[0]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.185     ; 1.841      ;
; 6.151  ; fetch:inst4|PC[4]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.186     ; 1.683      ;
; 6.526  ; fetch:inst4|PC[3]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.186     ; 1.308      ;
; 6.538  ; fetch:inst4|PC[1]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.186     ; 1.296      ;
; 7.236  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 3.181      ; 3.965      ;
; 27.218 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 28.000       ; 3.181      ; 3.983      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'nRST'                                                                                                                                                         ;
+-------+---------------------------------------------------+---------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node             ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.359 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[0]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 1.000        ; 4.320      ; 3.144      ;
; 1.377 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[0]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 1.000        ; 4.320      ; 3.126      ;
+-------+---------------------------------------------------+---------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.983 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.866      ; 5.086      ;
; -1.771 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.647      ; 5.079      ;
; -1.510 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.866      ; 5.079      ;
; -1.284 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.647      ; 5.086      ;
; -0.929 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.863      ; 6.137      ;
; -0.710 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.644      ; 6.137      ;
; -0.449 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.863      ; 6.137      ;
; -0.393 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.866      ; 6.676      ;
; -0.230 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.644      ; 6.137      ;
; -0.181 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.647      ; 6.669      ;
; -0.134 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.917      ; 6.986      ;
; 0.078  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.698      ; 6.979      ;
; 0.080  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.866      ; 6.669      ;
; 0.092  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.021      ; 5.316      ;
; 0.102  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.018      ; 5.323      ;
; 0.178  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.098      ; 5.479      ;
; 0.209  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.005      ; 7.417      ;
; 0.237  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.009      ; 7.449      ;
; 0.253  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.918      ; 7.374      ;
; 0.297  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.918      ; 7.418      ;
; 0.304  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.802      ; 5.309      ;
; 0.306  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.647      ; 6.676      ;
; 0.314  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.799      ; 5.316      ;
; 0.336  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.913      ; 7.452      ;
; 0.339  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.917      ; 6.979      ;
; 0.361  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.915      ; 7.479      ;
; 0.397  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.879      ; 5.479      ;
; 0.421  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.786      ; 7.410      ;
; 0.449  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.790      ; 7.442      ;
; 0.465  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.699      ; 7.367      ;
; 0.493  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.881      ; 7.577      ;
; 0.509  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.699      ; 7.411      ;
; 0.547  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.128      ; 7.878      ;
; 0.548  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.694      ; 7.445      ;
; 0.565  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.698      ; 6.986      ;
; 0.565  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.021      ; 5.309      ;
; 0.573  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.696      ; 7.472      ;
; 0.575  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.018      ; 5.316      ;
; 0.658  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.098      ; 5.479      ;
; 0.682  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.005      ; 7.410      ;
; 0.687  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.691      ; 6.581      ;
; 0.709  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.662      ; 7.574      ;
; 0.710  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.009      ; 7.442      ;
; 0.726  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.918      ; 7.367      ;
; 0.759  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.909      ; 7.871      ;
; 0.770  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.918      ; 7.411      ;
; 0.791  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.802      ; 5.316      ;
; 0.795  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.224      ; 7.222      ;
; 0.801  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.799      ; 5.323      ;
; 0.809  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.913      ; 7.445      ;
; 0.826  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.225      ; 7.254      ;
; 0.829  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.225      ; 7.257      ;
; 0.834  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.915      ; 7.472      ;
; 0.877  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.879      ; 5.479      ;
; 0.885  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.226      ; 7.314      ;
; 0.887  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.699      ; 6.789      ;
; 0.898  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.226      ; 7.327      ;
; 0.908  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.786      ; 7.417      ;
; 0.910  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.222      ; 7.335      ;
; 0.923  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.225      ; 7.351      ;
; 0.936  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.790      ; 7.449      ;
; 0.952  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.699      ; 7.374      ;
; 0.965  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.175      ; 7.343      ;
; 0.970  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.881      ; 7.574      ;
; 0.972  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.226      ; 7.401      ;
; 0.996  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.699      ; 7.418      ;
; 1.020  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.128      ; 7.871      ;
; 1.035  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.694      ; 7.452      ;
; 1.060  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.696      ; 7.479      ;
; 1.123  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.176      ; 7.502      ;
; 1.166  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.691      ; 6.580      ;
; 1.192  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.662      ; 7.577      ;
; 1.246  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.909      ; 7.878      ;
; 1.268  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.758      ; 7.229      ;
; 1.282  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.224      ; 7.229      ;
; 1.299  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.759      ; 7.261      ;
; 1.302  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.759      ; 7.264      ;
; 1.313  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.225      ; 7.261      ;
; 1.316  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.225      ; 7.264      ;
; 1.337  ; super_register_bank:inst2|Working_register[2]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.703      ; 6.620      ;
; 1.358  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.760      ; 7.321      ;
; 1.360  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.699      ; 6.782      ;
; 1.364  ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.700      ; 6.644      ;
; 1.364  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.760      ; 7.327      ;
; 1.372  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.226      ; 7.321      ;
; 1.376  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.756      ; 7.335      ;
; 1.378  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.226      ; 7.327      ;
; 1.389  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.759      ; 7.351      ;
; 1.390  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.222      ; 7.335      ;
; 1.403  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.225      ; 7.351      ;
; 1.431  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.709      ; 7.343      ;
; 1.437  ; super_register_bank:inst2|Working_register[7]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.700      ; 6.717      ;
; 1.438  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.760      ; 7.401      ;
; 1.445  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.175      ; 7.343      ;
; 1.452  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.226      ; 7.401      ;
; 1.459  ; super_register_bank:inst2|Working_register[15]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.691      ; 6.730      ;
; 1.588  ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.700      ; 6.868      ;
; 1.596  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.710      ; 7.509      ;
; 1.610  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.176      ; 7.509      ;
; 1.665  ; super_register_bank:inst2|Working_register[3]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.383      ; 6.628      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'nRST'                                                                                                                                                           ;
+--------+---------------------------------------------------+---------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node             ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.671 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[0]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 0.000        ; 4.591      ; 3.000      ;
; -1.653 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[0]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 0.000        ; 4.591      ; 3.018      ;
+--------+---------------------------------------------------+---------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'decoder:inst1|ALUC[0]'                                                                                                                                             ;
+--------+-----------------------------------------------+------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node          ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -1.015 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.431      ; 2.416      ;
; -0.988 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.438      ; 2.450      ;
; -0.949 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.438      ; 2.489      ;
; -0.781 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.437      ; 2.656      ;
; -0.652 ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.447      ; 2.875      ;
; -0.634 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.692      ; 3.058      ;
; -0.630 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.431      ; 2.801      ;
; -0.544 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 3.438      ; 2.414      ;
; -0.534 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 3.431      ; 2.417      ;
; -0.497 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 3.438      ; 2.461      ;
; -0.415 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.446      ; 3.031      ;
; -0.394 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.438      ; 3.044      ;
; -0.349 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 3.437      ; 2.608      ;
; -0.191 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 3.692      ; 3.021      ;
; -0.158 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 3.431      ; 2.793      ;
; 0.001  ; super_register_bank:inst2|r22[1]              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.437      ; 3.518      ;
; 0.016  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 1.181      ; 1.197      ;
; 0.044  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 3.446      ; 3.010      ;
; 0.061  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.438      ; 3.499      ;
; 0.062  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.437      ; 3.499      ;
; 0.063  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 3.438      ; 3.021      ;
; 0.135  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.446      ; 3.581      ;
; 0.194  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.438      ; 3.632      ;
; 0.252  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.447      ; 3.699      ;
; 0.266  ; super_register_bank:inst2|r20[1]              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.437      ; 3.783      ;
; 0.351  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.692      ; 4.123      ;
; 0.380  ; constant_reg:inst6|k_out[4]                   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.693      ; 4.153      ;
; 0.382  ; constant_reg:inst6|k_out[0]                   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.692      ; 4.154      ;
; 0.411  ; super_register_bank:inst2|r0[4]               ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.695      ; 4.186      ;
; 0.425  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.446      ; 3.871      ;
; 0.481  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 1.181      ; 1.182      ;
; 0.483  ; super_register_bank:inst2|r23[1]              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.436      ; 3.999      ;
; 0.483  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.444      ; 3.927      ;
; 0.513  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.692      ; 4.285      ;
; 0.562  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 3.438      ; 3.520      ;
; 0.578  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 3.437      ; 3.535      ;
; 0.598  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 3.446      ; 3.564      ;
; 0.605  ; super_register_bank:inst2|r0[3]               ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.695      ; 4.380      ;
; 0.615  ; super_register_bank:inst2|r21[1]              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.437      ; 4.132      ;
; 0.617  ; super_register_bank:inst2|r6[1]               ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.447      ; 4.144      ;
; 0.619  ; super_register_bank:inst2|r0[3]               ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.441      ; 4.140      ;
; 0.641  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 3.438      ; 3.599      ;
; 0.652  ; super_register_bank:inst2|r0[13]              ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.441      ; 4.173      ;
; 0.672  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.692      ; 4.444      ;
; 0.678  ; super_register_bank:inst2|r0[11]              ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.440      ; 4.198      ;
; 0.686  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 3.447      ; 3.653      ;
; 0.693  ; super_register_bank:inst2|r0[11]              ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.449      ; 4.222      ;
; 0.698  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.438      ; 4.216      ;
; 0.727  ; super_register_bank:inst2|r0[1]               ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.450      ; 4.257      ;
; 0.736  ; super_register_bank:inst2|r0[11]              ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.447      ; 4.263      ;
; 0.746  ; super_register_bank:inst2|r0[10]              ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.449      ; 4.275      ;
; 0.754  ; super_register_bank:inst2|r23[0]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.691      ; 4.525      ;
; 0.785  ; super_register_bank:inst2|r0[1]               ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.695      ; 4.560      ;
; 0.797  ; super_register_bank:inst2|r0[0]               ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.695      ; 4.572      ;
; 0.802  ; super_register_bank:inst2|r0[10]              ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.449      ; 4.331      ;
; 0.857  ; super_register_bank:inst2|r23[4]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.691      ; 4.628      ;
; 0.865  ; super_register_bank:inst2|r0[10]              ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.447      ; 4.392      ;
; 0.870  ; super_register_bank:inst2|r0[9]               ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.441      ; 4.391      ;
; 0.915  ; super_register_bank:inst2|r0[2]               ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.695      ; 4.690      ;
; 0.920  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 3.446      ; 3.886      ;
; 0.924  ; super_register_bank:inst2|r11[1]              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.446      ; 4.450      ;
; 0.952  ; super_register_bank:inst2|r0[11]              ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.434      ; 4.466      ;
; 0.965  ; super_register_bank:inst2|r21[0]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.691      ; 4.736      ;
; 0.965  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 3.444      ; 3.929      ;
; 0.986  ; super_register_bank:inst2|r0[9]               ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.449      ; 4.515      ;
; 0.992  ; super_register_bank:inst2|r0[11]              ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.441      ; 4.513      ;
; 1.010  ; super_register_bank:inst2|r0[10]              ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.440      ; 4.530      ;
; 1.015  ; super_register_bank:inst2|r13[1]              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.447      ; 4.542      ;
; 1.036  ; carry_block:inst8|cy                          ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.693      ; 4.809      ;
; 1.039  ; super_register_bank:inst2|r0[10]              ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.434      ; 4.553      ;
; 1.049  ; super_register_bank:inst2|r0[9]               ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.447      ; 4.576      ;
; 1.081  ; super_register_bank:inst2|Working_register[1] ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.448      ; 4.609      ;
; 1.086  ; super_register_bank:inst2|r0[15]              ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.447      ; 4.613      ;
; 1.097  ; carry_block:inst8|cy                          ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.447      ; 4.624      ;
; 1.108  ; super_register_bank:inst2|r14[1]              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.451      ; 4.639      ;
; 1.116  ; super_register_bank:inst2|r21[4]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.691      ; 4.887      ;
; 1.123  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 3.443      ; 4.566      ;
; 1.136  ; super_register_bank:inst2|r0[10]              ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.441      ; 4.657      ;
; 1.151  ; super_register_bank:inst2|Working_register[1] ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.693      ; 4.924      ;
; 1.154  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.438      ; 4.672      ;
; 1.158  ; carry_block:inst8|cy                          ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.439      ; 4.677      ;
; 1.164  ; super_register_bank:inst2|r19[1]              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.445      ; 4.689      ;
; 1.169  ; super_register_bank:inst2|r22[1]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.682      ; 4.931      ;
; 1.174  ; constant_reg:inst6|k_out[7]                   ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.432      ; 4.686      ;
; 1.180  ; constant_reg:inst6|k_out[14]                  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.447      ; 4.707      ;
; 1.183  ; super_register_bank:inst2|r2[1]               ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.451      ; 4.714      ;
; 1.184  ; carry_block:inst8|cy                          ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.445      ; 4.709      ;
; 1.185  ; carry_block:inst8|cy                          ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.432      ; 4.697      ;
; 1.187  ; super_register_bank:inst2|r3[1]               ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.446      ; 4.713      ;
; 1.194  ; super_register_bank:inst2|r0[9]               ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.440      ; 4.714      ;
; 1.201  ; super_register_bank:inst2|r0[7]               ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.434      ; 4.715      ;
; 1.205  ; carry_block:inst8|cy                          ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.448      ; 4.733      ;
; 1.217  ; super_register_bank:inst2|r0[9]               ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.449      ; 4.746      ;
; 1.220  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.446      ; 4.746      ;
; 1.221  ; super_register_bank:inst2|r27[1]              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.131      ; 4.432      ;
; 1.223  ; super_register_bank:inst2|r0[9]               ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.434      ; 4.737      ;
; 1.230  ; super_register_bank:inst2|r27[0]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.691      ; 5.001      ;
; 1.235  ; carry_block:inst8|cy                          ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.439      ; 4.754      ;
; 1.247  ; carry_block:inst8|cy                          ; ALU:inst5|z[8]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.439      ; 4.766      ;
; 1.250  ; super_register_bank:inst2|r23[2]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.691      ; 5.021      ;
+--------+-----------------------------------------------+------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+--------+---------------------------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.126 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~7         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.039      ; 3.057      ;
; -0.033 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~0         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.039      ; 3.150      ;
; -0.033 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~6         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.039      ; 3.150      ;
; -0.032 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~2         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.039      ; 3.151      ;
; -0.032 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~5         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.039      ; 3.151      ;
; -0.031 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~3         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.039      ; 3.152      ;
; -0.030 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~1         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.039      ; 3.153      ;
; -0.030 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~4         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.039      ; 3.153      ;
; 0.274  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~38        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.378      ; 3.796      ;
; 0.285  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~39        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.378      ; 3.807      ;
; 0.306  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~36        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.378      ; 3.828      ;
; 0.321  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~40        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.378      ; 3.843      ;
; 0.355  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~29        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.371      ; 3.870      ;
; 0.381  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~18        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.350      ; 3.875      ;
; 0.391  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~33        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.378      ; 3.913      ;
; 0.402  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~16        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.039      ; 3.585      ;
; 0.408  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~35        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.378      ; 3.930      ;
; 0.414  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~37        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.378      ; 3.936      ;
; 0.422  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~26        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.371      ; 3.937      ;
; 0.423  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~34        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.378      ; 3.945      ;
; 0.443  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~24        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.371      ; 3.958      ;
; 0.458  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~23        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.371      ; 3.973      ;
; 0.468  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~27        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.371      ; 3.983      ;
; 0.476  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~25        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.371      ; 3.991      ;
; 0.482  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~12        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.350      ; 3.976      ;
; 0.483  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[7]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.367      ; 3.994      ;
; 0.497  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[2]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.367      ; 4.008      ;
; 0.497  ; fetch:inst4|tos[13]                               ; fetch:inst4|tos[13]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.709      ;
; 0.497  ; fetch:inst4|tos[15]                               ; fetch:inst4|tos[15]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.709      ;
; 0.498  ; fetch:inst4|tos[29]                               ; fetch:inst4|tos[29]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.710      ;
; 0.498  ; fetch:inst4|tos[11]                               ; fetch:inst4|tos[11]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.710      ;
; 0.499  ; fetch:inst4|tos[1]                                ; fetch:inst4|tos[1]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.711      ;
; 0.499  ; fetch:inst4|tos[17]                               ; fetch:inst4|tos[17]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.711      ;
; 0.499  ; fetch:inst4|tos[31]                               ; fetch:inst4|tos[31]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.711      ;
; 0.499  ; fetch:inst4|tos[27]                               ; fetch:inst4|tos[27]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.711      ;
; 0.501  ; fetch:inst4|tos[2]                                ; fetch:inst4|tos[2]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.713      ;
; 0.501  ; fetch:inst4|tos[7]                                ; fetch:inst4|tos[7]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.713      ;
; 0.501  ; fetch:inst4|tos[16]                               ; fetch:inst4|tos[16]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.713      ;
; 0.502  ; fetch:inst4|tos[4]                                ; fetch:inst4|tos[4]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.714      ;
; 0.502  ; fetch:inst4|tos[18]                               ; fetch:inst4|tos[18]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.714      ;
; 0.503  ; fetch:inst4|tos[20]                               ; fetch:inst4|tos[20]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.715      ;
; 0.503  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[8]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.715      ;
; 0.504  ; fetch:inst4|tos[24]                               ; fetch:inst4|tos[24]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.716      ;
; 0.507  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[6]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.367      ; 4.018      ;
; 0.507  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[4]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.367      ; 4.018      ;
; 0.516  ; fetch:inst4|tos[0]                                ; fetch:inst4|tos[0]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.728      ;
; 0.518  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~15        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.039      ; 3.701      ;
; 0.518  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~17        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.039      ; 3.701      ;
; 0.524  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~13        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.039      ; 3.707      ;
; 0.564  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~22        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.371      ; 4.079      ;
; 0.583  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[3]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.367      ; 4.094      ;
; 0.592  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[0]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.366      ; 4.102      ;
; 0.617  ; fetch:inst4|tos[12]                               ; fetch:inst4|tos[12]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.829      ;
; 0.618  ; fetch:inst4|tos[14]                               ; fetch:inst4|tos[14]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.830      ;
; 0.619  ; fetch:inst4|tos[25]                               ; fetch:inst4|tos[25]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.831      ;
; 0.619  ; fetch:inst4|tos[26]                               ; fetch:inst4|tos[26]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.831      ;
; 0.620  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[10]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.832      ;
; 0.622  ; fetch:inst4|tos[22]                               ; fetch:inst4|tos[22]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.834      ;
; 0.623  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[5]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.835      ;
; 0.626  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~28        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.371      ; 4.141      ;
; 0.632  ; fetch:inst4|tos[23]                               ; fetch:inst4|tos[23]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.844      ;
; 0.633  ; fetch:inst4|tos[28]                               ; fetch:inst4|tos[28]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.845      ;
; 0.634  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[1]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.367      ; 4.145      ;
; 0.634  ; fetch:inst4|tos[30]                               ; fetch:inst4|tos[30]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.846      ;
; 0.635  ; fetch:inst4|tos[3]                                ; fetch:inst4|tos[3]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.847      ;
; 0.637  ; fetch:inst4|tos[21]                               ; fetch:inst4|tos[21]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.849      ;
; 0.637  ; fetch:inst4|tos[19]                               ; fetch:inst4|tos[19]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.849      ;
; 0.637  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[6]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.849      ;
; 0.661  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[5]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.367      ; 4.172      ;
; 0.666  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~14        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.039      ; 3.849      ;
; 0.668  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~11        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.039      ; 3.851      ;
; 0.741  ; fetch:inst4|tos[15]                               ; fetch:inst4|tos[16]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.953      ;
; 0.741  ; fetch:inst4|tos[13]                               ; fetch:inst4|tos[14]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.953      ;
; 0.742  ; fetch:inst4|tos[11]                               ; fetch:inst4|tos[12]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.954      ;
; 0.742  ; fetch:inst4|tos[29]                               ; fetch:inst4|tos[30]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.954      ;
; 0.743  ; fetch:inst4|tos[27]                               ; fetch:inst4|tos[28]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.955      ;
; 0.744  ; fetch:inst4|tos[1]                                ; fetch:inst4|tos[2]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.956      ;
; 0.744  ; fetch:inst4|tos[17]                               ; fetch:inst4|tos[18]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.956      ;
; 0.746  ; fetch:inst4|tos[7]                                ; fetch:inst4|tos[8]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.958      ;
; 0.749  ; fetch:inst4|tos[0]                                ; fetch:inst4|tos[1]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.961      ;
; 0.750  ; fetch:inst4|tos[16]                               ; fetch:inst4|tos[17]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.962      ;
; 0.750  ; fetch:inst4|tos[2]                                ; fetch:inst4|tos[3]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.962      ;
; 0.751  ; fetch:inst4|tos[4]                                ; fetch:inst4|tos[5]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.963      ;
; 0.751  ; fetch:inst4|tos[18]                               ; fetch:inst4|tos[19]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.963      ;
; 0.752  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[9]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.964      ;
; 0.752  ; fetch:inst4|tos[20]                               ; fetch:inst4|tos[21]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.964      ;
; 0.753  ; fetch:inst4|tos[24]                               ; fetch:inst4|tos[25]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.965      ;
; 0.756  ; fetch:inst4|tos[0]                                ; fetch:inst4|tos[2]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.968      ;
; 0.757  ; fetch:inst4|tos[2]                                ; fetch:inst4|tos[4]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.969      ;
; 0.757  ; fetch:inst4|tos[16]                               ; fetch:inst4|tos[18]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.969      ;
; 0.758  ; fetch:inst4|tos[18]                               ; fetch:inst4|tos[20]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.970      ;
; 0.758  ; fetch:inst4|tos[4]                                ; fetch:inst4|tos[6]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.970      ;
; 0.759  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[10]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.971      ;
; 0.759  ; fetch:inst4|tos[20]                               ; fetch:inst4|tos[22]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.971      ;
; 0.760  ; fetch:inst4|tos[24]                               ; fetch:inst4|tos[26]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.972      ;
; 0.830  ; fetch:inst4|tos[13]                               ; fetch:inst4|tos[15]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.042      ;
; 0.830  ; fetch:inst4|tos[15]                               ; fetch:inst4|tos[17]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.042      ;
; 0.831  ; fetch:inst4|tos[29]                               ; fetch:inst4|tos[31]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.043      ;
; 0.831  ; fetch:inst4|tos[11]                               ; fetch:inst4|tos[13]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.043      ;
; 0.832  ; fetch:inst4|tos[27]                               ; fetch:inst4|tos[29]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.044      ;
+--------+---------------------------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.312  ; carry_block:inst8|cy                           ; carry_block:inst8|cy                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.561  ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.355      ; 1.160      ;
; 1.078  ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.355      ; 1.177      ;
; 1.518  ; ALU:inst5|cy_out                               ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -0.780     ; 0.482      ;
; 3.891  ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.415     ; 0.720      ;
; 3.937  ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.417     ; 0.764      ;
; 4.512  ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.536     ; 0.720      ;
; 4.558  ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.538     ; 0.764      ;
; 4.903  ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.491     ; 1.656      ;
; 4.997  ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.646     ; 0.620      ;
; 4.997  ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.646     ; 0.620      ;
; 5.020  ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.647     ; 0.642      ;
; 5.022  ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.693     ; 0.598      ;
; 5.027  ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.695     ; 0.601      ;
; 5.027  ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.647     ; 0.649      ;
; 5.031  ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.694     ; 0.606      ;
; 5.040  ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.694     ; 0.615      ;
; 5.045  ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.691     ; 0.623      ;
; 5.047  ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.695     ; 0.621      ;
; 5.054  ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.694     ; 0.629      ;
; 5.062  ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.695     ; 0.636      ;
; 5.066  ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.694     ; 0.641      ;
; 5.096  ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.694     ; 0.671      ;
; 5.212  ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.695     ; 0.786      ;
; 5.255  ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.693     ; 0.831      ;
; 5.271  ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.695     ; 0.845      ;
; 5.287  ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.694     ; 0.862      ;
; 5.294  ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.695     ; 0.868      ;
; 5.318  ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -4.691     ; 0.896      ;
; 5.524  ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.612     ; 1.656      ;
; 5.626  ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.127     ; 0.768      ;
; 5.684  ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -4.833     ; 0.620      ;
; 5.684  ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -4.833     ; 0.620      ;
; 5.706  ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.033     ; 0.942      ;
; 5.707  ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -4.834     ; 0.642      ;
; 5.709  ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -4.880     ; 0.598      ;
; 5.714  ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -4.882     ; 0.601      ;
; 5.714  ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -4.834     ; 0.649      ;
; 5.718  ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -4.881     ; 0.606      ;
; 5.727  ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -4.881     ; 0.615      ;
; 5.732  ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -4.878     ; 0.623      ;
; 5.734  ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -4.882     ; 0.621      ;
; 5.741  ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -4.881     ; 0.629      ;
; 5.749  ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -4.882     ; 0.636      ;
; 5.753  ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -4.881     ; 0.641      ;
; 5.760  ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.033     ; 0.996      ;
; 5.783  ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -4.881     ; 0.671      ;
; 5.855  ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -5.127     ; 0.997      ;
; 5.899  ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -4.882     ; 0.786      ;
; 5.942  ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -4.880     ; 0.831      ;
; 5.958  ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -4.882     ; 0.845      ;
; 5.974  ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -4.881     ; 0.862      ;
; 5.981  ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -4.882     ; 0.868      ;
; 6.005  ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -4.878     ; 0.896      ;
; 6.247  ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.248     ; 0.768      ;
; 6.327  ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.154     ; 0.942      ;
; 6.381  ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.154     ; 0.996      ;
; 6.476  ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -5.248     ; 0.997      ;
; 16.711 ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.420      ; 1.320      ;
; 16.867 ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.429      ; 1.485      ;
; 16.904 ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.112      ; 1.205      ;
; 16.918 ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.112      ; 1.219      ;
; 16.925 ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.432      ; 1.546      ;
; 16.968 ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.112      ; 1.269      ;
; 17.069 ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.105      ; 1.363      ;
; 17.099 ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.112      ; 1.400      ;
; 17.101 ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.429      ; 1.719      ;
; 17.177 ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.112      ; 1.478      ;
; 17.379 ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.112      ; 1.680      ;
; 17.381 ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.112      ; 1.682      ;
; 17.417 ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.112      ; 1.718      ;
; 17.444 ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.112      ; 1.745      ;
; 17.828 ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.105      ; 2.122      ;
; 17.931 ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.112      ; 2.232      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.098  ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.643      ; 2.020      ;
; 1.414  ; fetch:inst4|PC[0]~1                               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.996     ; 0.697      ;
; 1.711  ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.643      ; 2.133      ;
; 11.870 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -12.000      ; 3.324      ; 3.383      ;
; 31.868 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 3.324      ; 3.381      ;
; 32.900 ; fetch:inst4|PC[1]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.108      ; 1.197      ;
; 32.907 ; fetch:inst4|PC[3]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.108      ; 1.204      ;
; 33.284 ; fetch:inst4|PC[4]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.108      ; 1.581      ;
; 33.438 ; fetch:inst4|PC[0]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.108      ; 1.735      ;
; 33.541 ; fetch:inst4|PC[6]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.108      ; 1.838      ;
; 33.565 ; fetch:inst4|PC[2]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.108      ; 1.862      ;
; 33.571 ; fetch:inst4|PC[5]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.108      ; 1.868      ;
; 33.804 ; fetch:inst4|PC[7]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.108      ; 2.101      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                ;
+-------+-----------------+------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                        ; Launch Clock          ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+
; 2.424 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r15[6]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.615     ; 0.053      ;
; 3.032 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r15[7]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.608     ; 0.668      ;
; 3.055 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r23[7]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.936     ; 0.363      ;
; 3.143 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r15[3]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.944     ; 0.443      ;
; 3.146 ; ALU:inst5|z[10] ; super_register_bank:inst2|Working_register[10] ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.621     ; 0.769      ;
; 3.169 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r15[0]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.941     ; 0.472      ;
; 3.176 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r13[3]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.944     ; 0.476      ;
; 3.177 ; ALU:inst5|z[13] ; super_register_bank:inst2|r4[13]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.935     ; 0.486      ;
; 3.180 ; ALU:inst5|z[12] ; super_register_bank:inst2|r0[12]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.936     ; 0.488      ;
; 3.197 ; ALU:inst5|z[15] ; super_register_bank:inst2|r22[15]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.610     ; 0.831      ;
; 3.245 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r0[5]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.618     ; 0.871      ;
; 3.252 ; ALU:inst5|z[13] ; super_register_bank:inst2|Working_register[13] ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.608     ; 0.888      ;
; 3.255 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r14[9]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.620     ; 0.879      ;
; 3.269 ; ALU:inst5|z[0]  ; super_register_bank:inst2|Working_register[0]  ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.615     ; 0.898      ;
; 3.282 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r15[4]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.183     ; 0.343      ;
; 3.308 ; ALU:inst5|z[12] ; super_register_bank:inst2|Working_register[12] ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.607     ; 0.945      ;
; 3.317 ; ALU:inst5|z[14] ; super_register_bank:inst2|Working_register[14] ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.621     ; 0.940      ;
; 3.320 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r0[6]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.619     ; 0.945      ;
; 3.348 ; ALU:inst5|z[9]  ; super_register_bank:inst2|Working_register[9]  ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.614     ; 0.978      ;
; 3.367 ; ALU:inst5|z[12] ; super_register_bank:inst2|r18[12]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.935     ; 0.676      ;
; 3.367 ; ALU:inst5|z[11] ; super_register_bank:inst2|r4[11]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.934     ; 0.677      ;
; 3.371 ; ALU:inst5|z[11] ; super_register_bank:inst2|r9[11]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.934     ; 0.681      ;
; 3.386 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r4[0]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.942     ; 0.688      ;
; 3.402 ; ALU:inst5|z[6]  ; super_register_bank:inst2|Working_register[6]  ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.614     ; 1.032      ;
; 3.412 ; ALU:inst5|z[11] ; super_register_bank:inst2|Working_register[11] ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.613     ; 1.043      ;
; 3.422 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r26[7]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.936     ; 0.730      ;
; 3.433 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r27[9]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.615     ; 1.062      ;
; 3.438 ; ALU:inst5|z[11] ; super_register_bank:inst2|r27[11]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.614     ; 1.068      ;
; 3.448 ; ALU:inst5|z[12] ; super_register_bank:inst2|r21[12]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.936     ; 0.756      ;
; 3.454 ; ALU:inst5|z[13] ; super_register_bank:inst2|r27[13]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.615     ; 1.083      ;
; 3.454 ; ALU:inst5|z[11] ; super_register_bank:inst2|r10[11]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.619     ; 1.079      ;
; 3.455 ; ALU:inst5|z[15] ; super_register_bank:inst2|r10[15]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.626     ; 1.073      ;
; 3.456 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r10[1]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.628     ; 1.072      ;
; 3.456 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r21[6]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.943     ; 0.757      ;
; 3.457 ; ALU:inst5|z[10] ; super_register_bank:inst2|r10[10]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.627     ; 1.074      ;
; 3.462 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r27[2]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.619     ; 1.087      ;
; 3.463 ; ALU:inst5|z[10] ; super_register_bank:inst2|r25[10]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.950     ; 0.757      ;
; 3.475 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r10[8]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.620     ; 1.099      ;
; 3.478 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r10[7]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.613     ; 1.109      ;
; 3.485 ; ALU:inst5|z[8]  ; super_register_bank:inst2|Working_register[8]  ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.614     ; 1.115      ;
; 3.486 ; ALU:inst5|z[14] ; super_register_bank:inst2|r4[14]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.942     ; 0.788      ;
; 3.488 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r23[6]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.943     ; 0.789      ;
; 3.492 ; ALU:inst5|z[14] ; super_register_bank:inst2|r10[14]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.627     ; 1.109      ;
; 3.495 ; ALU:inst5|z[15] ; super_register_bank:inst2|r21[15]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.940     ; 0.799      ;
; 3.498 ; ALU:inst5|z[13] ; super_register_bank:inst2|r15[13]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.934     ; 0.808      ;
; 3.503 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r1[3]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.948     ; 0.799      ;
; 3.509 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r6[6]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.621     ; 1.132      ;
; 3.517 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r10[9]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.620     ; 1.141      ;
; 3.517 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r10[2]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.624     ; 1.137      ;
; 3.521 ; ALU:inst5|z[14] ; super_register_bank:inst2|r9[14]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.942     ; 0.823      ;
; 3.522 ; ALU:inst5|z[12] ; super_register_bank:inst2|r19[12]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.935     ; 0.831      ;
; 3.522 ; ALU:inst5|z[12] ; super_register_bank:inst2|r16[12]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.935     ; 0.831      ;
; 3.526 ; ALU:inst5|z[10] ; super_register_bank:inst2|r13[10]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.951     ; 0.819      ;
; 3.530 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r18[7]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.935     ; 0.839      ;
; 3.534 ; ALU:inst5|z[12] ; super_register_bank:inst2|r26[12]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.936     ; 0.842      ;
; 3.540 ; ALU:inst5|z[15] ; super_register_bank:inst2|r4[15]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.941     ; 0.843      ;
; 3.543 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r21[3]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 1.182      ;
; 3.544 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r23[5]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.942     ; 0.846      ;
; 3.547 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r9[7]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.940     ; 0.851      ;
; 3.561 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r3[4]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.182     ; 0.623      ;
; 3.563 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r19[7]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.935     ; 0.872      ;
; 3.563 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r11[4]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -3.182     ; 0.625      ;
; 3.564 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r0[9]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.947     ; 0.861      ;
; 3.565 ; ALU:inst5|z[13] ; super_register_bank:inst2|r21[13]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.933     ; 0.876      ;
; 3.569 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r17[7]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.935     ; 0.878      ;
; 3.570 ; ALU:inst5|z[12] ; super_register_bank:inst2|r27[12]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.936     ; 0.878      ;
; 3.575 ; ALU:inst5|z[5]  ; super_register_bank:inst2|Working_register[5]  ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.613     ; 1.206      ;
; 3.578 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r13[7]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.940     ; 0.882      ;
; 3.584 ; ALU:inst5|z[15] ; super_register_bank:inst2|r12[15]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.944     ; 0.884      ;
; 3.589 ; ALU:inst5|z[14] ; super_register_bank:inst2|r11[14]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.950     ; 0.883      ;
; 3.590 ; ALU:inst5|z[14] ; super_register_bank:inst2|r3[14]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.950     ; 0.884      ;
; 3.595 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r11[9]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.943     ; 0.896      ;
; 3.596 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r3[9]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.943     ; 0.897      ;
; 3.598 ; ALU:inst5|z[12] ; super_register_bank:inst2|r10[12]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.613     ; 1.229      ;
; 3.599 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r4[1]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.943     ; 0.900      ;
; 3.600 ; ALU:inst5|z[10] ; super_register_bank:inst2|r4[10]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.942     ; 0.902      ;
; 3.605 ; ALU:inst5|z[15] ; super_register_bank:inst2|r27[15]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.949     ; 0.900      ;
; 3.606 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r25[5]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.942     ; 0.908      ;
; 3.607 ; ALU:inst5|z[11] ; super_register_bank:inst2|r21[11]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.932     ; 0.919      ;
; 3.608 ; ALU:inst5|z[15] ; super_register_bank:inst2|r15[15]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.950     ; 0.902      ;
; 3.608 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r3[2]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.947     ; 0.905      ;
; 3.611 ; ALU:inst5|z[10] ; super_register_bank:inst2|r21[10]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.950     ; 0.905      ;
; 3.612 ; ALU:inst5|z[10] ; super_register_bank:inst2|r7[10]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.949     ; 0.907      ;
; 3.612 ; ALU:inst5|z[10] ; super_register_bank:inst2|r3[10]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.950     ; 0.906      ;
; 3.612 ; ALU:inst5|z[10] ; super_register_bank:inst2|r11[10]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.950     ; 0.906      ;
; 3.613 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r11[2]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.947     ; 0.910      ;
; 3.614 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r7[2]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.946     ; 0.912      ;
; 3.617 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r7[1]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.950     ; 0.911      ;
; 3.623 ; ALU:inst5|z[12] ; super_register_bank:inst2|r4[12]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.928     ; 0.939      ;
; 3.625 ; ALU:inst5|z[12] ; super_register_bank:inst2|r5[12]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.613     ; 1.256      ;
; 3.626 ; ALU:inst5|z[15] ; super_register_bank:inst2|r24[15]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.939     ; 0.931      ;
; 3.628 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r22[8]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.942     ; 0.930      ;
; 3.630 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r9[1]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.954     ; 0.920      ;
; 3.630 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r26[2]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.946     ; 0.928      ;
; 3.636 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r17[1]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.950     ; 0.930      ;
; 3.641 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r5[3]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.949     ; 0.936      ;
; 3.641 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r13[6]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.947     ; 0.938      ;
; 3.643 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r5[6]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.948     ; 0.939      ;
; 3.645 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r5[8]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.948     ; 0.941      ;
; 3.654 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r7[3]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.942     ; 0.956      ;
+-------+-----------------+------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.996 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.353      ; 3.796      ;
; 3.039 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.356      ; 3.842      ;
; 3.086 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.355      ; 3.888      ;
; 3.227 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.356      ; 4.030      ;
; 3.236 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.356      ; 4.039      ;
; 3.250 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.356      ; 4.053      ;
; 3.267 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.355      ; 4.069      ;
; 3.426 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.356      ; 4.229      ;
; 3.441 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.355      ; 4.243      ;
; 3.485 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.356      ; 4.288      ;
; 3.503 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.353      ; 3.803      ;
; 3.539 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.356      ; 3.842      ;
; 3.586 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.355      ; 3.888      ;
; 3.693 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.355      ; 4.495      ;
; 3.727 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.356      ; 4.030      ;
; 3.743 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.356      ; 4.046      ;
; 3.757 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.356      ; 4.060      ;
; 3.772 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.355      ; 4.074      ;
; 3.867 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.356      ; 4.670      ;
; 3.933 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.356      ; 4.236      ;
; 3.941 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.355      ; 4.243      ;
; 3.991 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.356      ; 4.294      ;
; 4.033 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.356      ; 4.836      ;
; 4.077 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.352      ; 4.876      ;
; 4.094 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.356      ; 4.897      ;
; 4.200 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.355      ; 4.502      ;
; 4.374 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.356      ; 4.677      ;
; 4.540 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.356      ; 4.843      ;
; 4.569 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.357      ; 5.373      ;
; 4.577 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.352      ; 4.876      ;
; 4.594 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.356      ; 4.897      ;
; 5.076 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.357      ; 5.380      ;
; 6.086 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.188     ; 1.142      ;
; 6.086 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.188     ; 1.142      ;
; 6.086 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.188     ; 1.142      ;
; 6.391 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.188     ; 1.447      ;
; 6.391 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.188     ; 1.447      ;
; 6.408 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.192     ; 1.460      ;
; 6.448 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.188     ; 1.504      ;
; 6.448 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.188     ; 1.504      ;
; 6.448 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.188     ; 1.504      ;
; 6.448 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.188     ; 1.504      ;
; 6.505 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.189     ; 1.560      ;
; 6.599 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.187     ; 1.656      ;
; 6.616 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.189     ; 1.671      ;
; 6.616 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.189     ; 1.671      ;
; 6.616 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.189     ; 1.671      ;
; 6.655 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -5.191     ; 1.708      ;
; 6.707 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -5.309     ; 1.142      ;
; 6.707 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -5.309     ; 1.142      ;
; 6.707 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -5.309     ; 1.142      ;
; 7.012 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -5.309     ; 1.447      ;
; 7.012 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -5.309     ; 1.447      ;
; 7.029 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -5.313     ; 1.460      ;
; 7.069 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -5.309     ; 1.504      ;
; 7.069 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -5.309     ; 1.504      ;
; 7.069 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -5.309     ; 1.504      ;
; 7.069 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -5.309     ; 1.504      ;
; 7.126 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -5.310     ; 1.560      ;
; 7.220 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -5.308     ; 1.656      ;
; 7.237 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -5.310     ; 1.671      ;
; 7.237 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -5.310     ; 1.671      ;
; 7.237 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -5.310     ; 1.671      ;
; 7.276 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -5.312     ; 1.708      ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                             ;
+--------+-----------+-----------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                       ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.062 ; nRST      ; super_register_bank:inst2|r2[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.004     ; 2.493      ;
; -2.062 ; nRST      ; super_register_bank:inst2|r2[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.004     ; 2.493      ;
; -2.062 ; nRST      ; super_register_bank:inst2|r2[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.004     ; 2.493      ;
; -2.062 ; nRST      ; super_register_bank:inst2|r2[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.004     ; 2.493      ;
; -2.062 ; nRST      ; super_register_bank:inst2|r14[1]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.004     ; 2.493      ;
; -2.062 ; nRST      ; super_register_bank:inst2|r2[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.004     ; 2.493      ;
; -2.062 ; nRST      ; super_register_bank:inst2|r14[0]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.004     ; 2.493      ;
; -2.062 ; nRST      ; super_register_bank:inst2|r2[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.004     ; 2.493      ;
; -2.055 ; nRST      ; super_register_bank:inst2|r23[14]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.003     ; 2.487      ;
; -2.055 ; nRST      ; super_register_bank:inst2|r23[15]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.003     ; 2.487      ;
; -2.050 ; nRST      ; super_register_bank:inst2|Working_register[2] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.004     ; 2.481      ;
; -2.018 ; nRST      ; super_register_bank:inst2|r2[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.004     ; 2.449      ;
; -2.018 ; nRST      ; super_register_bank:inst2|r6[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.004     ; 2.449      ;
; -2.018 ; nRST      ; super_register_bank:inst2|r6[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.004     ; 2.449      ;
; -2.006 ; nRST      ; super_register_bank:inst2|r13[12]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.000      ; 2.441      ;
; -2.006 ; nRST      ; super_register_bank:inst2|r13[14]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.000      ; 2.441      ;
; -1.987 ; nRST      ; super_register_bank:inst2|r3[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.423      ;
; -1.987 ; nRST      ; super_register_bank:inst2|r11[8]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.423      ;
; -1.987 ; nRST      ; super_register_bank:inst2|r3[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.423      ;
; -1.987 ; nRST      ; super_register_bank:inst2|r11[9]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.423      ;
; -1.987 ; nRST      ; super_register_bank:inst2|r3[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.423      ;
; -1.987 ; nRST      ; super_register_bank:inst2|r11[10]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.423      ;
; -1.987 ; nRST      ; super_register_bank:inst2|r3[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.423      ;
; -1.987 ; nRST      ; super_register_bank:inst2|r11[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.423      ;
; -1.987 ; nRST      ; super_register_bank:inst2|r3[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.423      ;
; -1.987 ; nRST      ; super_register_bank:inst2|r11[12]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.423      ;
; -1.987 ; nRST      ; super_register_bank:inst2|r11[13]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.423      ;
; -1.987 ; nRST      ; super_register_bank:inst2|r3[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.423      ;
; -1.987 ; nRST      ; super_register_bank:inst2|r3[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.423      ;
; -1.987 ; nRST      ; super_register_bank:inst2|r11[14]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.423      ;
; -1.987 ; nRST      ; super_register_bank:inst2|r11[15]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.423      ;
; -1.982 ; nRST      ; super_register_bank:inst2|r0[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.418      ;
; -1.980 ; nRST      ; super_register_bank:inst2|r14[4]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.000      ; 2.415      ;
; -1.980 ; nRST      ; super_register_bank:inst2|r6[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.000      ; 2.415      ;
; -1.980 ; nRST      ; super_register_bank:inst2|r6[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.000      ; 2.415      ;
; -1.980 ; nRST      ; super_register_bank:inst2|r14[3]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.000      ; 2.415      ;
; -1.980 ; nRST      ; super_register_bank:inst2|r14[2]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.000      ; 2.415      ;
; -1.980 ; nRST      ; super_register_bank:inst2|r6[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.000      ; 2.415      ;
; -1.980 ; nRST      ; super_register_bank:inst2|r6[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.000      ; 2.415      ;
; -1.980 ; nRST      ; super_register_bank:inst2|r6[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.000      ; 2.415      ;
; -1.973 ; nRST      ; super_register_bank:inst2|r3[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.409      ;
; -1.973 ; nRST      ; super_register_bank:inst2|r11[6]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.409      ;
; -1.973 ; nRST      ; super_register_bank:inst2|r11[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.409      ;
; -1.973 ; nRST      ; super_register_bank:inst2|r3[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.409      ;
; -1.973 ; nRST      ; super_register_bank:inst2|r11[4]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.409      ;
; -1.973 ; nRST      ; super_register_bank:inst2|r3[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.409      ;
; -1.973 ; nRST      ; super_register_bank:inst2|r3[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.409      ;
; -1.973 ; nRST      ; super_register_bank:inst2|r11[3]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.409      ;
; -1.973 ; nRST      ; super_register_bank:inst2|r3[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.409      ;
; -1.973 ; nRST      ; super_register_bank:inst2|r11[2]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.409      ;
; -1.973 ; nRST      ; super_register_bank:inst2|r3[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.409      ;
; -1.973 ; nRST      ; super_register_bank:inst2|r11[1]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.409      ;
; -1.973 ; nRST      ; super_register_bank:inst2|r3[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.409      ;
; -1.973 ; nRST      ; super_register_bank:inst2|r11[0]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.409      ;
; -1.973 ; nRST      ; super_register_bank:inst2|r3[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.409      ;
; -1.973 ; nRST      ; super_register_bank:inst2|r11[7]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.409      ;
; -1.968 ; nRST      ; super_register_bank:inst2|r19[8]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.404      ;
; -1.968 ; nRST      ; super_register_bank:inst2|r18[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.404      ;
; -1.968 ; nRST      ; super_register_bank:inst2|r19[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.404      ;
; -1.968 ; nRST      ; super_register_bank:inst2|r19[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.404      ;
; -1.968 ; nRST      ; super_register_bank:inst2|r18[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.404      ;
; -1.968 ; nRST      ; super_register_bank:inst2|r19[13]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.404      ;
; -1.968 ; nRST      ; super_register_bank:inst2|r18[13]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.404      ;
; -1.961 ; nRST      ; super_register_bank:inst2|r9[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.003     ; 2.393      ;
; -1.961 ; nRST      ; super_register_bank:inst2|r13[8]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.003     ; 2.393      ;
; -1.961 ; nRST      ; super_register_bank:inst2|r9[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.003     ; 2.393      ;
; -1.961 ; nRST      ; super_register_bank:inst2|r13[6]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.003     ; 2.393      ;
; -1.961 ; nRST      ; super_register_bank:inst2|r13[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.003     ; 2.393      ;
; -1.961 ; nRST      ; super_register_bank:inst2|r9[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.003     ; 2.393      ;
; -1.961 ; nRST      ; super_register_bank:inst2|r13[7]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.003     ; 2.393      ;
; -1.961 ; nRST      ; super_register_bank:inst2|r9[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.003     ; 2.393      ;
; -1.961 ; nRST      ; super_register_bank:inst2|r9[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.003     ; 2.393      ;
; -1.961 ; nRST      ; super_register_bank:inst2|r13[15]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.003     ; 2.393      ;
; -1.958 ; nRST      ; super_register_bank:inst2|r15[8]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.010      ; 2.403      ;
; -1.958 ; nRST      ; super_register_bank:inst2|r21[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.010      ; 2.403      ;
; -1.958 ; nRST      ; super_register_bank:inst2|r21[1]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.010      ; 2.403      ;
; -1.958 ; nRST      ; super_register_bank:inst2|r21[7]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.010      ; 2.403      ;
; -1.958 ; nRST      ; super_register_bank:inst2|r15[9]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.010      ; 2.403      ;
; -1.958 ; nRST      ; super_register_bank:inst2|r15[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.010      ; 2.403      ;
; -1.958 ; nRST      ; super_register_bank:inst2|r15[13]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.010      ; 2.403      ;
; -1.958 ; nRST      ; super_register_bank:inst2|r21[15]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.010      ; 2.403      ;
; -1.954 ; nRST      ; super_register_bank:inst2|r13[10]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.000      ; 2.389      ;
; -1.945 ; nRST      ; super_register_bank:inst2|r23[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.381      ;
; -1.945 ; nRST      ; super_register_bank:inst2|r23[7]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.381      ;
; -1.945 ; nRST      ; super_register_bank:inst2|r23[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.001      ; 2.381      ;
; -1.939 ; nRST      ; super_register_bank:inst2|Working_register[1] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.001     ; 2.373      ;
; -1.939 ; nRST      ; super_register_bank:inst2|Working_register[7] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.001     ; 2.373      ;
; -1.938 ; nRST      ; super_register_bank:inst2|r20[6]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.010      ; 2.383      ;
; -1.938 ; nRST      ; super_register_bank:inst2|r22[6]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.010      ; 2.383      ;
; -1.938 ; nRST      ; super_register_bank:inst2|r20[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.010      ; 2.383      ;
; -1.938 ; nRST      ; super_register_bank:inst2|r22[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.010      ; 2.383      ;
; -1.938 ; nRST      ; super_register_bank:inst2|r20[4]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.010      ; 2.383      ;
; -1.938 ; nRST      ; super_register_bank:inst2|r22[4]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.010      ; 2.383      ;
; -1.938 ; nRST      ; super_register_bank:inst2|r20[3]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.010      ; 2.383      ;
; -1.938 ; nRST      ; super_register_bank:inst2|r22[3]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.010      ; 2.383      ;
; -1.938 ; nRST      ; super_register_bank:inst2|r20[2]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.010      ; 2.383      ;
; -1.938 ; nRST      ; super_register_bank:inst2|r22[2]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.010      ; 2.383      ;
; -1.938 ; nRST      ; super_register_bank:inst2|r20[1]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.010      ; 2.383      ;
; -1.938 ; nRST      ; super_register_bank:inst2|r22[1]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.010      ; 2.383      ;
; -1.938 ; nRST      ; super_register_bank:inst2|r22[7]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.010      ; 2.383      ;
+--------+-----------+-----------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                            ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.055 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.003     ; 2.487      ;
; -2.050 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.004     ; 2.481      ;
; -2.006 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.000      ; 2.441      ;
; -2.006 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.000      ; 2.441      ;
; -2.006 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.000      ; 2.441      ;
; -2.006 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.000      ; 2.441      ;
; -1.954 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.000      ; 2.389      ;
; -1.954 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.000      ; 2.389      ;
; -1.945 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; 0.001      ; 2.381      ;
; -1.939 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.001     ; 2.373      ;
; -1.939 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.001     ; 2.373      ;
; -1.939 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.001     ; 2.373      ;
; -1.912 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.001     ; 2.346      ;
; -1.905 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.001     ; 2.339      ;
; -1.905 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.001     ; 2.339      ;
; -1.905 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.001     ; 2.339      ;
; -1.425 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.004     ; 2.356      ;
; -1.417 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.003     ; 2.349      ;
; -1.392 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.000      ; 2.327      ;
; -1.392 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.000      ; 2.327      ;
; -1.392 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.000      ; 2.327      ;
; -1.392 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.000      ; 2.327      ;
; -1.356 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.000      ; 2.291      ;
; -1.356 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.000      ; 2.291      ;
; -1.325 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.001     ; 2.259      ;
; -1.325 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.001     ; 2.259      ;
; -1.325 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.001     ; 2.259      ;
; -1.324 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; 0.001      ; 2.260      ;
; -1.311 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.001     ; 2.245      ;
; -1.311 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.001     ; 2.245      ;
; -1.311 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.001     ; 2.245      ;
; -1.301 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.001     ; 2.235      ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                           ;
+--------+-----------+-----------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                     ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.580 ; nRST      ; fetch:inst4|PC[0]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.316      ; 2.331      ;
; -1.519 ; nRST      ; fetch:inst4|PC[7]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.316      ; 2.270      ;
; -1.519 ; nRST      ; fetch:inst4|PC[6]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.316      ; 2.270      ;
; -1.519 ; nRST      ; fetch:inst4|PC[5]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.316      ; 2.270      ;
; -1.519 ; nRST      ; fetch:inst4|PC[4]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.316      ; 2.270      ;
; -1.519 ; nRST      ; fetch:inst4|PC[3]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.316      ; 2.270      ;
; -1.519 ; nRST      ; fetch:inst4|PC[2]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.316      ; 2.270      ;
; -1.519 ; nRST      ; fetch:inst4|PC[1]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.316      ; 2.270      ;
; -0.998 ; nRST      ; fetch:inst4|PC[0]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.316      ; 2.249      ;
; -0.943 ; nRST      ; fetch:inst4|PC[7]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.316      ; 2.194      ;
; -0.943 ; nRST      ; fetch:inst4|PC[6]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.316      ; 2.194      ;
; -0.943 ; nRST      ; fetch:inst4|PC[5]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.316      ; 2.194      ;
; -0.943 ; nRST      ; fetch:inst4|PC[4]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.316      ; 2.194      ;
; -0.943 ; nRST      ; fetch:inst4|PC[3]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.316      ; 2.194      ;
; -0.943 ; nRST      ; fetch:inst4|PC[2]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.316      ; 2.194      ;
; -0.943 ; nRST      ; fetch:inst4|PC[1]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.316      ; 2.194      ;
+--------+-----------+-----------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                              ;
+-------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.113 ; nRST      ; super_register_bank:inst2|r22[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.696      ; 2.063      ;
; 1.128 ; nRST      ; super_register_bank:inst2|r27[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.685      ; 2.067      ;
; 1.128 ; nRST      ; super_register_bank:inst2|r27[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.685      ; 2.067      ;
; 1.128 ; nRST      ; super_register_bank:inst2|r27[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.685      ; 2.067      ;
; 1.128 ; nRST      ; super_register_bank:inst2|r27[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.685      ; 2.067      ;
; 1.128 ; nRST      ; super_register_bank:inst2|r27[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.685      ; 2.067      ;
; 1.128 ; nRST      ; super_register_bank:inst2|r27[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.685      ; 2.067      ;
; 1.150 ; nRST      ; super_register_bank:inst2|r21[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.695      ; 2.099      ;
; 1.192 ; nRST      ; super_register_bank:inst2|r15[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.685      ; 2.131      ;
; 1.192 ; nRST      ; super_register_bank:inst2|r15[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.685      ; 2.131      ;
; 1.204 ; nRST      ; super_register_bank:inst2|Working_register[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.692      ; 2.150      ;
; 1.204 ; nRST      ; super_register_bank:inst2|Working_register[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.692      ; 2.150      ;
; 1.208 ; nRST      ; super_register_bank:inst2|r0[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.681      ; 2.143      ;
; 1.208 ; nRST      ; super_register_bank:inst2|r0[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.681      ; 2.143      ;
; 1.208 ; nRST      ; super_register_bank:inst2|r5[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.680      ; 2.142      ;
; 1.208 ; nRST      ; super_register_bank:inst2|r5[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.680      ; 2.142      ;
; 1.211 ; nRST      ; super_register_bank:inst2|r10[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.680      ; 2.145      ;
; 1.211 ; nRST      ; super_register_bank:inst2|r10[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.680      ; 2.145      ;
; 1.211 ; nRST      ; super_register_bank:inst2|r10[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.680      ; 2.145      ;
; 1.211 ; nRST      ; super_register_bank:inst2|r10[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.680      ; 2.145      ;
; 1.211 ; nRST      ; super_register_bank:inst2|r10[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.680      ; 2.145      ;
; 1.211 ; nRST      ; super_register_bank:inst2|r10[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.680      ; 2.145      ;
; 1.211 ; nRST      ; super_register_bank:inst2|r10[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.680      ; 2.145      ;
; 1.211 ; nRST      ; super_register_bank:inst2|r10[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.680      ; 2.145      ;
; 1.211 ; nRST      ; super_register_bank:inst2|r10[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.680      ; 2.145      ;
; 1.211 ; nRST      ; super_register_bank:inst2|r10[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.680      ; 2.145      ;
; 1.211 ; nRST      ; super_register_bank:inst2|r10[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.680      ; 2.145      ;
; 1.217 ; nRST      ; super_register_bank:inst2|r25[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.359      ; 1.830      ;
; 1.222 ; nRST      ; super_register_bank:inst2|r10[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.680      ; 2.156      ;
; 1.223 ; nRST      ; super_register_bank:inst2|r15[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.685      ; 2.162      ;
; 1.225 ; nRST      ; super_register_bank:inst2|r6[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.679      ; 2.158      ;
; 1.226 ; nRST      ; super_register_bank:inst2|r7[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 1.838      ;
; 1.226 ; nRST      ; super_register_bank:inst2|r7[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 1.838      ;
; 1.226 ; nRST      ; super_register_bank:inst2|r7[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 1.838      ;
; 1.226 ; nRST      ; super_register_bank:inst2|r7[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 1.838      ;
; 1.226 ; nRST      ; super_register_bank:inst2|r7[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 1.838      ;
; 1.226 ; nRST      ; super_register_bank:inst2|r3[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 1.838      ;
; 1.226 ; nRST      ; super_register_bank:inst2|r7[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 1.838      ;
; 1.244 ; nRST      ; super_register_bank:inst2|r24[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 1.856      ;
; 1.244 ; nRST      ; super_register_bank:inst2|r24[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 1.856      ;
; 1.244 ; nRST      ; super_register_bank:inst2|r24[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 1.856      ;
; 1.244 ; nRST      ; super_register_bank:inst2|r27[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 1.856      ;
; 1.244 ; nRST      ; super_register_bank:inst2|r24[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 1.856      ;
; 1.244 ; nRST      ; super_register_bank:inst2|r27[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 1.856      ;
; 1.244 ; nRST      ; super_register_bank:inst2|r24[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 1.856      ;
; 1.244 ; nRST      ; super_register_bank:inst2|r24[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 1.856      ;
; 1.244 ; nRST      ; super_register_bank:inst2|r24[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 1.856      ;
; 1.244 ; nRST      ; super_register_bank:inst2|r24[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 1.856      ;
; 1.244 ; nRST      ; super_register_bank:inst2|r24[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 1.856      ;
; 1.276 ; nRST      ; super_register_bank:inst2|r14[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.680      ; 2.210      ;
; 1.346 ; nRST      ; super_register_bank:inst2|Working_register[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.686      ; 2.286      ;
; 1.346 ; nRST      ; super_register_bank:inst2|Working_register[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.686      ; 2.286      ;
; 1.346 ; nRST      ; super_register_bank:inst2|Working_register[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.686      ; 2.286      ;
; 1.346 ; nRST      ; super_register_bank:inst2|Working_register[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.686      ; 2.286      ;
; 1.346 ; nRST      ; super_register_bank:inst2|Working_register[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.686      ; 2.286      ;
; 1.346 ; nRST      ; super_register_bank:inst2|Working_register[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.686      ; 2.286      ;
; 1.346 ; nRST      ; super_register_bank:inst2|Working_register[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.686      ; 2.286      ;
; 1.346 ; nRST      ; super_register_bank:inst2|Working_register[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.686      ; 2.286      ;
; 1.346 ; nRST      ; super_register_bank:inst2|Working_register[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.686      ; 2.286      ;
; 1.346 ; nRST      ; super_register_bank:inst2|Working_register[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.686      ; 2.286      ;
; 1.429 ; nRST      ; super_register_bank:inst2|r7[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 2.041      ;
; 1.429 ; nRST      ; super_register_bank:inst2|r7[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 2.041      ;
; 1.429 ; nRST      ; super_register_bank:inst2|r26[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 2.041      ;
; 1.429 ; nRST      ; super_register_bank:inst2|r26[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 2.041      ;
; 1.429 ; nRST      ; super_register_bank:inst2|r7[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 2.041      ;
; 1.429 ; nRST      ; super_register_bank:inst2|r26[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 2.041      ;
; 1.429 ; nRST      ; super_register_bank:inst2|r7[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 2.041      ;
; 1.429 ; nRST      ; super_register_bank:inst2|r7[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 2.041      ;
; 1.429 ; nRST      ; super_register_bank:inst2|r7[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 2.041      ;
; 1.429 ; nRST      ; super_register_bank:inst2|r7[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 2.041      ;
; 1.429 ; nRST      ; super_register_bank:inst2|r7[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 2.041      ;
; 1.429 ; nRST      ; super_register_bank:inst2|r7[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 2.041      ;
; 1.429 ; nRST      ; super_register_bank:inst2|r7[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.358      ; 2.041      ;
; 1.445 ; nRST      ; super_register_bank:inst2|r15[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.356      ; 2.055      ;
; 1.445 ; nRST      ; super_register_bank:inst2|r15[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.356      ; 2.055      ;
; 1.445 ; nRST      ; super_register_bank:inst2|r13[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.356      ; 2.055      ;
; 1.445 ; nRST      ; super_register_bank:inst2|r15[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.356      ; 2.055      ;
; 1.445 ; nRST      ; super_register_bank:inst2|r13[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.356      ; 2.055      ;
; 1.445 ; nRST      ; super_register_bank:inst2|r13[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.356      ; 2.055      ;
; 1.445 ; nRST      ; super_register_bank:inst2|r15[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.356      ; 2.055      ;
; 1.445 ; nRST      ; super_register_bank:inst2|r15[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.356      ; 2.055      ;
; 1.450 ; nRST      ; super_register_bank:inst2|r8[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.356      ; 2.060      ;
; 1.450 ; nRST      ; super_register_bank:inst2|r12[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.356      ; 2.060      ;
; 1.450 ; nRST      ; super_register_bank:inst2|r8[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.356      ; 2.060      ;
; 1.450 ; nRST      ; super_register_bank:inst2|r12[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.356      ; 2.060      ;
; 1.450 ; nRST      ; super_register_bank:inst2|r8[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.356      ; 2.060      ;
; 1.450 ; nRST      ; super_register_bank:inst2|r12[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.356      ; 2.060      ;
; 1.450 ; nRST      ; super_register_bank:inst2|r8[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.356      ; 2.060      ;
; 1.450 ; nRST      ; super_register_bank:inst2|r12[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.356      ; 2.060      ;
; 1.450 ; nRST      ; super_register_bank:inst2|r8[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.356      ; 2.060      ;
; 1.450 ; nRST      ; super_register_bank:inst2|r12[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.356      ; 2.060      ;
; 1.460 ; nRST      ; super_register_bank:inst2|r24[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.357      ; 2.071      ;
; 1.460 ; nRST      ; super_register_bank:inst2|r25[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.357      ; 2.071      ;
; 1.460 ; nRST      ; super_register_bank:inst2|r2[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.351      ; 2.065      ;
; 1.460 ; nRST      ; super_register_bank:inst2|r14[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.351      ; 2.065      ;
; 1.460 ; nRST      ; super_register_bank:inst2|r2[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.351      ; 2.065      ;
; 1.460 ; nRST      ; super_register_bank:inst2|r14[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.351      ; 2.065      ;
; 1.460 ; nRST      ; super_register_bank:inst2|r25[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.357      ; 2.071      ;
; 1.460 ; nRST      ; super_register_bank:inst2|r25[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.357      ; 2.071      ;
; 1.460 ; nRST      ; super_register_bank:inst2|r14[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.351      ; 2.065      ;
+-------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                           ;
+-------+-----------+-----------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                     ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.141 ; nRST      ; fetch:inst4|PC[7]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.686      ; 2.081      ;
; 1.141 ; nRST      ; fetch:inst4|PC[6]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.686      ; 2.081      ;
; 1.141 ; nRST      ; fetch:inst4|PC[5]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.686      ; 2.081      ;
; 1.141 ; nRST      ; fetch:inst4|PC[4]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.686      ; 2.081      ;
; 1.141 ; nRST      ; fetch:inst4|PC[3]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.686      ; 2.081      ;
; 1.141 ; nRST      ; fetch:inst4|PC[2]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.686      ; 2.081      ;
; 1.141 ; nRST      ; fetch:inst4|PC[1]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.686      ; 2.081      ;
; 1.195 ; nRST      ; fetch:inst4|PC[0]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.685      ; 2.134      ;
; 1.728 ; nRST      ; fetch:inst4|PC[7]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.686      ; 2.168      ;
; 1.728 ; nRST      ; fetch:inst4|PC[6]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.686      ; 2.168      ;
; 1.728 ; nRST      ; fetch:inst4|PC[5]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.686      ; 2.168      ;
; 1.728 ; nRST      ; fetch:inst4|PC[4]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.686      ; 2.168      ;
; 1.728 ; nRST      ; fetch:inst4|PC[3]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.686      ; 2.168      ;
; 1.728 ; nRST      ; fetch:inst4|PC[2]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.686      ; 2.168      ;
; 1.728 ; nRST      ; fetch:inst4|PC[1]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.686      ; 2.168      ;
; 1.788 ; nRST      ; fetch:inst4|PC[0]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.685      ; 2.227      ;
+-------+-----------+-----------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                            ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.512 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.355      ; 2.121      ;
; 1.520 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.356      ; 2.130      ;
; 1.520 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.356      ; 2.130      ;
; 1.520 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.356      ; 2.130      ;
; 1.534 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.357      ; 2.145      ;
; 1.534 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.355      ; 2.143      ;
; 1.534 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.355      ; 2.143      ;
; 1.534 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.355      ; 2.143      ;
; 1.564 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.356      ; 2.174      ;
; 1.564 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.356      ; 2.174      ;
; 1.599 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.356      ; 2.209      ;
; 1.599 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.356      ; 2.209      ;
; 1.599 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.356      ; 2.209      ;
; 1.599 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.356      ; 2.209      ;
; 1.623 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.353      ; 2.230      ;
; 1.631 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.352      ; 2.237      ;
; 2.125 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.356      ; 2.235      ;
; 2.125 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.356      ; 2.235      ;
; 2.125 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.356      ; 2.235      ;
; 2.132 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.355      ; 2.241      ;
; 2.158 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.355      ; 2.267      ;
; 2.158 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.355      ; 2.267      ;
; 2.158 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.355      ; 2.267      ;
; 2.164 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.357      ; 2.275      ;
; 2.173 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.356      ; 2.283      ;
; 2.173 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.356      ; 2.283      ;
; 2.222 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.356      ; 2.332      ;
; 2.222 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.356      ; 2.332      ;
; 2.222 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.356      ; 2.332      ;
; 2.222 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.356      ; 2.332      ;
; 2.265 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.352      ; 2.371      ;
; 2.269 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.353      ; 2.376      ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; decoder:inst1|ALUC[0]                                                                                    ; -7.736 ; -116.408      ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; -5.972 ; -2558.045     ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -5.503 ; -370.748      ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; -5.042 ; -77.958       ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; -4.633 ; -29.336       ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -2.261 ; -46.309       ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; -1.398 ; -1.398        ;
; nRST                                                                                                     ; 1.149  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -1.540 ; -3.984        ;
; nRST                                                                                                     ; -1.085 ; -1.085        ;
; decoder:inst1|ALUC[0]                                                                                    ; -0.714 ; -5.185        ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -0.082 ; -0.277        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 0.186  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 0.600  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 1.578  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 1.640  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[4] ; -1.564 ; -658.863      ;
; inst9|altpll_component|auto_generated|pll1|clk[3] ; -1.562 ; -23.879       ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; -1.255 ; -9.711        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.638 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.671 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.908 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                  ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; nRST                                                                                                     ; -3.000 ; -3.000        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.420 ; -24.060       ;
; decoder:inst1|ALUC[0]                                                                                    ; 0.324  ; 0.000         ;
; de0_clk                                                                                                  ; 9.587  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 19.752 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 19.753 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 19.781 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 19.781 ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 19.782 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'decoder:inst1|ALUC[0]'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node          ; Launch Clock                                                                                             ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -7.736 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.209     ; 4.751      ;
; -7.415 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.209     ; 4.430      ;
; -7.285 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.315     ; 4.031      ;
; -7.259 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.207     ; 5.129      ;
; -7.012 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.985     ; 4.751      ;
; -7.009 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.539     ; 4.031      ;
; -6.963 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -3.315     ; 3.709      ;
; -6.921 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.208     ; 4.791      ;
; -6.810 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.210     ; 4.690      ;
; -6.786 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.203     ; 4.661      ;
; -6.771 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.212     ; 4.693      ;
; -6.763 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.209     ; 4.632      ;
; -6.742 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.208     ; 4.676      ;
; -6.735 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.206     ; 4.607      ;
; -6.716 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.205     ; 4.589      ;
; -6.704 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.208     ; 4.574      ;
; -6.691 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.985     ; 4.430      ;
; -6.687 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -3.539     ; 3.709      ;
; -6.682 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.064     ; 4.686      ;
; -6.663 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.213     ; 4.523      ;
; -6.661 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.203     ; 4.548      ;
; -6.600 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.202     ; 4.281      ;
; -6.600 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.208     ; 4.470      ;
; -6.574 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.204     ; 4.453      ;
; -6.535 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.983     ; 5.129      ;
; -6.513 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.207     ; 4.383      ;
; -6.489 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.210     ; 4.369      ;
; -6.474 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 2.060      ; 7.886      ;
; -6.465 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.203     ; 4.340      ;
; -6.450 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.212     ; 4.372      ;
; -6.442 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.209     ; 4.311      ;
; -6.439 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.206     ; 4.311      ;
; -6.408 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.208     ; 4.342      ;
; -6.397 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.202     ; 4.078      ;
; -6.383 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.208     ; 4.253      ;
; -6.383 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.205     ; 4.256      ;
; -6.361 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.064     ; 4.365      ;
; -6.342 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.213     ; 4.202      ;
; -6.340 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.203     ; 4.227      ;
; -6.246 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 0.730      ; 7.165      ;
; -6.220 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; -2.204     ; 4.099      ;
; -6.197 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.984     ; 4.791      ;
; -6.086 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.986     ; 4.690      ;
; -6.062 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.979     ; 4.661      ;
; -6.047 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.988     ; 4.693      ;
; -6.039 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.985     ; 4.632      ;
; -6.018 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.984     ; 4.676      ;
; -6.011 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.982     ; 4.607      ;
; -5.992 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.981     ; 4.589      ;
; -5.980 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.984     ; 4.574      ;
; -5.974 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 2.060      ; 7.886      ;
; -5.958 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.840     ; 4.686      ;
; -5.939 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.989     ; 4.523      ;
; -5.937 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.979     ; 4.548      ;
; -5.876 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.978     ; 4.281      ;
; -5.876 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.984     ; 4.470      ;
; -5.850 ; decoder:inst1|KMux                                                                                       ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.980     ; 4.453      ;
; -5.789 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.983     ; 4.383      ;
; -5.765 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.986     ; 4.369      ;
; -5.746 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 0.730      ; 7.165      ;
; -5.741 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.979     ; 4.340      ;
; -5.726 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.988     ; 4.372      ;
; -5.718 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.985     ; 4.311      ;
; -5.715 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.982     ; 4.311      ;
; -5.684 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.984     ; 4.342      ;
; -5.673 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.978     ; 4.078      ;
; -5.659 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.984     ; 4.253      ;
; -5.659 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.981     ; 4.256      ;
; -5.659 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 2.061      ; 7.926      ;
; -5.639 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 2.062      ; 7.906      ;
; -5.637 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.840     ; 4.365      ;
; -5.618 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.989     ; 4.202      ;
; -5.616 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.979     ; 4.227      ;
; -5.548 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 2.059      ; 7.825      ;
; -5.524 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 2.066      ; 7.796      ;
; -5.521 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 2.061      ; 7.852      ;
; -5.509 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 2.057      ; 7.828      ;
; -5.501 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 2.060      ; 7.767      ;
; -5.496 ; decoder:inst1|Sel_B[1]                                                                                   ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; -1.980     ; 4.099      ;
; -5.442 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 2.061      ; 7.709      ;
; -5.442 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 2.064      ; 7.712      ;
; -5.420 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 2.205      ; 7.821      ;
; -5.409 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 2.063      ; 7.678      ;
; -5.401 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 2.056      ; 7.658      ;
; -5.399 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 2.066      ; 7.683      ;
; -5.248 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 2.067      ; 7.326      ;
; -5.159 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 2.061      ; 7.926      ;
; -5.139 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 2.062      ; 7.906      ;
; -5.133 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 0.500        ; 2.065      ; 7.409      ;
; -5.048 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 2.059      ; 7.825      ;
; -5.024 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 2.066      ; 7.796      ;
; -5.021 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 2.061      ; 7.852      ;
; -5.009 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 2.057      ; 7.828      ;
; -5.001 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 2.060      ; 7.767      ;
; -4.942 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 2.061      ; 7.709      ;
; -4.942 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 2.064      ; 7.712      ;
; -4.920 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 2.205      ; 7.821      ;
; -4.909 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 2.063      ; 7.678      ;
; -4.901 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 2.056      ; 7.658      ;
; -4.899 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0] ; 1.000        ; 2.066      ; 7.683      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                             ;
+--------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                           ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -5.972 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.414     ; 1.985      ;
; -5.972 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.414     ; 1.985      ;
; -5.972 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.414     ; 1.985      ;
; -5.971 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r14[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.418     ; 1.980      ;
; -5.971 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r14[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.418     ; 1.980      ;
; -5.971 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r14[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.418     ; 1.980      ;
; -5.969 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.413     ; 1.983      ;
; -5.969 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.413     ; 1.983      ;
; -5.969 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.413     ; 1.983      ;
; -5.931 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r1[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.419     ; 1.939      ;
; -5.931 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r1[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.419     ; 1.939      ;
; -5.931 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r1[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.419     ; 1.939      ;
; -5.893 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r1[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.415     ; 1.905      ;
; -5.893 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r1[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.415     ; 1.905      ;
; -5.893 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r1[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.415     ; 1.905      ;
; -5.884 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r14[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.418     ; 1.893      ;
; -5.884 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r14[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.418     ; 1.893      ;
; -5.884 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r14[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.418     ; 1.893      ;
; -5.881 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r21[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.409     ; 1.899      ;
; -5.876 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.421     ; 1.882      ;
; -5.862 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.421     ; 1.868      ;
; -5.862 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.421     ; 1.868      ;
; -5.862 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.421     ; 1.868      ;
; -5.862 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.421     ; 1.868      ;
; -5.862 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.421     ; 1.868      ;
; -5.862 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.421     ; 1.868      ;
; -5.848 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.415     ; 1.860      ;
; -5.848 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r21[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.405     ; 1.870      ;
; -5.833 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r16[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.417     ; 1.843      ;
; -5.833 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r16[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.417     ; 1.843      ;
; -5.833 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r16[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.417     ; 1.843      ;
; -5.827 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.416     ; 1.838      ;
; -5.821 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.422     ; 1.826      ;
; -5.821 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.422     ; 1.826      ;
; -5.821 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.422     ; 1.826      ;
; -5.821 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.422     ; 1.826      ;
; -5.813 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.416     ; 1.824      ;
; -5.813 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.416     ; 1.824      ;
; -5.813 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.416     ; 1.824      ;
; -5.813 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.416     ; 1.824      ;
; -5.813 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.416     ; 1.824      ;
; -5.813 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.416     ; 1.824      ;
; -5.812 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r21[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.410     ; 1.829      ;
; -5.811 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.413     ; 1.825      ;
; -5.811 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.413     ; 1.825      ;
; -5.811 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.413     ; 1.825      ;
; -5.811 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.413     ; 1.825      ;
; -5.811 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.413     ; 1.825      ;
; -5.810 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.417     ; 1.820      ;
; -5.810 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.417     ; 1.820      ;
; -5.810 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.417     ; 1.820      ;
; -5.810 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.417     ; 1.820      ;
; -5.810 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r15[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.417     ; 1.820      ;
; -5.808 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.412     ; 1.823      ;
; -5.808 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.412     ; 1.823      ;
; -5.808 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.412     ; 1.823      ;
; -5.808 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.412     ; 1.823      ;
; -5.808 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r15[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.412     ; 1.823      ;
; -5.802 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r1[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.420     ; 1.809      ;
; -5.802 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r1[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.420     ; 1.809      ;
; -5.802 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r1[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.420     ; 1.809      ;
; -5.799 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r0[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.410     ; 1.816      ;
; -5.794 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.414     ; 1.807      ;
; -5.794 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.414     ; 1.807      ;
; -5.794 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.414     ; 1.807      ;
; -5.794 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.414     ; 1.807      ;
; -5.794 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.414     ; 1.807      ;
; -5.794 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.414     ; 1.807      ;
; -5.794 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.414     ; 1.807      ;
; -5.794 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r17[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.414     ; 1.807      ;
; -5.784 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r16[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.412     ; 1.799      ;
; -5.784 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r16[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.412     ; 1.799      ;
; -5.784 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r16[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.412     ; 1.799      ;
; -5.772 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.417     ; 1.782      ;
; -5.772 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.417     ; 1.782      ;
; -5.772 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.417     ; 1.782      ;
; -5.772 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r2[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.417     ; 1.782      ;
; -5.772 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r15[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.464     ; 1.735      ;
; -5.772 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r15[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.464     ; 1.735      ;
; -5.772 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r15[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.464     ; 1.735      ;
; -5.772 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r15[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.464     ; 1.735      ;
; -5.772 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r15[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.464     ; 1.735      ;
; -5.769 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r6[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.468     ; 1.728      ;
; -5.769 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r6[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.468     ; 1.728      ;
; -5.767 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r14[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.465     ; 1.729      ;
; -5.767 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r14[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.465     ; 1.729      ;
; -5.767 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r14[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.465     ; 1.729      ;
; -5.759 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r1[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.419     ; 1.767      ;
; -5.759 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r1[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.419     ; 1.767      ;
; -5.759 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r1[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.419     ; 1.767      ;
; -5.759 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r1[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.419     ; 1.767      ;
; -5.759 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r1[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.419     ; 1.767      ;
; -5.756 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r17[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.410     ; 1.773      ;
; -5.756 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r17[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.410     ; 1.773      ;
; -5.756 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r17[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.410     ; 1.773      ;
; -5.756 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r17[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.410     ; 1.773      ;
; -5.756 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r17[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.410     ; 1.773      ;
; -5.756 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r17[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.410     ; 1.773      ;
; -5.756 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r17[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.410     ; 1.773      ;
; -5.756 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r17[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -4.410     ; 1.773      ;
+--------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                      ;
+--------+-----------------------+-----------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                     ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -5.503 ; decoder:inst1|Type[6] ; fetch:inst4|stack~0         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.390     ; 1.540      ;
; -5.503 ; decoder:inst1|Type[6] ; fetch:inst4|stack~1         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.390     ; 1.540      ;
; -5.503 ; decoder:inst1|Type[6] ; fetch:inst4|stack~2         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.390     ; 1.540      ;
; -5.503 ; decoder:inst1|Type[6] ; fetch:inst4|stack~3         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.390     ; 1.540      ;
; -5.503 ; decoder:inst1|Type[6] ; fetch:inst4|stack~4         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.390     ; 1.540      ;
; -5.503 ; decoder:inst1|Type[6] ; fetch:inst4|stack~5         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.390     ; 1.540      ;
; -5.503 ; decoder:inst1|Type[6] ; fetch:inst4|stack~6         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.390     ; 1.540      ;
; -5.503 ; decoder:inst1|Type[6] ; fetch:inst4|stack~7         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.390     ; 1.540      ;
; -5.502 ; decoder:inst1|Type[6] ; fetch:inst4|stack~11        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.390     ; 1.539      ;
; -5.502 ; decoder:inst1|Type[6] ; fetch:inst4|stack~13        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.390     ; 1.539      ;
; -5.502 ; decoder:inst1|Type[6] ; fetch:inst4|stack~14        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.390     ; 1.539      ;
; -5.502 ; decoder:inst1|Type[6] ; fetch:inst4|stack~15        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.390     ; 1.539      ;
; -5.502 ; decoder:inst1|Type[6] ; fetch:inst4|stack~16        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.390     ; 1.539      ;
; -5.502 ; decoder:inst1|Type[6] ; fetch:inst4|stack~17        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.390     ; 1.539      ;
; -5.339 ; decoder:inst1|Type[6] ; fetch:inst4|PC[7]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.201     ; 1.565      ;
; -5.264 ; decoder:inst1|Type[6] ; fetch:inst4|PC[6]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.201     ; 1.490      ;
; -5.204 ; decoder:inst1|Type[6] ; fetch:inst4|PC[3]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.201     ; 1.430      ;
; -5.200 ; decoder:inst1|Type[6] ; fetch:inst4|PC[5]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.201     ; 1.426      ;
; -5.195 ; decoder:inst1|Type[6] ; fetch:inst4|PC[4]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.201     ; 1.421      ;
; -5.164 ; decoder:inst1|Type[6] ; fetch:inst4|stack~12        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.206     ; 1.385      ;
; -5.164 ; decoder:inst1|Type[6] ; fetch:inst4|stack~18        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.206     ; 1.385      ;
; -5.140 ; decoder:inst1|Type[6] ; fetch:inst4|PC[2]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.201     ; 1.366      ;
; -5.140 ; decoder:inst1|Type[6] ; fetch:inst4|PC[1]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.201     ; 1.366      ;
; -5.134 ; decoder:inst1|Type[6] ; fetch:inst4|PC[0]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.200     ; 1.361      ;
; -5.125 ; decoder:inst1|Type[6] ; fetch:inst4|stack~33        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.191     ; 1.361      ;
; -5.125 ; decoder:inst1|Type[6] ; fetch:inst4|stack~34        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.191     ; 1.361      ;
; -5.125 ; decoder:inst1|Type[6] ; fetch:inst4|stack~35        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.191     ; 1.361      ;
; -5.125 ; decoder:inst1|Type[6] ; fetch:inst4|stack~36        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.191     ; 1.361      ;
; -5.125 ; decoder:inst1|Type[6] ; fetch:inst4|stack~37        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.191     ; 1.361      ;
; -5.125 ; decoder:inst1|Type[6] ; fetch:inst4|stack~38        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.191     ; 1.361      ;
; -5.125 ; decoder:inst1|Type[6] ; fetch:inst4|stack~39        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.191     ; 1.361      ;
; -5.125 ; decoder:inst1|Type[6] ; fetch:inst4|stack~40        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.191     ; 1.361      ;
; -5.065 ; decoder:inst1|Type[6] ; fetch:inst4|tos[17]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.195     ; 1.297      ;
; -5.065 ; decoder:inst1|Type[6] ; fetch:inst4|tos[16]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.195     ; 1.297      ;
; -5.065 ; decoder:inst1|Type[6] ; fetch:inst4|tos[22]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.195     ; 1.297      ;
; -5.065 ; decoder:inst1|Type[6] ; fetch:inst4|tos[18]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.195     ; 1.297      ;
; -5.065 ; decoder:inst1|Type[6] ; fetch:inst4|tos[19]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.195     ; 1.297      ;
; -5.065 ; decoder:inst1|Type[6] ; fetch:inst4|tos[20]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.195     ; 1.297      ;
; -5.065 ; decoder:inst1|Type[6] ; fetch:inst4|tos[21]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.195     ; 1.297      ;
; -5.065 ; decoder:inst1|Type[6] ; fetch:inst4|tos[24]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.195     ; 1.297      ;
; -5.065 ; decoder:inst1|Type[6] ; fetch:inst4|tos[23]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.195     ; 1.297      ;
; -5.065 ; decoder:inst1|Type[6] ; fetch:inst4|tos[25]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.195     ; 1.297      ;
; -5.065 ; decoder:inst1|Type[6] ; fetch:inst4|tos[31]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.195     ; 1.297      ;
; -5.065 ; decoder:inst1|Type[6] ; fetch:inst4|tos[26]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.195     ; 1.297      ;
; -5.065 ; decoder:inst1|Type[6] ; fetch:inst4|tos[27]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.195     ; 1.297      ;
; -5.065 ; decoder:inst1|Type[6] ; fetch:inst4|tos[28]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.195     ; 1.297      ;
; -5.065 ; decoder:inst1|Type[6] ; fetch:inst4|tos[29]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.195     ; 1.297      ;
; -5.065 ; decoder:inst1|Type[6] ; fetch:inst4|tos[30]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.195     ; 1.297      ;
; -5.034 ; decoder:inst1|Type[6] ; fetch:inst4|stack~22        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.196     ; 1.265      ;
; -5.034 ; decoder:inst1|Type[6] ; fetch:inst4|stack~23        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.196     ; 1.265      ;
; -5.034 ; decoder:inst1|Type[6] ; fetch:inst4|stack~24        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.196     ; 1.265      ;
; -5.034 ; decoder:inst1|Type[6] ; fetch:inst4|stack~25        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.196     ; 1.265      ;
; -5.034 ; decoder:inst1|Type[6] ; fetch:inst4|stack~26        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.196     ; 1.265      ;
; -5.034 ; decoder:inst1|Type[6] ; fetch:inst4|stack~27        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.196     ; 1.265      ;
; -5.034 ; decoder:inst1|Type[6] ; fetch:inst4|stack~28        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.196     ; 1.265      ;
; -5.034 ; decoder:inst1|Type[6] ; fetch:inst4|stack~29        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.196     ; 1.265      ;
; -5.002 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[31]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 1.985      ;
; -4.966 ; decoder:inst1|Type[6] ; fetch:inst4|tos[1]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.196     ; 1.197      ;
; -4.966 ; decoder:inst1|Type[6] ; fetch:inst4|tos[0]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.196     ; 1.197      ;
; -4.966 ; decoder:inst1|Type[6] ; fetch:inst4|tos[2]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.196     ; 1.197      ;
; -4.966 ; decoder:inst1|Type[6] ; fetch:inst4|tos[4]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.196     ; 1.197      ;
; -4.966 ; decoder:inst1|Type[6] ; fetch:inst4|tos[3]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.196     ; 1.197      ;
; -4.966 ; decoder:inst1|Type[6] ; fetch:inst4|tos[5]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.196     ; 1.197      ;
; -4.966 ; decoder:inst1|Type[6] ; fetch:inst4|tos[7]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.196     ; 1.197      ;
; -4.966 ; decoder:inst1|Type[6] ; fetch:inst4|tos[6]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.196     ; 1.197      ;
; -4.966 ; decoder:inst1|Type[6] ; fetch:inst4|tos[9]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.196     ; 1.197      ;
; -4.966 ; decoder:inst1|Type[6] ; fetch:inst4|tos[8]          ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.196     ; 1.197      ;
; -4.966 ; decoder:inst1|Type[6] ; fetch:inst4|tos[10]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.196     ; 1.197      ;
; -4.966 ; decoder:inst1|Type[6] ; fetch:inst4|tos[13]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.196     ; 1.197      ;
; -4.966 ; decoder:inst1|Type[6] ; fetch:inst4|tos[11]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.196     ; 1.197      ;
; -4.966 ; decoder:inst1|Type[6] ; fetch:inst4|tos[12]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.196     ; 1.197      ;
; -4.966 ; decoder:inst1|Type[6] ; fetch:inst4|tos[14]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.196     ; 1.197      ;
; -4.966 ; decoder:inst1|Type[6] ; fetch:inst4|tos[15]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.196     ; 1.197      ;
; -4.938 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[30]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 1.921      ;
; -4.934 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[29]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 1.917      ;
; -4.870 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[28]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 1.853      ;
; -4.866 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[27]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 1.849      ;
; -4.809 ; Block1:inst10|SR_OUT  ; fetch:inst4|stack~0         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.633     ; 1.603      ;
; -4.809 ; Block1:inst10|SR_OUT  ; fetch:inst4|stack~1         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.633     ; 1.603      ;
; -4.809 ; Block1:inst10|SR_OUT  ; fetch:inst4|stack~2         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.633     ; 1.603      ;
; -4.809 ; Block1:inst10|SR_OUT  ; fetch:inst4|stack~3         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.633     ; 1.603      ;
; -4.809 ; Block1:inst10|SR_OUT  ; fetch:inst4|stack~4         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.633     ; 1.603      ;
; -4.809 ; Block1:inst10|SR_OUT  ; fetch:inst4|stack~5         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.633     ; 1.603      ;
; -4.809 ; Block1:inst10|SR_OUT  ; fetch:inst4|stack~6         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.633     ; 1.603      ;
; -4.809 ; Block1:inst10|SR_OUT  ; fetch:inst4|stack~7         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.633     ; 1.603      ;
; -4.808 ; Block1:inst10|SR_OUT  ; fetch:inst4|stack~11        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.633     ; 1.602      ;
; -4.808 ; Block1:inst10|SR_OUT  ; fetch:inst4|stack~13        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.633     ; 1.602      ;
; -4.808 ; Block1:inst10|SR_OUT  ; fetch:inst4|stack~14        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.633     ; 1.602      ;
; -4.808 ; Block1:inst10|SR_OUT  ; fetch:inst4|stack~15        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.633     ; 1.602      ;
; -4.808 ; Block1:inst10|SR_OUT  ; fetch:inst4|stack~16        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.633     ; 1.602      ;
; -4.808 ; Block1:inst10|SR_OUT  ; fetch:inst4|stack~17        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.633     ; 1.602      ;
; -4.802 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[26]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 1.785      ;
; -4.798 ; Block1:inst10|B1OUT   ; fetch:inst4|tos[25]         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 1.781      ;
; -4.779 ; decoder:inst1|Type[6] ; fetch:inst4|stack~0         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.166     ; 1.540      ;
; -4.779 ; decoder:inst1|Type[6] ; fetch:inst4|stack~1         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.166     ; 1.540      ;
; -4.779 ; decoder:inst1|Type[6] ; fetch:inst4|stack~2         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.166     ; 1.540      ;
; -4.779 ; decoder:inst1|Type[6] ; fetch:inst4|stack~3         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.166     ; 1.540      ;
; -4.779 ; decoder:inst1|Type[6] ; fetch:inst4|stack~4         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.166     ; 1.540      ;
; -4.779 ; decoder:inst1|Type[6] ; fetch:inst4|stack~5         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.166     ; 1.540      ;
; -4.779 ; decoder:inst1|Type[6] ; fetch:inst4|stack~6         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.166     ; 1.540      ;
+--------+-----------------------+-----------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -5.042 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.384     ; 1.085      ;
; -4.999 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.382     ; 1.044      ;
; -4.999 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.382     ; 1.044      ;
; -4.999 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.382     ; 1.044      ;
; -4.997 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.380     ; 1.044      ;
; -4.937 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.382     ; 0.982      ;
; -4.888 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.382     ; 0.933      ;
; -4.888 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.382     ; 0.933      ;
; -4.888 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.382     ; 0.933      ;
; -4.888 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.382     ; 0.933      ;
; -4.847 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.384     ; 0.890      ;
; -4.839 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.381     ; 0.885      ;
; -4.839 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.381     ; 0.885      ;
; -4.636 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.381     ; 0.682      ;
; -4.636 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.381     ; 0.682      ;
; -4.636 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -4.381     ; 0.682      ;
; -4.318 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.160     ; 1.085      ;
; -4.275 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.158     ; 1.044      ;
; -4.275 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.158     ; 1.044      ;
; -4.275 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.158     ; 1.044      ;
; -4.273 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.156     ; 1.044      ;
; -4.213 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.158     ; 0.982      ;
; -4.164 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.158     ; 0.933      ;
; -4.164 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.158     ; 0.933      ;
; -4.164 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.158     ; 0.933      ;
; -4.164 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.158     ; 0.933      ;
; -4.123 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.160     ; 0.890      ;
; -4.115 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.157     ; 0.885      ;
; -4.115 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.157     ; 0.885      ;
; -3.912 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.157     ; 0.682      ;
; -3.912 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.157     ; 0.682      ;
; -3.912 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -4.157     ; 0.682      ;
; -3.676 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.111     ; 4.120      ;
; -3.525 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.112     ; 3.968      ;
; -3.176 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.111     ; 4.120      ;
; -3.025 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.112     ; 3.968      ;
; -2.940 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.115     ; 3.380      ;
; -2.852 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.113     ; 3.294      ;
; -2.852 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.113     ; 3.294      ;
; -2.852 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.113     ; 3.294      ;
; -2.835 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.113     ; 3.277      ;
; -2.750 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.113     ; 3.192      ;
; -2.750 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.113     ; 3.192      ;
; -2.750 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.113     ; 3.192      ;
; -2.750 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.113     ; 3.192      ;
; -2.745 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.115     ; 3.185      ;
; -2.737 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.112     ; 3.180      ;
; -2.737 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.112     ; 3.180      ;
; -2.534 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.112     ; 2.977      ;
; -2.534 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.112     ; 2.977      ;
; -2.440 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.115     ; 3.380      ;
; -2.352 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.113     ; 3.294      ;
; -2.352 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.113     ; 3.294      ;
; -2.352 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.113     ; 3.294      ;
; -2.335 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.113     ; 3.277      ;
; -2.250 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.113     ; 3.192      ;
; -2.250 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.113     ; 3.192      ;
; -2.250 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.113     ; 3.192      ;
; -2.250 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.113     ; 3.192      ;
; -2.245 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.115     ; 3.185      ;
; -2.237 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.112     ; 3.180      ;
; -2.237 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.112     ; 3.180      ;
; -2.034 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.112     ; 2.977      ;
; -2.034 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.112     ; 2.977      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -4.633 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.369     ; 0.713      ;
; -4.537 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.285     ; 0.701      ;
; -4.487 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.285     ; 0.651      ;
; -4.473 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.369     ; 0.553      ;
; -3.909 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.145     ; 0.713      ;
; -3.869 ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.127     ; 1.169      ;
; -3.813 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.061     ; 0.701      ;
; -3.763 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.061     ; 0.651      ;
; -3.749 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -4.145     ; 0.553      ;
; -3.684 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.490     ; 0.643      ;
; -3.653 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.490     ; 0.612      ;
; -3.646 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.490     ; 0.605      ;
; -3.643 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.489     ; 0.603      ;
; -3.635 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.489     ; 0.595      ;
; -3.588 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.490     ; 0.547      ;
; -3.503 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.489     ; 0.463      ;
; -3.484 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.489     ; 0.444      ;
; -3.483 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.489     ; 0.443      ;
; -3.482 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.490     ; 0.441      ;
; -3.482 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.490     ; 0.441      ;
; -3.476 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.490     ; 0.435      ;
; -3.470 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.489     ; 0.430      ;
; -3.468 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.459     ; 0.458      ;
; -3.468 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.489     ; 0.428      ;
; -3.464 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.490     ; 0.423      ;
; -3.463 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.489     ; 0.423      ;
; -3.456 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.459     ; 0.446      ;
; -3.444 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.458     ; 0.435      ;
; -3.437 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.458     ; 0.428      ;
; -3.397 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.703     ; 0.643      ;
; -3.366 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.703     ; 0.612      ;
; -3.359 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.703     ; 0.605      ;
; -3.356 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.702     ; 0.603      ;
; -3.348 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.702     ; 0.595      ;
; -3.301 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.703     ; 0.547      ;
; -3.241 ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.099     ; 0.569      ;
; -3.216 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.702     ; 0.463      ;
; -3.197 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.702     ; 0.444      ;
; -3.196 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.702     ; 0.443      ;
; -3.195 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.703     ; 0.441      ;
; -3.195 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.703     ; 0.441      ;
; -3.189 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.703     ; 0.435      ;
; -3.183 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.702     ; 0.430      ;
; -3.181 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.672     ; 0.458      ;
; -3.181 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.702     ; 0.428      ;
; -3.177 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.703     ; 0.423      ;
; -3.176 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.702     ; 0.423      ;
; -3.173 ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.098     ; 0.502      ;
; -3.169 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.672     ; 0.446      ;
; -3.157 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.671     ; 0.435      ;
; -3.150 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -3.671     ; 0.428      ;
; -3.145 ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.903     ; 1.169      ;
; -2.517 ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.875     ; 0.569      ;
; -2.449 ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.874     ; 0.502      ;
; -0.811 ; ALU:inst5|cy_out                               ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.873     ; 0.365      ;
; -0.496 ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.114     ; 0.809      ;
; 0.068  ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.114     ; 0.745      ;
; 22.288 ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.110     ; 1.611      ;
; 22.333 ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.114     ; 1.562      ;
; 22.668 ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.110     ; 1.231      ;
; 22.702 ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.110     ; 1.197      ;
; 22.721 ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.110     ; 1.178      ;
; 22.724 ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.110     ; 1.175      ;
; 22.876 ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.110     ; 1.023      ;
; 22.892 ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; 0.090      ; 1.207      ;
; 22.925 ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.114     ; 0.970      ;
; 22.927 ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.110     ; 0.972      ;
; 22.990 ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; 0.092      ; 1.111      ;
; 23.026 ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.110     ; 0.873      ;
; 23.062 ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.110     ; 0.837      ;
; 23.072 ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; -0.110     ; 0.827      ;
; 23.073 ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; 0.090      ; 1.026      ;
; 23.154 ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 24.000       ; 0.084      ; 0.939      ;
; 39.600 ; carry_block:inst8|cy                           ; carry_block:inst8|cy                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 0.350      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.261 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.328      ; 5.762      ;
; -2.144 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.474      ; 5.834      ;
; -2.120 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.469      ; 5.762      ;
; -2.089 ; super_register_bank:inst2|Working_register[15]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.089      ; 5.144      ;
; -2.071 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.326      ; 5.572      ;
; -2.069 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.407      ; 5.764      ;
; -1.997 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.615      ; 5.828      ;
; -1.953 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.328      ; 5.456      ;
; -1.941 ; super_register_bank:inst2|Working_register[11]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.895      ; 4.802      ;
; -1.938 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.337      ; 5.450      ;
; -1.938 ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.095      ; 4.999      ;
; -1.930 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.467      ; 5.572      ;
; -1.925 ; super_register_bank:inst2|Working_register[10]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.895      ; 4.786      ;
; -1.923 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.362      ; 5.430      ;
; -1.922 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.548      ; 5.758      ;
; -1.914 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.409      ; 5.584      ;
; -1.913 ; super_register_bank:inst2|Working_register[8]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.895      ; 4.774      ;
; -1.890 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.363      ; 5.400      ;
; -1.859 ; super_register_bank:inst2|Working_register[9]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.895      ; 4.720      ;
; -1.857 ; super_register_bank:inst2|Working_register[4]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.895      ; 4.718      ;
; -1.822 ; super_register_bank:inst2|Working_register[5]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.895      ; 4.683      ;
; -1.812 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.469      ; 5.456      ;
; -1.800 ; super_register_bank:inst2|Working_register[6]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.895      ; 4.661      ;
; -1.797 ; super_register_bank:inst2|Working_register[12]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.895      ; 4.658      ;
; -1.797 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.478      ; 5.450      ;
; -1.784 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.363      ; 5.307      ;
; -1.782 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.503      ; 5.430      ;
; -1.773 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.360      ; 5.285      ;
; -1.773 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.550      ; 5.584      ;
; -1.761 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.328      ; 5.762      ;
; -1.749 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.504      ; 5.400      ;
; -1.733 ; super_register_bank:inst2|Working_register[0]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.891      ; 4.590      ;
; -1.725 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.095      ; 3.988      ;
; -1.707 ; super_register_bank:inst2|Working_register[13]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.891      ; 4.564      ;
; -1.703 ; super_register_bank:inst2|Working_register[3]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.895      ; 4.564      ;
; -1.690 ; super_register_bank:inst2|Working_register[14]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.895      ; 4.551      ;
; -1.658 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.174      ; 5.006      ;
; -1.654 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.203      ; 5.031      ;
; -1.643 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.504      ; 5.307      ;
; -1.638 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.474      ; 5.828      ;
; -1.632 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.501      ; 5.285      ;
; -1.620 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.469      ; 5.762      ;
; -1.613 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.204      ; 5.004      ;
; -1.604 ; super_register_bank:inst2|Working_register[7]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.095      ; 4.665      ;
; -1.587 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.204      ; 4.978      ;
; -1.584 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.236      ; 3.988      ;
; -1.571 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.326      ; 5.572      ;
; -1.563 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.407      ; 5.758      ;
; -1.556 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.204      ; 4.935      ;
; -1.541 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.359      ; 5.050      ;
; -1.540 ; super_register_bank:inst2|Working_register[2]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.097      ; 4.603      ;
; -1.533 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.173      ; 4.975      ;
; -1.532 ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.095      ; 4.593      ;
; -1.503 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.204      ; 4.976      ;
; -1.503 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.615      ; 5.834      ;
; -1.485 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.347      ; 5.006      ;
; -1.481 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.376      ; 5.031      ;
; -1.456 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.225      ; 4.855      ;
; -1.453 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.328      ; 5.456      ;
; -1.440 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.377      ; 5.004      ;
; -1.438 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.337      ; 5.450      ;
; -1.432 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.096      ; 3.802      ;
; -1.430 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.467      ; 5.572      ;
; -1.428 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.203      ; 4.900      ;
; -1.428 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.548      ; 5.764      ;
; -1.427 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.122      ; 3.838      ;
; -1.423 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.362      ; 5.430      ;
; -1.414 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.409      ; 5.584      ;
; -1.414 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.377      ; 4.978      ;
; -1.410 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.203      ; 4.882      ;
; -1.407 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.203      ; 4.891      ;
; -1.400 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.500      ; 5.050      ;
; -1.390 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.363      ; 5.400      ;
; -1.383 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.377      ; 4.935      ;
; -1.360 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.346      ; 4.975      ;
; -1.330 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.377      ; 4.976      ;
; -1.312 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.469      ; 5.456      ;
; -1.297 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.478      ; 5.450      ;
; -1.291 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.237      ; 3.802      ;
; -1.286 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.263      ; 3.838      ;
; -1.284 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.363      ; 5.307      ;
; -1.282 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.503      ; 5.430      ;
; -1.273 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.360      ; 5.285      ;
; -1.273 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.550      ; 5.584      ;
; -1.255 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.376      ; 4.900      ;
; -1.249 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.504      ; 5.400      ;
; -1.237 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.376      ; 4.882      ;
; -1.234 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.376      ; 4.891      ;
; -1.225 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.095      ; 3.988      ;
; -1.158 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.174      ; 5.006      ;
; -1.154 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.203      ; 5.031      ;
; -1.143 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.504      ; 5.307      ;
; -1.132 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.501      ; 5.285      ;
; -1.113 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.204      ; 5.004      ;
; -1.087 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.204      ; 4.978      ;
; -1.084 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 2.236      ; 3.988      ;
; -1.056 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.204      ; 4.935      ;
; -1.041 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.359      ; 5.050      ;
; -1.033 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 1.000        ; 3.173      ; 4.975      ;
; -1.026 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.219      ; 4.413      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.398 ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.067      ; 1.914      ;
; -0.624 ; fetch:inst4|PC[0]~1                               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.884     ; 0.689      ;
; -0.432 ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.067      ; 1.448      ;
; 6.465  ; fetch:inst4|PC[7]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.111     ; 1.433      ;
; 6.589  ; fetch:inst4|PC[2]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.111     ; 1.309      ;
; 6.589  ; fetch:inst4|PC[5]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.111     ; 1.309      ;
; 6.617  ; fetch:inst4|PC[6]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.111     ; 1.281      ;
; 6.697  ; fetch:inst4|PC[0]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.112     ; 1.200      ;
; 6.816  ; fetch:inst4|PC[4]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.111     ; 1.082      ;
; 7.063  ; fetch:inst4|PC[3]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.111     ; 0.835      ;
; 7.072  ; fetch:inst4|PC[1]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.111     ; 0.826      ;
; 7.494  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; 2.136      ; 2.651      ;
; 27.500 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 28.000       ; 2.136      ; 2.645      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'nRST'                                                                                                                                                         ;
+-------+---------------------------------------------------+---------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node             ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.149 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[0]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 1.000        ; 2.837      ; 2.139      ;
; 1.188 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[0]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 1.000        ; 2.837      ; 2.100      ;
+-------+---------------------------------------------------+---------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.540 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.269      ; 2.857      ;
; -1.316 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.045      ; 2.857      ;
; -1.060 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.269      ; 2.857      ;
; -0.906 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.266      ; 3.488      ;
; -0.836 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.045      ; 2.857      ;
; -0.682 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.042      ; 3.488      ;
; -0.541 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.269      ; 3.856      ;
; -0.426 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.266      ; 3.488      ;
; -0.317 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.045      ; 3.856      ;
; -0.255 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.304      ; 4.177      ;
; -0.202 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.042      ; 3.488      ;
; -0.173 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.984      ; 2.939      ;
; -0.165 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.305      ; 4.268      ;
; -0.134 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.300      ; 4.294      ;
; -0.127 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.305      ; 4.306      ;
; -0.095 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.301      ; 4.334      ;
; -0.061 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.269      ; 3.856      ;
; -0.048 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.985      ; 3.065      ;
; -0.037 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.080      ; 4.171      ;
; 0.017  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.278      ; 4.423      ;
; 0.021  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.352      ; 4.501      ;
; 0.027  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.351      ; 4.506      ;
; 0.035  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.013      ; 3.176      ;
; 0.051  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.760      ; 2.939      ;
; 0.055  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.435      ; 4.618      ;
; 0.059  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.081      ; 4.268      ;
; 0.090  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.076      ; 4.294      ;
; 0.097  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.081      ; 4.306      ;
; 0.129  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.077      ; 4.334      ;
; 0.163  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.045      ; 3.856      ;
; 0.170  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.761      ; 3.059      ;
; 0.174  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.521      ; 3.823      ;
; 0.219  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.304      ; 4.171      ;
; 0.241  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.054      ; 4.423      ;
; 0.245  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.128      ; 4.501      ;
; 0.245  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.127      ; 4.500      ;
; 0.253  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 2.789      ; 3.170      ;
; 0.279  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.211      ; 4.618      ;
; 0.284  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.527      ; 3.939      ;
; 0.307  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.984      ; 2.939      ;
; 0.315  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.305      ; 4.268      ;
; 0.337  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.768      ; 4.233      ;
; 0.342  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.768      ; 4.238      ;
; 0.346  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.300      ; 4.294      ;
; 0.353  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.305      ; 4.306      ;
; 0.377  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.768      ; 4.273      ;
; 0.385  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.301      ; 4.334      ;
; 0.386  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.769      ; 4.283      ;
; 0.389  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.769      ; 4.286      ;
; 0.392  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.769      ; 4.289      ;
; 0.425  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.737      ; 4.290      ;
; 0.426  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.985      ; 3.059      ;
; 0.434  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.769      ; 4.331      ;
; 0.436  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.768      ; 4.332      ;
; 0.449  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.080      ; 4.177      ;
; 0.485  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.738      ; 4.351      ;
; 0.497  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.278      ; 4.423      ;
; 0.501  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.352      ; 4.501      ;
; 0.501  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.351      ; 4.500      ;
; 0.509  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.013      ; 3.170      ;
; 0.531  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.760      ; 2.939      ;
; 0.535  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.435      ; 4.618      ;
; 0.539  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.081      ; 4.268      ;
; 0.550  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.555      ; 4.233      ;
; 0.555  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.555      ; 4.238      ;
; 0.570  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.076      ; 4.294      ;
; 0.577  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.081      ; 4.306      ;
; 0.590  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.555      ; 4.273      ;
; 0.599  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.556      ; 4.283      ;
; 0.602  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.556      ; 4.286      ;
; 0.605  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.556      ; 4.289      ;
; 0.609  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.077      ; 4.334      ;
; 0.638  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.524      ; 4.290      ;
; 0.647  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.556      ; 4.331      ;
; 0.649  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.555      ; 4.332      ;
; 0.654  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|SR_OUT   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.521      ; 3.823      ;
; 0.656  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.761      ; 3.065      ;
; 0.698  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.525      ; 4.351      ;
; 0.721  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.054      ; 4.423      ;
; 0.725  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.128      ; 4.501      ;
; 0.731  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.127      ; 4.506      ;
; 0.739  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 2.789      ; 3.176      ;
; 0.759  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.211      ; 4.618      ;
; 0.764  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Block1:inst10|B1OUT    ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.527      ; 3.939      ;
; 0.817  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.768      ; 4.233      ;
; 0.822  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.768      ; 4.238      ;
; 0.857  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.768      ; 4.273      ;
; 0.866  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.769      ; 4.283      ;
; 0.869  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.769      ; 4.286      ;
; 0.872  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.769      ; 4.289      ;
; 0.897  ; super_register_bank:inst2|Working_register[7]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.640      ; 4.117      ;
; 0.905  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.737      ; 4.290      ;
; 0.906  ; super_register_bank:inst2|Working_register[1]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.640      ; 4.126      ;
; 0.914  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.769      ; 4.331      ;
; 0.916  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.768      ; 4.332      ;
; 0.923  ; super_register_bank:inst2|Working_register[2]                                                            ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.642      ; 4.145      ;
; 0.965  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.738      ; 4.351      ;
; 0.990  ; carry_block:inst8|cy                                                                                     ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.641      ; 4.211      ;
; 1.030  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.555      ; 4.233      ;
; 1.032  ; super_register_bank:inst2|Working_register[15]                                                           ; Block1:inst10|B1OUT    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.634      ; 4.246      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'nRST'                                                                                                                                                           ;
+--------+---------------------------------------------------+---------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node             ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.085 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[0]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 0.000        ; 3.020      ; 2.015      ;
; -1.046 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[0]~1 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; nRST        ; 0.000        ; 3.020      ; 2.054      ;
+--------+---------------------------------------------------+---------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'decoder:inst1|ALUC[0]'                                                                                                                                             ;
+--------+-----------------------------------------------+------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node          ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.714 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 2.142      ; 1.428      ;
; -0.707 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 2.147      ; 1.440      ;
; -0.686 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 2.146      ; 1.460      ;
; -0.645 ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.265      ; 1.700      ;
; -0.615 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 2.145      ; 1.530      ;
; -0.513 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 2.301      ; 1.788      ;
; -0.482 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 2.141      ; 1.659      ;
; -0.371 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 2.151      ; 1.780      ;
; -0.329 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 2.146      ; 1.817      ;
; -0.253 ; super_register_bank:inst2|r22[1]              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.256      ; 2.083      ;
; -0.187 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 2.142      ; 1.475      ;
; -0.160 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 2.147      ; 1.507      ;
; -0.123 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 2.146      ; 1.543      ;
; -0.101 ; super_register_bank:inst2|r20[1]              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.256      ; 2.235      ;
; -0.063 ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.414      ; 2.431      ;
; -0.059 ; constant_reg:inst6|k_out[4]                   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.414      ; 2.435      ;
; -0.055 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 2.144      ; 2.089      ;
; -0.041 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 2.145      ; 2.104      ;
; -0.038 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 2.145      ; 1.627      ;
; -0.035 ; constant_reg:inst6|k_out[0]                   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.414      ; 2.459      ;
; -0.028 ; super_register_bank:inst2|r0[4]               ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.415      ; 2.467      ;
; -0.018 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 2.151      ; 2.133      ;
; -0.007 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 2.146      ; 2.139      ;
; -0.002 ; decoder:inst1|ALUC[0]                         ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 0.759      ; 0.757      ;
; 0.018  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 2.152      ; 2.170      ;
; 0.022  ; super_register_bank:inst2|r23[1]              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.255      ; 2.357      ;
; 0.028  ; constant_reg:inst6|k_out[1]                   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.414      ; 2.522      ;
; 0.034  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 2.301      ; 1.855      ;
; 0.081  ; super_register_bank:inst2|r0[3]               ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.415      ; 2.576      ;
; 0.094  ; super_register_bank:inst2|r21[1]              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.256      ; 2.430      ;
; 0.098  ; super_register_bank:inst2|r6[1]               ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.265      ; 2.443      ;
; 0.099  ; super_register_bank:inst2|r0[3]               ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.261      ; 2.440      ;
; 0.111  ; constant_reg:inst6|k_out[2]                   ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.414      ; 2.605      ;
; 0.111  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 2.141      ; 1.772      ;
; 0.128  ; super_register_bank:inst2|r0[13]              ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.260      ; 2.468      ;
; 0.129  ; super_register_bank:inst2|r0[11]              ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.259      ; 2.468      ;
; 0.147  ; super_register_bank:inst2|r0[11]              ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.265      ; 2.492      ;
; 0.166  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.260      ; 2.506      ;
; 0.172  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 2.151      ; 2.323      ;
; 0.180  ; super_register_bank:inst2|r23[0]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.412      ; 2.672      ;
; 0.183  ; super_register_bank:inst2|r0[10]              ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.265      ; 2.528      ;
; 0.197  ; super_register_bank:inst2|r0[1]               ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.415      ; 2.692      ;
; 0.198  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; 0.000        ; 2.150      ; 2.348      ;
; 0.205  ; super_register_bank:inst2|r0[10]              ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.265      ; 2.550      ;
; 0.216  ; super_register_bank:inst2|r0[0]               ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.415      ; 2.711      ;
; 0.220  ; super_register_bank:inst2|r0[11]              ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.264      ; 2.564      ;
; 0.227  ; super_register_bank:inst2|r23[4]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.412      ; 2.719      ;
; 0.228  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 2.151      ; 1.899      ;
; 0.240  ; super_register_bank:inst2|r0[1]               ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.266      ; 2.586      ;
; 0.259  ; super_register_bank:inst2|r0[2]               ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.415      ; 2.754      ;
; 0.268  ; super_register_bank:inst2|r0[11]              ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.256      ; 2.604      ;
; 0.269  ; super_register_bank:inst2|r0[10]              ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.264      ; 2.613      ;
; 0.270  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 2.146      ; 1.936      ;
; 0.283  ; super_register_bank:inst2|r0[9]               ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.260      ; 2.623      ;
; 0.290  ; super_register_bank:inst2|r11[1]              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.263      ; 2.633      ;
; 0.309  ; super_register_bank:inst2|r21[0]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.412      ; 2.801      ;
; 0.310  ; super_register_bank:inst2|r0[10]              ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.259      ; 2.649      ;
; 0.323  ; super_register_bank:inst2|r0[10]              ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.256      ; 2.659      ;
; 0.340  ; super_register_bank:inst2|r0[9]               ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.265      ; 2.685      ;
; 0.348  ; super_register_bank:inst2|r0[11]              ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.260      ; 2.688      ;
; 0.356  ; super_register_bank:inst2|r21[4]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.412      ; 2.848      ;
; 0.359  ; super_register_bank:inst2|r13[1]              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.264      ; 2.703      ;
; 0.370  ; super_register_bank:inst2|r0[15]              ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.264      ; 2.714      ;
; 0.375  ; super_register_bank:inst2|r14[1]              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.268      ; 2.723      ;
; 0.399  ; super_register_bank:inst2|r0[9]               ; ALU:inst5|z[15]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.264      ; 2.743      ;
; 0.402  ; super_register_bank:inst2|r0[10]              ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.260      ; 2.742      ;
; 0.406  ; super_register_bank:inst2|Working_register[1] ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.414      ; 2.900      ;
; 0.410  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 0.759      ; 0.689      ;
; 0.417  ; constant_reg:inst6|k_out[7]                   ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.254      ; 2.751      ;
; 0.418  ; carry_block:inst8|cy                          ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.415      ; 2.913      ;
; 0.420  ; super_register_bank:inst2|r22[1]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.405      ; 2.905      ;
; 0.425  ; super_register_bank:inst2|r0[9]               ; ALU:inst5|z[10]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.265      ; 2.770      ;
; 0.434  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[9]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.258      ; 2.772      ;
; 0.435  ; super_register_bank:inst2|r2[1]               ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.268      ; 2.783      ;
; 0.440  ; super_register_bank:inst2|r0[9]               ; ALU:inst5|z[11]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.259      ; 2.779      ;
; 0.441  ; super_register_bank:inst2|r3[1]               ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.263      ; 2.784      ;
; 0.443  ; constant_reg:inst6|k_out[14]                  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.263      ; 2.786      ;
; 0.447  ; super_register_bank:inst2|r23[2]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.412      ; 2.939      ;
; 0.449  ; super_register_bank:inst2|Working_register[1] ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.265      ; 2.794      ;
; 0.453  ; super_register_bank:inst2|r0[9]               ; ALU:inst5|z[12]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.256      ; 2.789      ;
; 0.468  ; super_register_bank:inst2|r19[1]              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.261      ; 2.809      ;
; 0.473  ; constant_reg:inst6|k_out[13]                  ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.266      ; 2.819      ;
; 0.474  ; super_register_bank:inst2|r27[0]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.411      ; 2.965      ;
; 0.482  ; super_register_bank:inst2|r0[7]               ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.255      ; 2.817      ;
; 0.491  ; constant_reg:inst6|k_out[9]                   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.263      ; 2.834      ;
; 0.494  ; super_register_bank:inst2|r27[4]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.411      ; 2.985      ;
; 0.495  ; super_register_bank:inst2|r22[3]              ; ALU:inst5|z[4]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.405      ; 2.980      ;
; 0.495  ; super_register_bank:inst2|r27[1]              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.073      ; 2.648      ;
; 0.499  ; carry_block:inst8|cy                          ; ALU:inst5|z[3]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.261      ; 2.840      ;
; 0.500  ; super_register_bank:inst2|Working_register[7] ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.254      ; 2.834      ;
; 0.504  ; carry_block:inst8|cy                          ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[2] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.265      ; 2.849      ;
; 0.514  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.264      ; 2.858      ;
; 0.516  ; carry_block:inst8|cy                          ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.266      ; 2.862      ;
; 0.516  ; super_register_bank:inst2|r12[1]              ; ALU:inst5|z[1]   ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.260      ; 2.856      ;
; 0.526  ; decoder:inst1|ALUC[0]                         ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0]                             ; decoder:inst1|ALUC[0] ; -0.500       ; 2.151      ; 2.197      ;
; 0.528  ; constant_reg:inst6|k_out[13]                  ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.261      ; 2.869      ;
; 0.529  ; carry_block:inst8|cy                          ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[2] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.255      ; 2.864      ;
; 0.532  ; super_register_bank:inst2|r0[9]               ; ALU:inst5|z[13]  ; inst9|altpll_component|auto_generated|pll1|clk[4] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.260      ; 2.872      ;
; 0.534  ; constant_reg:inst6|k_out[3]                   ; ALU:inst5|z[7]   ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.254      ; 2.868      ;
; 0.538  ; constant_reg:inst6|k_out[7]                   ; ALU:inst5|z[14]  ; inst9|altpll_component|auto_generated|pll1|clk[3] ; decoder:inst1|ALUC[0] ; 0.000        ; 2.264      ; 2.882      ;
+--------+-----------------------------------------------+------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+--------+---------------------------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.082 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~7         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.050      ; 2.052      ;
; -0.029 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~0         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.050      ; 2.105      ;
; -0.029 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~6         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.050      ; 2.105      ;
; -0.028 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~2         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.050      ; 2.106      ;
; -0.028 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~5         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.050      ; 2.106      ;
; -0.027 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~1         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.050      ; 2.107      ;
; -0.027 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~3         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.050      ; 2.107      ;
; -0.027 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~4         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.050      ; 2.107      ;
; 0.197  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~38        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.256      ; 2.537      ;
; 0.201  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~39        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.256      ; 2.541      ;
; 0.216  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~36        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.256      ; 2.556      ;
; 0.222  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~16        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.050      ; 2.356      ;
; 0.228  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~40        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.256      ; 2.568      ;
; 0.233  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~29        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.251      ; 2.568      ;
; 0.249  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~18        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.241      ; 2.574      ;
; 0.263  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~37        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.256      ; 2.603      ;
; 0.266  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~33        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.256      ; 2.606      ;
; 0.271  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~26        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.251      ; 2.606      ;
; 0.276  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~35        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.256      ; 2.616      ;
; 0.286  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~24        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.251      ; 2.621      ;
; 0.289  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~34        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.256      ; 2.629      ;
; 0.293  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~23        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.251      ; 2.628      ;
; 0.294  ; fetch:inst4|tos[15]                               ; fetch:inst4|tos[15]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.423      ;
; 0.295  ; fetch:inst4|tos[13]                               ; fetch:inst4|tos[13]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.424      ;
; 0.296  ; fetch:inst4|tos[1]                                ; fetch:inst4|tos[1]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296  ; fetch:inst4|tos[7]                                ; fetch:inst4|tos[7]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296  ; fetch:inst4|tos[31]                               ; fetch:inst4|tos[31]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.424      ;
; 0.296  ; fetch:inst4|tos[11]                               ; fetch:inst4|tos[11]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.425      ;
; 0.297  ; fetch:inst4|tos[2]                                ; fetch:inst4|tos[2]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297  ; fetch:inst4|tos[17]                               ; fetch:inst4|tos[17]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297  ; fetch:inst4|tos[29]                               ; fetch:inst4|tos[29]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297  ; fetch:inst4|tos[27]                               ; fetch:inst4|tos[27]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[8]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.426      ;
; 0.298  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~27        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.251      ; 2.633      ;
; 0.298  ; fetch:inst4|tos[4]                                ; fetch:inst4|tos[4]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298  ; fetch:inst4|tos[16]                               ; fetch:inst4|tos[16]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.299  ; fetch:inst4|tos[24]                               ; fetch:inst4|tos[24]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299  ; fetch:inst4|tos[20]                               ; fetch:inst4|tos[20]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299  ; fetch:inst4|tos[18]                               ; fetch:inst4|tos[18]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.305  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~15        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.050      ; 2.439      ;
; 0.306  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~17        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.050      ; 2.440      ;
; 0.307  ; fetch:inst4|tos[0]                                ; fetch:inst4|tos[0]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.436      ;
; 0.308  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[7]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.247      ; 2.639      ;
; 0.308  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~25        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.251      ; 2.643      ;
; 0.309  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[2]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.247      ; 2.640      ;
; 0.309  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~12        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.241      ; 2.634      ;
; 0.310  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~13        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.050      ; 2.444      ;
; 0.315  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[6]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.247      ; 2.646      ;
; 0.319  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[4]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.247      ; 2.650      ;
; 0.356  ; fetch:inst4|tos[25]                               ; fetch:inst4|tos[25]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.484      ;
; 0.357  ; fetch:inst4|tos[14]                               ; fetch:inst4|tos[14]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.486      ;
; 0.357  ; fetch:inst4|tos[12]                               ; fetch:inst4|tos[12]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.486      ;
; 0.358  ; fetch:inst4|tos[10]                               ; fetch:inst4|tos[10]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.487      ;
; 0.358  ; fetch:inst4|tos[22]                               ; fetch:inst4|tos[22]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.486      ;
; 0.358  ; fetch:inst4|tos[26]                               ; fetch:inst4|tos[26]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.486      ;
; 0.359  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[3]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.247      ; 2.690      ;
; 0.359  ; fetch:inst4|tos[5]                                ; fetch:inst4|tos[5]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.488      ;
; 0.365  ; fetch:inst4|tos[23]                               ; fetch:inst4|tos[23]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.493      ;
; 0.365  ; fetch:inst4|tos[3]                                ; fetch:inst4|tos[3]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.494      ;
; 0.366  ; fetch:inst4|tos[30]                               ; fetch:inst4|tos[30]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.494      ;
; 0.366  ; fetch:inst4|tos[28]                               ; fetch:inst4|tos[28]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.494      ;
; 0.366  ; fetch:inst4|tos[6]                                ; fetch:inst4|tos[6]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.495      ;
; 0.368  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~22        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.251      ; 2.703      ;
; 0.368  ; fetch:inst4|tos[21]                               ; fetch:inst4|tos[21]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.496      ;
; 0.368  ; fetch:inst4|tos[19]                               ; fetch:inst4|tos[19]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.496      ;
; 0.382  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[0]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.248      ; 2.714      ;
; 0.402  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[1]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.247      ; 2.733      ;
; 0.404  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~28        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.251      ; 2.739      ;
; 0.405  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~14        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.050      ; 2.539      ;
; 0.406  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|stack~11        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.050      ; 2.540      ;
; 0.420  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; fetch:inst4|PC[5]~_emulated ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.247      ; 2.751      ;
; 0.443  ; fetch:inst4|tos[15]                               ; fetch:inst4|tos[16]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.572      ;
; 0.444  ; fetch:inst4|tos[13]                               ; fetch:inst4|tos[14]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.573      ;
; 0.445  ; fetch:inst4|tos[1]                                ; fetch:inst4|tos[2]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.574      ;
; 0.445  ; fetch:inst4|tos[7]                                ; fetch:inst4|tos[8]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.574      ;
; 0.445  ; fetch:inst4|tos[11]                               ; fetch:inst4|tos[12]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.574      ;
; 0.446  ; fetch:inst4|tos[17]                               ; fetch:inst4|tos[18]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.574      ;
; 0.446  ; fetch:inst4|tos[29]                               ; fetch:inst4|tos[30]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.574      ;
; 0.446  ; fetch:inst4|tos[27]                               ; fetch:inst4|tos[28]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.574      ;
; 0.454  ; fetch:inst4|tos[0]                                ; fetch:inst4|tos[1]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.583      ;
; 0.455  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[9]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.584      ;
; 0.455  ; fetch:inst4|tos[2]                                ; fetch:inst4|tos[3]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.584      ;
; 0.456  ; fetch:inst4|tos[16]                               ; fetch:inst4|tos[17]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.584      ;
; 0.456  ; fetch:inst4|tos[4]                                ; fetch:inst4|tos[5]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.585      ;
; 0.457  ; fetch:inst4|tos[24]                               ; fetch:inst4|tos[25]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457  ; fetch:inst4|tos[20]                               ; fetch:inst4|tos[21]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457  ; fetch:inst4|tos[18]                               ; fetch:inst4|tos[19]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457  ; fetch:inst4|tos[0]                                ; fetch:inst4|tos[2]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.586      ;
; 0.458  ; fetch:inst4|tos[2]                                ; fetch:inst4|tos[4]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.587      ;
; 0.458  ; fetch:inst4|tos[8]                                ; fetch:inst4|tos[10]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.587      ;
; 0.459  ; fetch:inst4|tos[4]                                ; fetch:inst4|tos[6]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.588      ;
; 0.459  ; fetch:inst4|tos[16]                               ; fetch:inst4|tos[18]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.587      ;
; 0.460  ; fetch:inst4|tos[18]                               ; fetch:inst4|tos[20]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.588      ;
; 0.460  ; fetch:inst4|tos[20]                               ; fetch:inst4|tos[22]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.588      ;
; 0.460  ; fetch:inst4|tos[24]                               ; fetch:inst4|tos[26]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.588      ;
; 0.481  ; fetch:inst4|tos[9]                                ; fetch:inst4|tos[9]          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.610      ;
; 0.505  ; fetch:inst4|tos[25]                               ; fetch:inst4|tos[26]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.633      ;
; 0.506  ; fetch:inst4|tos[15]                               ; fetch:inst4|tos[17]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.635      ;
; 0.507  ; fetch:inst4|tos[13]                               ; fetch:inst4|tos[15]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.636      ;
; 0.508  ; fetch:inst4|tos[11]                               ; fetch:inst4|tos[13]         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.637      ;
+--------+---------------------------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.186  ; carry_block:inst8|cy                           ; carry_block:inst8|cy                                                                                       ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.363  ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.130      ; 0.677      ;
; 0.924  ; decoder:inst1|ALUC[0]                          ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.130      ; 0.738      ;
; 1.203  ; ALU:inst5|cy_out                               ; carry_block:inst8|cy                                                                                       ; decoder:inst1|ALUC[0]                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -0.600     ; 0.287      ;
; 2.207  ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.965     ; 0.426      ;
; 2.236  ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.966     ; 0.454      ;
; 2.795  ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.992     ; 0.987      ;
; 2.848  ; decoder:inst1|ALUC[2]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -2.106     ; 0.426      ;
; 2.877  ; decoder:inst1|ALUC[1]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -2.107     ; 0.454      ;
; 3.011  ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.855     ; 0.360      ;
; 3.018  ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.855     ; 0.367      ;
; 3.025  ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.856     ; 0.373      ;
; 3.032  ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.856     ; 0.380      ;
; 3.033  ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.885     ; 0.352      ;
; 3.040  ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.885     ; 0.359      ;
; 3.043  ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.885     ; 0.362      ;
; 3.044  ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.886     ; 0.362      ;
; 3.048  ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.886     ; 0.366      ;
; 3.049  ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.886     ; 0.367      ;
; 3.052  ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.886     ; 0.370      ;
; 3.052  ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.885     ; 0.371      ;
; 3.052  ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.885     ; 0.371      ;
; 3.067  ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.885     ; 0.386      ;
; 3.145  ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.886     ; 0.463      ;
; 3.180  ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.885     ; 0.499      ;
; 3.185  ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.885     ; 0.504      ;
; 3.186  ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.886     ; 0.504      ;
; 3.195  ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.886     ; 0.513      ;
; 3.218  ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.886     ; 0.536      ;
; 3.436  ; decoder:inst1|ALUC[3]                          ; carry_block:inst8|cy                                                                                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -2.133     ; 0.987      ;
; 3.453  ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.156     ; 0.501      ;
; 3.494  ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.089     ; 0.609      ;
; 3.531  ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.089     ; 0.646      ;
; 3.591  ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -3.156     ; 0.639      ;
; 3.684  ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.028     ; 0.360      ;
; 3.691  ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.028     ; 0.367      ;
; 3.698  ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.029     ; 0.373      ;
; 3.705  ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.029     ; 0.380      ;
; 3.706  ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.058     ; 0.352      ;
; 3.713  ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.058     ; 0.359      ;
; 3.716  ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.058     ; 0.362      ;
; 3.717  ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.059     ; 0.362      ;
; 3.721  ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.059     ; 0.366      ;
; 3.722  ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.059     ; 0.367      ;
; 3.725  ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.059     ; 0.370      ;
; 3.725  ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.058     ; 0.371      ;
; 3.725  ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.058     ; 0.371      ;
; 3.740  ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.058     ; 0.386      ;
; 3.818  ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.059     ; 0.463      ;
; 3.853  ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.058     ; 0.499      ;
; 3.858  ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.058     ; 0.504      ;
; 3.859  ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.059     ; 0.504      ;
; 3.868  ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.059     ; 0.513      ;
; 3.891  ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.059     ; 0.536      ;
; 4.094  ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.297     ; 0.501      ;
; 4.135  ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.230     ; 0.609      ;
; 4.172  ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.230     ; 0.646      ;
; 4.232  ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; -3.297     ; 0.639      ;
; 16.387 ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.276      ; 0.787      ;
; 16.463 ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.282      ; 0.869      ;
; 16.492 ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.090      ; 0.706      ;
; 16.497 ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.090      ; 0.711      ;
; 16.527 ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.090      ; 0.741      ;
; 16.528 ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.284      ; 0.936      ;
; 16.605 ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.086      ; 0.815      ;
; 16.607 ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.282      ; 1.013      ;
; 16.616 ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.090      ; 0.830      ;
; 16.654 ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.090      ; 0.868      ;
; 16.778 ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.090      ; 0.992      ;
; 16.780 ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.090      ; 0.994      ;
; 16.801 ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.090      ; 1.015      ;
; 16.831 ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.090      ; 1.045      ;
; 17.090 ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.086      ; 1.300      ;
; 17.127 ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2] ; -16.000      ; 0.090      ; 1.341      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.600  ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.318      ; 1.132      ;
; 0.790  ; fetch:inst4|PC[0]~1                               ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.601     ; 0.403      ;
; 1.559  ; nRST                                              ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; nRST                                              ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.318      ; 1.591      ;
; 11.905 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -12.000      ; 2.236      ; 2.265      ;
; 31.905 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 2.236      ; 2.265      ;
; 32.480 ; fetch:inst4|PC[1]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.090      ; 0.694      ;
; 32.491 ; fetch:inst4|PC[3]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.090      ; 0.705      ;
; 32.707 ; fetch:inst4|PC[4]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.090      ; 0.921      ;
; 32.797 ; fetch:inst4|PC[0]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.089      ; 1.010      ;
; 32.870 ; fetch:inst4|PC[6]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.090      ; 1.084      ;
; 32.891 ; fetch:inst4|PC[2]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.090      ; 1.105      ;
; 32.899 ; fetch:inst4|PC[5]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.090      ; 1.113      ;
; 33.018 ; fetch:inst4|PC[7]~_emulated                       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[1] ; -32.000      ; 0.090      ; 1.232      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                ;
+-------+-----------------+------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                        ; Launch Clock          ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+
; 1.578 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r15[6]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.731     ; 0.031      ;
; 1.922 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r15[7]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.727     ; 0.379      ;
; 1.954 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r23[7]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.924     ; 0.214      ;
; 2.010 ; ALU:inst5|z[10] ; super_register_bank:inst2|Working_register[10] ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.736     ; 0.458      ;
; 2.012 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r15[3]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.931     ; 0.265      ;
; 2.015 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r15[0]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.926     ; 0.273      ;
; 2.023 ; ALU:inst5|z[12] ; super_register_bank:inst2|r0[12]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.923     ; 0.284      ;
; 2.024 ; ALU:inst5|z[13] ; super_register_bank:inst2|r4[13]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.923     ; 0.285      ;
; 2.025 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r13[3]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.931     ; 0.278      ;
; 2.035 ; ALU:inst5|z[15] ; super_register_bank:inst2|r22[15]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.726     ; 0.493      ;
; 2.058 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r0[5]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.733     ; 0.509      ;
; 2.064 ; ALU:inst5|z[13] ; super_register_bank:inst2|Working_register[13] ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.727     ; 0.521      ;
; 2.064 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r14[9]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.735     ; 0.513      ;
; 2.075 ; ALU:inst5|z[0]  ; super_register_bank:inst2|Working_register[0]  ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.731     ; 0.528      ;
; 2.088 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r15[4]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.074     ; 0.198      ;
; 2.097 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r0[6]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.734     ; 0.547      ;
; 2.109 ; ALU:inst5|z[14] ; super_register_bank:inst2|Working_register[14] ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.736     ; 0.557      ;
; 2.109 ; ALU:inst5|z[12] ; super_register_bank:inst2|Working_register[12] ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.727     ; 0.566      ;
; 2.123 ; ALU:inst5|z[9]  ; super_register_bank:inst2|Working_register[9]  ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.731     ; 0.576      ;
; 2.133 ; ALU:inst5|z[11] ; super_register_bank:inst2|r4[11]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.922     ; 0.395      ;
; 2.136 ; ALU:inst5|z[11] ; super_register_bank:inst2|r9[11]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.922     ; 0.398      ;
; 2.138 ; ALU:inst5|z[12] ; super_register_bank:inst2|r18[12]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.923     ; 0.399      ;
; 2.148 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r4[0]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.927     ; 0.405      ;
; 2.159 ; ALU:inst5|z[6]  ; super_register_bank:inst2|Working_register[6]  ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.730     ; 0.613      ;
; 2.164 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r26[7]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.923     ; 0.425      ;
; 2.173 ; ALU:inst5|z[11] ; super_register_bank:inst2|Working_register[11] ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.730     ; 0.627      ;
; 2.176 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r27[9]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.730     ; 0.630      ;
; 2.178 ; ALU:inst5|z[11] ; super_register_bank:inst2|r27[11]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.729     ; 0.633      ;
; 2.179 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r21[6]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.928     ; 0.435      ;
; 2.182 ; ALU:inst5|z[13] ; super_register_bank:inst2|r27[13]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.730     ; 0.636      ;
; 2.189 ; ALU:inst5|z[12] ; super_register_bank:inst2|r21[12]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.925     ; 0.448      ;
; 2.191 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r27[2]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.732     ; 0.643      ;
; 2.195 ; ALU:inst5|z[11] ; super_register_bank:inst2|r10[11]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.735     ; 0.644      ;
; 2.195 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r23[6]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.928     ; 0.451      ;
; 2.198 ; ALU:inst5|z[15] ; super_register_bank:inst2|r21[15]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.924     ; 0.458      ;
; 2.199 ; ALU:inst5|z[14] ; super_register_bank:inst2|r4[14]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.928     ; 0.455      ;
; 2.199 ; ALU:inst5|z[10] ; super_register_bank:inst2|r25[10]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.933     ; 0.450      ;
; 2.203 ; ALU:inst5|z[13] ; super_register_bank:inst2|r15[13]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.921     ; 0.466      ;
; 2.206 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r10[1]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.742     ; 0.648      ;
; 2.211 ; ALU:inst5|z[15] ; super_register_bank:inst2|r10[15]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.739     ; 0.656      ;
; 2.211 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r10[7]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.731     ; 0.664      ;
; 2.211 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r1[3]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.934     ; 0.461      ;
; 2.212 ; ALU:inst5|z[10] ; super_register_bank:inst2|r10[10]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.741     ; 0.655      ;
; 2.214 ; ALU:inst5|z[14] ; super_register_bank:inst2|r9[14]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.928     ; 0.470      ;
; 2.214 ; ALU:inst5|z[8]  ; super_register_bank:inst2|Working_register[8]  ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.731     ; 0.667      ;
; 2.214 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r10[8]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.737     ; 0.661      ;
; 2.215 ; ALU:inst5|z[12] ; super_register_bank:inst2|r16[12]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.923     ; 0.476      ;
; 2.216 ; ALU:inst5|z[12] ; super_register_bank:inst2|r19[12]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.923     ; 0.477      ;
; 2.221 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r6[6]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.735     ; 0.670      ;
; 2.223 ; ALU:inst5|z[10] ; super_register_bank:inst2|r13[10]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.934     ; 0.473      ;
; 2.225 ; ALU:inst5|z[15] ; super_register_bank:inst2|r4[15]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.926     ; 0.483      ;
; 2.228 ; ALU:inst5|z[14] ; super_register_bank:inst2|r10[14]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.741     ; 0.671      ;
; 2.230 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r10[9]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.736     ; 0.678      ;
; 2.231 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r18[7]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.923     ; 0.492      ;
; 2.235 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r9[7]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.928     ; 0.491      ;
; 2.236 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r0[9]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.932     ; 0.488      ;
; 2.238 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r10[2]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.738     ; 0.684      ;
; 2.238 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r21[3]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.724     ; 0.698      ;
; 2.242 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r19[7]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.923     ; 0.503      ;
; 2.243 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r23[5]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.927     ; 0.500      ;
; 2.244 ; ALU:inst5|z[12] ; super_register_bank:inst2|r26[12]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.923     ; 0.505      ;
; 2.244 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r13[7]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.928     ; 0.500      ;
; 2.244 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r3[4]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.073     ; 0.355      ;
; 2.245 ; ALU:inst5|z[15] ; super_register_bank:inst2|r12[15]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.928     ; 0.501      ;
; 2.246 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r11[4]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.073     ; 0.357      ;
; 2.258 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r17[7]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.923     ; 0.519      ;
; 2.259 ; ALU:inst5|z[12] ; super_register_bank:inst2|r27[12]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.923     ; 0.520      ;
; 2.260 ; ALU:inst5|z[5]  ; super_register_bank:inst2|Working_register[5]  ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.729     ; 0.715      ;
; 2.261 ; ALU:inst5|z[13] ; super_register_bank:inst2|r21[13]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.920     ; 0.525      ;
; 2.263 ; ALU:inst5|z[14] ; super_register_bank:inst2|r3[14]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.933     ; 0.514      ;
; 2.264 ; ALU:inst5|z[14] ; super_register_bank:inst2|r11[14]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.933     ; 0.515      ;
; 2.270 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r11[9]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.928     ; 0.526      ;
; 2.271 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r3[9]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.928     ; 0.527      ;
; 2.274 ; ALU:inst5|z[15] ; super_register_bank:inst2|r15[15]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.933     ; 0.525      ;
; 2.274 ; ALU:inst5|z[12] ; super_register_bank:inst2|r10[12]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.732     ; 0.726      ;
; 2.275 ; ALU:inst5|z[11] ; super_register_bank:inst2|r21[11]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.919     ; 0.540      ;
; 2.276 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r4[1]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.929     ; 0.531      ;
; 2.280 ; ALU:inst5|z[15] ; super_register_bank:inst2|r24[15]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.923     ; 0.541      ;
; 2.281 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r3[2]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.931     ; 0.534      ;
; 2.283 ; ALU:inst5|z[10] ; super_register_bank:inst2|r3[10]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.933     ; 0.534      ;
; 2.283 ; ALU:inst5|z[10] ; super_register_bank:inst2|r11[10]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.933     ; 0.534      ;
; 2.284 ; ALU:inst5|z[10] ; super_register_bank:inst2|r4[10]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.928     ; 0.540      ;
; 2.285 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r11[2]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.931     ; 0.538      ;
; 2.286 ; ALU:inst5|z[12] ; super_register_bank:inst2|r5[12]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.731     ; 0.739      ;
; 2.288 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r7[1]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.933     ; 0.539      ;
; 2.288 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r25[5]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.926     ; 0.546      ;
; 2.289 ; ALU:inst5|z[15] ; super_register_bank:inst2|r27[15]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.930     ; 0.543      ;
; 2.290 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r7[2]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.929     ; 0.545      ;
; 2.293 ; ALU:inst5|z[12] ; super_register_bank:inst2|r4[12]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.919     ; 0.558      ;
; 2.294 ; ALU:inst5|z[15] ; super_register_bank:inst2|r26[15]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.923     ; 0.555      ;
; 2.294 ; ALU:inst5|z[10] ; super_register_bank:inst2|r21[10]              ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.934     ; 0.544      ;
; 2.295 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r13[6]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.932     ; 0.547      ;
; 2.300 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r9[1]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.937     ; 0.547      ;
; 2.300 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r7[3]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.928     ; 0.556      ;
; 2.300 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r22[8]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.928     ; 0.556      ;
; 2.301 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r26[2]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.930     ; 0.555      ;
; 2.302 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r17[1]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.934     ; 0.552      ;
; 2.302 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r5[3]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.935     ; 0.551      ;
; 2.304 ; ALU:inst5|z[10] ; super_register_bank:inst2|r7[10]               ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.932     ; 0.556      ;
; 2.305 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r9[6]                ; decoder:inst1|ALUC[0] ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.932     ; 0.557      ;
+-------+-----------------+------------------------------------------------+-----------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                      ; Launch Clock                                                                                             ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.640 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.128      ; 2.080      ;
; 1.679 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.131      ; 2.122      ;
; 1.694 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.130      ; 2.136      ;
; 1.782 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.132      ; 2.226      ;
; 1.790 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.132      ; 2.234      ;
; 1.790 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.131      ; 2.233      ;
; 1.802 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.130      ; 2.244      ;
; 1.908 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.131      ; 2.351      ;
; 1.909 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.130      ; 2.351      ;
; 1.928 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.131      ; 2.371      ;
; 2.082 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.130      ; 2.524      ;
; 2.140 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.128      ; 2.080      ;
; 2.158 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.131      ; 2.601      ;
; 2.179 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.131      ; 2.122      ;
; 2.194 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.130      ; 2.136      ;
; 2.275 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.131      ; 2.718      ;
; 2.282 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.132      ; 2.226      ;
; 2.290 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.132      ; 2.234      ;
; 2.290 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.131      ; 2.233      ;
; 2.300 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.128      ; 2.740      ;
; 2.302 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.130      ; 2.244      ;
; 2.309 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.131      ; 2.752      ;
; 2.408 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.131      ; 2.351      ;
; 2.409 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.130      ; 2.351      ;
; 2.428 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.131      ; 2.371      ;
; 2.582 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.130      ; 2.524      ;
; 2.641 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.132      ; 3.085      ;
; 2.658 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.131      ; 2.601      ;
; 2.775 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.131      ; 2.718      ;
; 2.800 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.128      ; 2.740      ;
; 2.809 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.131      ; 2.752      ;
; 3.141 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.132      ; 3.085      ;
; 3.692 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.197     ; 0.679      ;
; 3.692 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.197     ; 0.679      ;
; 3.692 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.197     ; 0.679      ;
; 3.872 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.196     ; 0.860      ;
; 3.872 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.196     ; 0.860      ;
; 3.874 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.200     ; 0.858      ;
; 3.901 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.197     ; 0.888      ;
; 3.901 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.197     ; 0.888      ;
; 3.901 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.197     ; 0.888      ;
; 3.901 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.197     ; 0.888      ;
; 3.941 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.198     ; 0.927      ;
; 4.000 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.198     ; 0.986      ;
; 4.000 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.198     ; 0.986      ;
; 4.000 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.196     ; 0.988      ;
; 4.000 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.198     ; 0.986      ;
; 4.040 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.200     ; 1.024      ;
; 4.333 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -3.338     ; 0.679      ;
; 4.333 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -3.338     ; 0.679      ;
; 4.333 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -3.338     ; 0.679      ;
; 4.513 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -3.337     ; 0.860      ;
; 4.513 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -3.337     ; 0.860      ;
; 4.515 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -3.341     ; 0.858      ;
; 4.542 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -3.338     ; 0.888      ;
; 4.542 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -3.338     ; 0.888      ;
; 4.542 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -3.338     ; 0.888      ;
; 4.542 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -3.338     ; 0.888      ;
; 4.582 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -3.339     ; 0.927      ;
; 4.641 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -3.339     ; 0.986      ;
; 4.641 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -3.339     ; 0.986      ;
; 4.641 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -3.337     ; 0.988      ;
; 4.641 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -3.339     ; 0.986      ;
; 4.681 ; decoder:inst1|KMux                                                                                       ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; -3.341     ; 1.024      ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                             ;
+--------+-----------+-----------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                       ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.564 ; nRST      ; super_register_bank:inst2|r2[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.116     ; 1.875      ;
; -1.564 ; nRST      ; super_register_bank:inst2|r2[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.116     ; 1.875      ;
; -1.564 ; nRST      ; super_register_bank:inst2|r2[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.116     ; 1.875      ;
; -1.564 ; nRST      ; super_register_bank:inst2|r2[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.116     ; 1.875      ;
; -1.564 ; nRST      ; super_register_bank:inst2|r14[1]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.116     ; 1.875      ;
; -1.564 ; nRST      ; super_register_bank:inst2|r2[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.116     ; 1.875      ;
; -1.564 ; nRST      ; super_register_bank:inst2|r14[0]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.116     ; 1.875      ;
; -1.564 ; nRST      ; super_register_bank:inst2|r2[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.116     ; 1.875      ;
; -1.562 ; nRST      ; super_register_bank:inst2|r23[14]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.115     ; 1.874      ;
; -1.562 ; nRST      ; super_register_bank:inst2|r23[15]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.115     ; 1.874      ;
; -1.551 ; nRST      ; super_register_bank:inst2|Working_register[2] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.115     ; 1.863      ;
; -1.531 ; nRST      ; super_register_bank:inst2|r2[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.116     ; 1.842      ;
; -1.531 ; nRST      ; super_register_bank:inst2|r6[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.116     ; 1.842      ;
; -1.531 ; nRST      ; super_register_bank:inst2|r6[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.116     ; 1.842      ;
; -1.517 ; nRST      ; super_register_bank:inst2|r13[12]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.113     ; 1.831      ;
; -1.517 ; nRST      ; super_register_bank:inst2|r13[14]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.113     ; 1.831      ;
; -1.505 ; nRST      ; super_register_bank:inst2|r14[4]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.113     ; 1.819      ;
; -1.505 ; nRST      ; super_register_bank:inst2|r6[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.113     ; 1.819      ;
; -1.505 ; nRST      ; super_register_bank:inst2|r6[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.113     ; 1.819      ;
; -1.505 ; nRST      ; super_register_bank:inst2|r14[3]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.113     ; 1.819      ;
; -1.505 ; nRST      ; super_register_bank:inst2|r14[2]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.113     ; 1.819      ;
; -1.505 ; nRST      ; super_register_bank:inst2|r6[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.113     ; 1.819      ;
; -1.505 ; nRST      ; super_register_bank:inst2|r6[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.113     ; 1.819      ;
; -1.505 ; nRST      ; super_register_bank:inst2|r6[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.113     ; 1.819      ;
; -1.501 ; nRST      ; super_register_bank:inst2|r0[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.110     ; 1.818      ;
; -1.498 ; nRST      ; super_register_bank:inst2|r3[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.814      ;
; -1.498 ; nRST      ; super_register_bank:inst2|r11[8]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.814      ;
; -1.498 ; nRST      ; super_register_bank:inst2|r3[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.814      ;
; -1.498 ; nRST      ; super_register_bank:inst2|r11[9]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.814      ;
; -1.498 ; nRST      ; super_register_bank:inst2|r3[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.814      ;
; -1.498 ; nRST      ; super_register_bank:inst2|r11[10]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.814      ;
; -1.498 ; nRST      ; super_register_bank:inst2|r3[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.814      ;
; -1.498 ; nRST      ; super_register_bank:inst2|r11[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.814      ;
; -1.498 ; nRST      ; super_register_bank:inst2|r3[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.814      ;
; -1.498 ; nRST      ; super_register_bank:inst2|r11[12]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.814      ;
; -1.498 ; nRST      ; super_register_bank:inst2|r11[13]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.814      ;
; -1.498 ; nRST      ; super_register_bank:inst2|r3[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.814      ;
; -1.498 ; nRST      ; super_register_bank:inst2|r3[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.814      ;
; -1.498 ; nRST      ; super_register_bank:inst2|r11[14]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.814      ;
; -1.498 ; nRST      ; super_register_bank:inst2|r11[15]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.814      ;
; -1.492 ; nRST      ; super_register_bank:inst2|r19[8]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.808      ;
; -1.492 ; nRST      ; super_register_bank:inst2|r18[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.808      ;
; -1.492 ; nRST      ; super_register_bank:inst2|r19[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.808      ;
; -1.492 ; nRST      ; super_register_bank:inst2|r19[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.808      ;
; -1.492 ; nRST      ; super_register_bank:inst2|r18[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.808      ;
; -1.492 ; nRST      ; super_register_bank:inst2|r19[13]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.808      ;
; -1.492 ; nRST      ; super_register_bank:inst2|r18[13]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.808      ;
; -1.491 ; nRST      ; super_register_bank:inst2|r13[10]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.112     ; 1.806      ;
; -1.489 ; nRST      ; super_register_bank:inst2|r9[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.115     ; 1.801      ;
; -1.489 ; nRST      ; super_register_bank:inst2|r13[8]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.115     ; 1.801      ;
; -1.489 ; nRST      ; super_register_bank:inst2|r9[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.115     ; 1.801      ;
; -1.489 ; nRST      ; super_register_bank:inst2|r13[6]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.115     ; 1.801      ;
; -1.489 ; nRST      ; super_register_bank:inst2|r13[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.115     ; 1.801      ;
; -1.489 ; nRST      ; super_register_bank:inst2|r9[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.115     ; 1.801      ;
; -1.489 ; nRST      ; super_register_bank:inst2|r13[7]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.115     ; 1.801      ;
; -1.489 ; nRST      ; super_register_bank:inst2|r9[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.115     ; 1.801      ;
; -1.489 ; nRST      ; super_register_bank:inst2|r9[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.115     ; 1.801      ;
; -1.489 ; nRST      ; super_register_bank:inst2|r13[15]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.115     ; 1.801      ;
; -1.487 ; nRST      ; super_register_bank:inst2|r3[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.803      ;
; -1.487 ; nRST      ; super_register_bank:inst2|r11[6]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.803      ;
; -1.487 ; nRST      ; super_register_bank:inst2|r11[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.803      ;
; -1.487 ; nRST      ; super_register_bank:inst2|r3[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.803      ;
; -1.487 ; nRST      ; super_register_bank:inst2|r11[4]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.803      ;
; -1.487 ; nRST      ; super_register_bank:inst2|r3[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.803      ;
; -1.487 ; nRST      ; super_register_bank:inst2|r3[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.803      ;
; -1.487 ; nRST      ; super_register_bank:inst2|r11[3]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.803      ;
; -1.487 ; nRST      ; super_register_bank:inst2|r3[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.803      ;
; -1.487 ; nRST      ; super_register_bank:inst2|r11[2]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.803      ;
; -1.487 ; nRST      ; super_register_bank:inst2|r3[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.803      ;
; -1.487 ; nRST      ; super_register_bank:inst2|r11[1]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.803      ;
; -1.487 ; nRST      ; super_register_bank:inst2|r3[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.803      ;
; -1.487 ; nRST      ; super_register_bank:inst2|r11[0]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.803      ;
; -1.487 ; nRST      ; super_register_bank:inst2|r3[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.803      ;
; -1.487 ; nRST      ; super_register_bank:inst2|r11[7]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.803      ;
; -1.486 ; nRST      ; super_register_bank:inst2|r15[8]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.104     ; 1.809      ;
; -1.486 ; nRST      ; super_register_bank:inst2|r21[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.104     ; 1.809      ;
; -1.486 ; nRST      ; super_register_bank:inst2|r21[1]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.104     ; 1.809      ;
; -1.486 ; nRST      ; super_register_bank:inst2|r21[7]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.104     ; 1.809      ;
; -1.486 ; nRST      ; super_register_bank:inst2|r15[9]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.104     ; 1.809      ;
; -1.486 ; nRST      ; super_register_bank:inst2|r15[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.104     ; 1.809      ;
; -1.486 ; nRST      ; super_register_bank:inst2|r15[13]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.104     ; 1.809      ;
; -1.486 ; nRST      ; super_register_bank:inst2|r21[15]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.104     ; 1.809      ;
; -1.481 ; nRST      ; super_register_bank:inst2|r23[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.797      ;
; -1.481 ; nRST      ; super_register_bank:inst2|r23[7]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.797      ;
; -1.481 ; nRST      ; super_register_bank:inst2|r23[11]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.111     ; 1.797      ;
; -1.477 ; nRST      ; super_register_bank:inst2|Working_register[1] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.113     ; 1.791      ;
; -1.477 ; nRST      ; super_register_bank:inst2|Working_register[7] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.113     ; 1.791      ;
; -1.475 ; nRST      ; super_register_bank:inst2|r10[6]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.117     ; 1.785      ;
; -1.475 ; nRST      ; super_register_bank:inst2|r10[3]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.117     ; 1.785      ;
; -1.475 ; nRST      ; super_register_bank:inst2|r10[0]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.117     ; 1.785      ;
; -1.475 ; nRST      ; super_register_bank:inst2|r10[13]             ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.117     ; 1.785      ;
; -1.469 ; nRST      ; super_register_bank:inst2|r8[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.109     ; 1.787      ;
; -1.469 ; nRST      ; super_register_bank:inst2|r12[6]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.109     ; 1.787      ;
; -1.469 ; nRST      ; super_register_bank:inst2|r4[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.110     ; 1.786      ;
; -1.469 ; nRST      ; super_register_bank:inst2|r8[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.109     ; 1.787      ;
; -1.469 ; nRST      ; super_register_bank:inst2|r12[5]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.109     ; 1.787      ;
; -1.469 ; nRST      ; super_register_bank:inst2|r4[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.110     ; 1.786      ;
; -1.469 ; nRST      ; super_register_bank:inst2|r8[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.109     ; 1.787      ;
; -1.469 ; nRST      ; super_register_bank:inst2|r12[3]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.109     ; 1.787      ;
; -1.469 ; nRST      ; super_register_bank:inst2|r4[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.110     ; 1.786      ;
+--------+-----------+-----------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                            ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.562 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.115     ; 1.874      ;
; -1.551 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.115     ; 1.863      ;
; -1.517 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.113     ; 1.831      ;
; -1.517 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.113     ; 1.831      ;
; -1.517 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.113     ; 1.831      ;
; -1.517 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.113     ; 1.831      ;
; -1.491 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.112     ; 1.806      ;
; -1.491 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.112     ; 1.806      ;
; -1.481 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.111     ; 1.797      ;
; -1.477 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.113     ; 1.791      ;
; -1.477 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.113     ; 1.791      ;
; -1.477 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.113     ; 1.791      ;
; -1.460 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.113     ; 1.774      ;
; -1.448 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.112     ; 1.763      ;
; -1.448 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.112     ; 1.763      ;
; -1.448 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.500        ; -0.112     ; 1.763      ;
; -0.572 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.115     ; 1.384      ;
; -0.566 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.115     ; 1.378      ;
; -0.545 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.113     ; 1.359      ;
; -0.545 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.113     ; 1.359      ;
; -0.545 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.113     ; 1.359      ;
; -0.545 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.113     ; 1.359      ;
; -0.524 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.112     ; 1.339      ;
; -0.524 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.112     ; 1.339      ;
; -0.512 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.111     ; 1.328      ;
; -0.507 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.113     ; 1.321      ;
; -0.507 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.113     ; 1.321      ;
; -0.507 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.113     ; 1.321      ;
; -0.497 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.113     ; 1.311      ;
; -0.496 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.112     ; 1.311      ;
; -0.496 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.112     ; 1.311      ;
; -0.496 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 1.000        ; -0.112     ; 1.311      ;
+--------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                           ;
+--------+-----------+-----------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                     ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.255 ; nRST      ; fetch:inst4|PC[0]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.078      ; 1.760      ;
; -1.208 ; nRST      ; fetch:inst4|PC[7]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.077      ; 1.712      ;
; -1.208 ; nRST      ; fetch:inst4|PC[6]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.077      ; 1.712      ;
; -1.208 ; nRST      ; fetch:inst4|PC[5]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.077      ; 1.712      ;
; -1.208 ; nRST      ; fetch:inst4|PC[4]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.077      ; 1.712      ;
; -1.208 ; nRST      ; fetch:inst4|PC[3]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.077      ; 1.712      ;
; -1.208 ; nRST      ; fetch:inst4|PC[2]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.077      ; 1.712      ;
; -1.208 ; nRST      ; fetch:inst4|PC[1]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.077      ; 1.712      ;
; -0.297 ; nRST      ; fetch:inst4|PC[0]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.078      ; 1.302      ;
; -0.266 ; nRST      ; fetch:inst4|PC[7]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.077      ; 1.270      ;
; -0.266 ; nRST      ; fetch:inst4|PC[6]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.077      ; 1.270      ;
; -0.266 ; nRST      ; fetch:inst4|PC[5]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.077      ; 1.270      ;
; -0.266 ; nRST      ; fetch:inst4|PC[4]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.077      ; 1.270      ;
; -0.266 ; nRST      ; fetch:inst4|PC[3]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.077      ; 1.270      ;
; -0.266 ; nRST      ; fetch:inst4|PC[2]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.077      ; 1.270      ;
; -0.266 ; nRST      ; fetch:inst4|PC[1]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.077      ; 1.270      ;
+--------+-----------+-----------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[4]'                                                                                              ;
+-------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.638 ; nRST      ; super_register_bank:inst2|r22[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.338      ; 1.170      ;
; 0.660 ; nRST      ; super_register_bank:inst2|r21[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.338      ; 1.192      ;
; 0.668 ; nRST      ; super_register_bank:inst2|r27[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.331      ; 1.193      ;
; 0.668 ; nRST      ; super_register_bank:inst2|r27[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.331      ; 1.193      ;
; 0.668 ; nRST      ; super_register_bank:inst2|r27[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.331      ; 1.193      ;
; 0.668 ; nRST      ; super_register_bank:inst2|r27[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.331      ; 1.193      ;
; 0.668 ; nRST      ; super_register_bank:inst2|r27[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.331      ; 1.193      ;
; 0.668 ; nRST      ; super_register_bank:inst2|r27[13]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.331      ; 1.193      ;
; 0.701 ; nRST      ; super_register_bank:inst2|r25[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.029      ;
; 0.706 ; nRST      ; super_register_bank:inst2|r7[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.034      ;
; 0.706 ; nRST      ; super_register_bank:inst2|r7[3]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.034      ;
; 0.706 ; nRST      ; super_register_bank:inst2|r7[2]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.034      ;
; 0.706 ; nRST      ; super_register_bank:inst2|r7[9]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.034      ;
; 0.706 ; nRST      ; super_register_bank:inst2|r7[14]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.034      ;
; 0.706 ; nRST      ; super_register_bank:inst2|r3[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.034      ;
; 0.706 ; nRST      ; super_register_bank:inst2|r7[15]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.034      ;
; 0.714 ; nRST      ; super_register_bank:inst2|r5[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.326      ; 1.234      ;
; 0.714 ; nRST      ; super_register_bank:inst2|r5[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.326      ; 1.234      ;
; 0.715 ; nRST      ; super_register_bank:inst2|Working_register[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.334      ; 1.243      ;
; 0.715 ; nRST      ; super_register_bank:inst2|Working_register[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.334      ; 1.243      ;
; 0.719 ; nRST      ; super_register_bank:inst2|r24[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.047      ;
; 0.719 ; nRST      ; super_register_bank:inst2|r24[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.047      ;
; 0.719 ; nRST      ; super_register_bank:inst2|r24[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.047      ;
; 0.719 ; nRST      ; super_register_bank:inst2|r27[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.047      ;
; 0.719 ; nRST      ; super_register_bank:inst2|r24[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.047      ;
; 0.719 ; nRST      ; super_register_bank:inst2|r27[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.047      ;
; 0.719 ; nRST      ; super_register_bank:inst2|r24[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.047      ;
; 0.719 ; nRST      ; super_register_bank:inst2|r24[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.047      ;
; 0.719 ; nRST      ; super_register_bank:inst2|r24[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.047      ;
; 0.719 ; nRST      ; super_register_bank:inst2|r24[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.047      ;
; 0.719 ; nRST      ; super_register_bank:inst2|r24[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.047      ;
; 0.722 ; nRST      ; super_register_bank:inst2|r6[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.325      ; 1.241      ;
; 0.722 ; nRST      ; super_register_bank:inst2|r15[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.329      ; 1.245      ;
; 0.722 ; nRST      ; super_register_bank:inst2|r15[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.329      ; 1.245      ;
; 0.726 ; nRST      ; super_register_bank:inst2|r15[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.331      ; 1.251      ;
; 0.728 ; nRST      ; super_register_bank:inst2|r0[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.326      ; 1.248      ;
; 0.728 ; nRST      ; super_register_bank:inst2|r0[5]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.326      ; 1.248      ;
; 0.730 ; nRST      ; super_register_bank:inst2|r10[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.325      ; 1.249      ;
; 0.730 ; nRST      ; super_register_bank:inst2|r10[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.325      ; 1.249      ;
; 0.730 ; nRST      ; super_register_bank:inst2|r10[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.325      ; 1.249      ;
; 0.730 ; nRST      ; super_register_bank:inst2|r10[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.325      ; 1.249      ;
; 0.730 ; nRST      ; super_register_bank:inst2|r10[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.325      ; 1.249      ;
; 0.730 ; nRST      ; super_register_bank:inst2|r10[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.325      ; 1.249      ;
; 0.730 ; nRST      ; super_register_bank:inst2|r10[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.325      ; 1.249      ;
; 0.730 ; nRST      ; super_register_bank:inst2|r10[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.325      ; 1.249      ;
; 0.730 ; nRST      ; super_register_bank:inst2|r10[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.325      ; 1.249      ;
; 0.730 ; nRST      ; super_register_bank:inst2|r10[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.325      ; 1.249      ;
; 0.730 ; nRST      ; super_register_bank:inst2|r10[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.325      ; 1.249      ;
; 0.739 ; nRST      ; super_register_bank:inst2|r10[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.324      ; 1.257      ;
; 0.765 ; nRST      ; super_register_bank:inst2|r14[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.326      ; 1.285      ;
; 0.795 ; nRST      ; super_register_bank:inst2|Working_register[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.330      ; 1.319      ;
; 0.795 ; nRST      ; super_register_bank:inst2|Working_register[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.330      ; 1.319      ;
; 0.795 ; nRST      ; super_register_bank:inst2|Working_register[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.330      ; 1.319      ;
; 0.795 ; nRST      ; super_register_bank:inst2|Working_register[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.330      ; 1.319      ;
; 0.795 ; nRST      ; super_register_bank:inst2|Working_register[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.330      ; 1.319      ;
; 0.795 ; nRST      ; super_register_bank:inst2|Working_register[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.330      ; 1.319      ;
; 0.795 ; nRST      ; super_register_bank:inst2|Working_register[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.330      ; 1.319      ;
; 0.795 ; nRST      ; super_register_bank:inst2|Working_register[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.330      ; 1.319      ;
; 0.795 ; nRST      ; super_register_bank:inst2|Working_register[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.330      ; 1.319      ;
; 0.795 ; nRST      ; super_register_bank:inst2|Working_register[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.330      ; 1.319      ;
; 0.829 ; nRST      ; super_register_bank:inst2|r7[8]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.157      ;
; 0.829 ; nRST      ; super_register_bank:inst2|r7[6]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.157      ;
; 0.829 ; nRST      ; super_register_bank:inst2|r26[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.157      ;
; 0.829 ; nRST      ; super_register_bank:inst2|r26[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.157      ;
; 0.829 ; nRST      ; super_register_bank:inst2|r7[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.157      ;
; 0.829 ; nRST      ; super_register_bank:inst2|r26[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.157      ;
; 0.829 ; nRST      ; super_register_bank:inst2|r7[1]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.157      ;
; 0.829 ; nRST      ; super_register_bank:inst2|r7[0]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.157      ;
; 0.829 ; nRST      ; super_register_bank:inst2|r7[7]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.157      ;
; 0.829 ; nRST      ; super_register_bank:inst2|r7[10]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.157      ;
; 0.829 ; nRST      ; super_register_bank:inst2|r7[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.157      ;
; 0.829 ; nRST      ; super_register_bank:inst2|r7[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.157      ;
; 0.829 ; nRST      ; super_register_bank:inst2|r7[13]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.134      ; 1.157      ;
; 0.841 ; nRST      ; super_register_bank:inst2|r15[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.131      ; 1.166      ;
; 0.841 ; nRST      ; super_register_bank:inst2|r15[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.131      ; 1.166      ;
; 0.841 ; nRST      ; super_register_bank:inst2|r13[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.131      ; 1.166      ;
; 0.841 ; nRST      ; super_register_bank:inst2|r15[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.131      ; 1.166      ;
; 0.841 ; nRST      ; super_register_bank:inst2|r13[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.131      ; 1.166      ;
; 0.841 ; nRST      ; super_register_bank:inst2|r13[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.131      ; 1.166      ;
; 0.841 ; nRST      ; super_register_bank:inst2|r15[14]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.131      ; 1.166      ;
; 0.841 ; nRST      ; super_register_bank:inst2|r15[15]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.131      ; 1.166      ;
; 0.845 ; nRST      ; super_register_bank:inst2|r24[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.133      ; 1.172      ;
; 0.845 ; nRST      ; super_register_bank:inst2|r25[8]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.133      ; 1.172      ;
; 0.845 ; nRST      ; super_register_bank:inst2|r25[6]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.133      ; 1.172      ;
; 0.845 ; nRST      ; super_register_bank:inst2|r25[5]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.133      ; 1.172      ;
; 0.845 ; nRST      ; super_register_bank:inst2|r25[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.133      ; 1.172      ;
; 0.845 ; nRST      ; super_register_bank:inst2|r8[4]                ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.131      ; 1.170      ;
; 0.845 ; nRST      ; super_register_bank:inst2|r12[4]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.131      ; 1.170      ;
; 0.845 ; nRST      ; super_register_bank:inst2|r25[3]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.133      ; 1.172      ;
; 0.845 ; nRST      ; super_register_bank:inst2|r25[2]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.133      ; 1.172      ;
; 0.845 ; nRST      ; super_register_bank:inst2|r25[1]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.133      ; 1.172      ;
; 0.845 ; nRST      ; super_register_bank:inst2|r25[0]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.133      ; 1.172      ;
; 0.845 ; nRST      ; super_register_bank:inst2|r25[7]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.133      ; 1.172      ;
; 0.845 ; nRST      ; super_register_bank:inst2|r25[9]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.133      ; 1.172      ;
; 0.845 ; nRST      ; super_register_bank:inst2|r25[10]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.133      ; 1.172      ;
; 0.845 ; nRST      ; super_register_bank:inst2|r25[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.133      ; 1.172      ;
; 0.845 ; nRST      ; super_register_bank:inst2|r8[11]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.131      ; 1.170      ;
; 0.845 ; nRST      ; super_register_bank:inst2|r12[11]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.131      ; 1.170      ;
; 0.845 ; nRST      ; super_register_bank:inst2|r8[12]               ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.131      ; 1.170      ;
; 0.845 ; nRST      ; super_register_bank:inst2|r12[12]              ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.131      ; 1.170      ;
+-------+-----------+------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                           ;
+-------+-----------+-----------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                     ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.671 ; nRST      ; fetch:inst4|PC[7]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 1.194      ;
; 0.671 ; nRST      ; fetch:inst4|PC[6]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 1.194      ;
; 0.671 ; nRST      ; fetch:inst4|PC[5]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 1.194      ;
; 0.671 ; nRST      ; fetch:inst4|PC[4]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 1.194      ;
; 0.671 ; nRST      ; fetch:inst4|PC[3]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 1.194      ;
; 0.671 ; nRST      ; fetch:inst4|PC[2]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 1.194      ;
; 0.671 ; nRST      ; fetch:inst4|PC[1]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 1.194      ;
; 0.700 ; nRST      ; fetch:inst4|PC[0]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.330      ; 1.224      ;
; 1.617 ; nRST      ; fetch:inst4|PC[7]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.329      ; 1.640      ;
; 1.617 ; nRST      ; fetch:inst4|PC[6]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.329      ; 1.640      ;
; 1.617 ; nRST      ; fetch:inst4|PC[5]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.329      ; 1.640      ;
; 1.617 ; nRST      ; fetch:inst4|PC[4]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.329      ; 1.640      ;
; 1.617 ; nRST      ; fetch:inst4|PC[3]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.329      ; 1.640      ;
; 1.617 ; nRST      ; fetch:inst4|PC[2]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.329      ; 1.640      ;
; 1.617 ; nRST      ; fetch:inst4|PC[1]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.329      ; 1.640      ;
; 1.662 ; nRST      ; fetch:inst4|PC[0]~_emulated ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.330      ; 1.686      ;
+-------+-----------+-----------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[3]'                                                                            ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.908 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.131      ; 1.233      ;
; 0.908 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.131      ; 1.233      ;
; 0.908 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.131      ; 1.233      ;
; 0.909 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.130      ; 1.233      ;
; 0.919 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.130      ; 1.243      ;
; 0.919 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.130      ; 1.243      ;
; 0.919 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.130      ; 1.243      ;
; 0.923 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.132      ; 1.249      ;
; 0.934 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.132      ; 1.260      ;
; 0.934 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.132      ; 1.260      ;
; 0.954 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.131      ; 1.279      ;
; 0.954 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.131      ; 1.279      ;
; 0.954 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.131      ; 1.279      ;
; 0.954 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.131      ; 1.279      ;
; 0.975 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.128      ; 1.297      ;
; 0.981 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.128      ; 1.303      ;
; 1.864 ; nRST      ; constant_reg:inst6|k_out[11] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.131      ; 1.689      ;
; 1.864 ; nRST      ; constant_reg:inst6|k_out[12] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.131      ; 1.689      ;
; 1.864 ; nRST      ; constant_reg:inst6|k_out[14] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.131      ; 1.689      ;
; 1.876 ; nRST      ; constant_reg:inst6|k_out[10] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.130      ; 1.700      ;
; 1.892 ; nRST      ; constant_reg:inst6|k_out[5]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.130      ; 1.716      ;
; 1.892 ; nRST      ; constant_reg:inst6|k_out[4]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.130      ; 1.716      ;
; 1.892 ; nRST      ; constant_reg:inst6|k_out[7]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.130      ; 1.716      ;
; 1.896 ; nRST      ; constant_reg:inst6|k_out[6]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.132      ; 1.722      ;
; 1.905 ; nRST      ; constant_reg:inst6|k_out[8]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.132      ; 1.731      ;
; 1.905 ; nRST      ; constant_reg:inst6|k_out[9]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.132      ; 1.731      ;
; 1.929 ; nRST      ; constant_reg:inst6|k_out[3]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.131      ; 1.754      ;
; 1.929 ; nRST      ; constant_reg:inst6|k_out[2]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.131      ; 1.754      ;
; 1.929 ; nRST      ; constant_reg:inst6|k_out[1]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.131      ; 1.754      ;
; 1.929 ; nRST      ; constant_reg:inst6|k_out[0]  ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.131      ; 1.754      ;
; 1.963 ; nRST      ; constant_reg:inst6|k_out[13] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.128      ; 1.785      ;
; 1.974 ; nRST      ; constant_reg:inst6|k_out[15] ; nRST         ; inst9|altpll_component|auto_generated|pll1|clk[3] ; -0.500       ; 0.128      ; 1.796      ;
+-------+-----------+------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------+-----------+---------+-----------+---------+---------------------+
; Clock                                                                                                     ; Setup     ; Hold    ; Recovery  ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------------------+-----------+---------+-----------+---------+---------------------+
; Worst-case Slack                                                                                          ; -13.934   ; -2.280  ; -2.409    ; 0.638   ; -3.000              ;
;  de0_clk                                                                                                  ; N/A       ; N/A     ; N/A       ; N/A     ; 9.587               ;
;  decoder:inst1|ALUC[0]                                                                                    ; -13.934   ; -1.129  ; N/A       ; N/A     ; 0.324               ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -10.004   ; -0.126  ; -1.873    ; 0.671   ; 19.738              ;
;  inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; -2.127    ; 0.600   ; N/A       ; N/A     ; 19.745              ;
;  inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; -8.518    ; 0.186   ; N/A       ; N/A     ; 19.744              ;
;  inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; -9.218    ; 1.640   ; -2.406    ; 0.908   ; 19.743              ;
;  inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; -10.865   ; 1.578   ; -2.409    ; 0.638   ; 19.743              ;
;  nRST                                                                                                     ; 1.149     ; -1.850  ; N/A       ; N/A     ; -3.000              ;
;  rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -3.902    ; -2.280  ; N/A       ; N/A     ; -0.829              ;
; Design-wide TNS                                                                                           ; -5847.022 ; -13.835 ; -1069.245 ; 0.0     ; -107.925            ;
;  de0_clk                                                                                                  ; N/A       ; N/A     ; N/A       ; N/A     ; 0.000               ;
;  decoder:inst1|ALUC[0]                                                                                    ; -212.593  ; -7.454  ; N/A       ; N/A     ; 0.000               ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; -675.675  ; -0.347  ; -14.536   ; 0.000   ; 0.000               ;
;  inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; -2.127    ; 0.000   ; N/A       ; N/A     ; 0.000               ;
;  inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; -54.241   ; 0.000   ; N/A       ; N/A     ; 0.000               ;
;  inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; -143.124  ; 0.000   ; -36.749   ; 0.000   ; 0.000               ;
;  inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; -4679.842 ; 0.000   ; -1017.960 ; 0.000   ; 0.000               ;
;  nRST                                                                                                     ; 0.000     ; -1.850  ; N/A       ; N/A     ; -3.000              ;
;  rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; -79.420   ; -4.259  ; N/A       ; N/A     ; -104.925            ;
+-----------------------------------------------------------------------------------------------------------+-----------+---------+-----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; clk_pc        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_rom       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_ram       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_k         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_reg       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; nRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; de0_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[15]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[15]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[14]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[14]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[13]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[13]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[12]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[12]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[11]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[11]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[10]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[10]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[9]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[9]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[8]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[8]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI0[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PI1[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_pc        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; clk_rom       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; clk_ram       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; clk_k         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; clk_reg       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; z[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; z[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; z[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; z[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; z[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; z[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; z[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; z[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; z[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; z[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; z[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; z[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; z[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; z[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; z[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; z[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_pc        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; clk_rom       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; clk_ram       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; clk_k         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; clk_reg       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; z[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; z[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; z[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; z[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; z[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; z[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; z[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; z[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; z[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; z[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; z[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; z[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; z[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; z[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; z[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; z[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_pc        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk_rom       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk_ram       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk_k         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk_reg       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; z[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; z[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; z[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; z[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                               ; To Clock                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0]                                                                                    ; 44       ; 44       ; 1        ; 1        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; decoder:inst1|ALUC[0]                                                                                    ; 16       ; 0        ; 1        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; decoder:inst1|ALUC[0]                                                                                    ; 996      ; 0        ; 168      ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; decoder:inst1|ALUC[0]                                                                                    ; 29880    ; 0        ; 5040     ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                                                                                    ; 47508    ; 47508    ; 7988     ; 7988     ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 19441    ; 68       ; 0        ; 0        ;
; nRST                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 208      ; 132      ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 160      ; 832      ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 16       ; 8        ; 0        ; 0        ;
; nRST                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 16       ; 8        ; 0        ; 0        ;
; decoder:inst1|ALUC[0]                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 1        ; 2        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 1        ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 16       ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 27       ; 27       ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 48       ; 48       ; 0        ; 0        ;
; decoder:inst1|ALUC[0]                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 464      ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 16       ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 2800     ; 2800     ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; nRST                                                                                                     ; 1        ; 1        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0        ; 0        ; 1        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0        ; 0        ; 17       ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 376      ; 376      ; 382      ; 382      ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                               ; To Clock                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0]                                                                                    ; 44       ; 44       ; 1        ; 1        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; decoder:inst1|ALUC[0]                                                                                    ; 16       ; 0        ; 1        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; decoder:inst1|ALUC[0]                                                                                    ; 996      ; 0        ; 168      ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; decoder:inst1|ALUC[0]                                                                                    ; 29880    ; 0        ; 5040     ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; decoder:inst1|ALUC[0]                                                                                    ; 47508    ; 47508    ; 7988     ; 7988     ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 19441    ; 68       ; 0        ; 0        ;
; nRST                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 208      ; 132      ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; 160      ; 832      ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 16       ; 8        ; 0        ; 0        ;
; nRST                                                                                                     ; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; 16       ; 8        ; 0        ; 0        ;
; decoder:inst1|ALUC[0]                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 1        ; 2        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 1        ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 16       ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; 27       ; 27       ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; 48       ; 48       ; 0        ; 0        ;
; decoder:inst1|ALUC[0]                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 464      ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 16       ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; 2800     ; 2800     ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; nRST                                                                                                     ; 1        ; 1        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0        ; 0        ; 1        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 0        ; 0        ; 17       ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; 376      ; 376      ; 382      ; 382      ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                         ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
; nRST       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 8        ; 8        ; 0        ; 0        ;
; nRST       ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 16       ; 16       ; 0        ; 0        ;
; nRST       ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 464      ; 464      ; 0        ; 0        ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                          ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
; nRST       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 8        ; 8        ; 0        ; 0        ;
; nRST       ; inst9|altpll_component|auto_generated|pll1|clk[3] ; 16       ; 16       ; 0        ; 0        ;
; nRST       ; inst9|altpll_component|auto_generated|pll1|clk[4] ; 464      ; 464      ; 0        ; 0        ;
+------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 32    ; 32   ;
; Unconstrained Input Port Paths  ; 304   ; 304  ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 37    ; 37   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                                   ; Clock                                                                                                    ; Type      ; Status      ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------+-------------+
; de0_clk                                                                                                  ; de0_clk                                                                                                  ; Base      ; Constrained ;
; decoder:inst1|ALUC[0]                                                                                    ; decoder:inst1|ALUC[0]                                                                                    ; Base      ; Constrained ;
; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0]                                                        ; Generated ; Constrained ;
; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[1]                                                        ; Generated ; Constrained ;
; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[2]                                                        ; Generated ; Constrained ;
; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[3]                                                        ; Generated ; Constrained ;
; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[4]                                                        ; Generated ; Constrained ;
; nRST                                                                                                     ; nRST                                                                                                     ; Base      ; Constrained ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 ; Base      ; Constrained ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; PI0[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; WR_out[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_k       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_pc      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_ram     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_reg     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_rom     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; PI0[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI0[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PI1[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; WR_out[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_k       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_pc      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_ram     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_reg     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_rom     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Jun 27 14:21:53 2022
Info: Command: quartus_sta uc1 -c uc1
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 45 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uc1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name de0_clk de0_clk
    Info (332110): create_generated_clock -source {inst9|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst9|altpll_component|auto_generated|pll1|clk[0]} {inst9|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst9|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -phase 72.00 -duty_cycle 50.00 -name {inst9|altpll_component|auto_generated|pll1|clk[1]} {inst9|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst9|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -phase 144.00 -duty_cycle 50.00 -name {inst9|altpll_component|auto_generated|pll1|clk[2]} {inst9|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {inst9|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -phase 216.00 -duty_cycle 50.00 -name {inst9|altpll_component|auto_generated|pll1|clk[3]} {inst9|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {inst9|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -phase 288.00 -duty_cycle 50.00 -name {inst9|altpll_component|auto_generated|pll1|clk[4]} {inst9|altpll_component|auto_generated|pll1|clk[4]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0
    Info (332105): create_clock -period 1.000 -name decoder:inst1|ALUC[0] decoder:inst1|ALUC[0]
    Info (332105): create_clock -period 1.000 -name nRST nRST
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst10|Mux2~0  from: dataa  to: combout
    Info (332098): Cell: inst10|Mux2~0  from: datad  to: combout
    Info (332098): Cell: inst1|WideOr0~5  from: datac  to: combout
    Info (332098): Cell: inst5|Mux18~0  from: datab  to: combout
    Info (332098): Cell: inst8|WideOr0~0  from: datab  to: combout
    Info (332098): From: rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[15]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -13.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.934            -212.593 decoder:inst1|ALUC[0] 
    Info (332119):   -10.865           -4679.842 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):   -10.004            -675.675 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -9.218            -143.124 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -8.518             -54.241 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -3.902             -79.420 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.127              -2.127 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.408               0.000 nRST 
Info (332146): Worst-case hold slack is -2.280
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.280              -4.259 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -1.850              -1.850 nRST 
    Info (332119):    -1.129              -7.454 decoder:inst1|ALUC[0] 
    Info (332119):    -0.126              -0.272 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.358               0.000 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.216               0.000 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.773               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     3.387               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case recovery slack is -2.409
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.409           -1017.960 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -2.406             -36.749 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -1.873             -14.536 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.248
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.248               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     1.285               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.691               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 nRST 
    Info (332119):    -0.829            -104.925 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.431               0.000 decoder:inst1|ALUC[0] 
    Info (332119):     9.835               0.000 de0_clk 
    Info (332119):    19.744               0.000 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    19.745               0.000 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.746               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.747               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    19.747               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst10|Mux2~0  from: dataa  to: combout
    Info (332098): Cell: inst10|Mux2~0  from: datad  to: combout
    Info (332098): Cell: inst1|WideOr0~5  from: datac  to: combout
    Info (332098): Cell: inst5|Mux18~0  from: datab  to: combout
    Info (332098): Cell: inst8|WideOr0~0  from: datab  to: combout
    Info (332098): From: rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[15]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -12.481
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.481            -189.062 decoder:inst1|ALUC[0] 
    Info (332119):    -9.681           -4149.330 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -8.883            -599.158 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -8.141            -126.253 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -7.520             -47.862 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -3.518             -71.003 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -1.827              -1.827 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.359               0.000 nRST 
Info (332146): Worst-case hold slack is -1.983
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.983              -3.439 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -1.671              -1.671 nRST 
    Info (332119):    -1.015              -6.458 decoder:inst1|ALUC[0] 
    Info (332119):    -0.126              -0.347 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312               0.000 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.098               0.000 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.424               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     2.996               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case recovery slack is -2.062
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.062            -865.719 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -2.055             -31.426 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -1.580             -12.213 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.113
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.113               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     1.141               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.512               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 nRST 
    Info (332119):    -0.610             -82.933 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.456               0.000 decoder:inst1|ALUC[0] 
    Info (332119):     9.818               0.000 de0_clk 
    Info (332119):    19.738               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.743               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    19.743               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    19.744               0.000 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    19.748               0.000 inst9|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst10|Mux2~0  from: dataa  to: combout
    Info (332098): Cell: inst10|Mux2~0  from: datad  to: combout
    Info (332098): Cell: inst1|WideOr0~5  from: datac  to: combout
    Info (332098): Cell: inst5|Mux18~0  from: datab  to: combout
    Info (332098): Cell: inst8|WideOr0~0  from: datab  to: combout
    Info (332098): From: rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[15]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.736
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.736            -116.408 decoder:inst1|ALUC[0] 
    Info (332119):    -5.972           -2558.045 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -5.503            -370.748 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.042             -77.958 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -4.633             -29.336 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -2.261             -46.309 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -1.398              -1.398 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.149               0.000 nRST 
Info (332146): Worst-case hold slack is -1.540
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.540              -3.984 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -1.085              -1.085 nRST 
    Info (332119):    -0.714              -5.185 decoder:inst1|ALUC[0] 
    Info (332119):    -0.082              -0.277 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.600               0.000 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.578               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     1.640               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case recovery slack is -1.564
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.564            -658.863 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -1.562             -23.879 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -1.255              -9.711 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.638
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.638               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.671               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.908               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 nRST 
    Info (332119):    -0.420             -24.060 rom1:inst|altsyncram:altsyncram_component|altsyncram_mr91:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     0.324               0.000 decoder:inst1|ALUC[0] 
    Info (332119):     9.587               0.000 de0_clk 
    Info (332119):    19.752               0.000 inst9|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    19.753               0.000 inst9|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.781               0.000 inst9|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    19.781               0.000 inst9|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    19.782               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4942 megabytes
    Info: Processing ended: Mon Jun 27 14:21:56 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


