
---------- Begin Simulation Statistics ----------
host_inst_rate                                 193728                       # Simulator instruction rate (inst/s)
host_mem_usage                                 323148                       # Number of bytes of host memory used
host_seconds                                   103.24                       # Real time elapsed on the host
host_tick_rate                              352159084                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.036356                       # Number of seconds simulated
sim_ticks                                 36356056500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5529801                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 41931.635510                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 35089.555797                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5077300                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    18974107000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.081830                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               452501                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            127402                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  11407579500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.058790                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          325099                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 75541.502031                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 71947.286255                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1261789                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   16047205735                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.144096                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              212429                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            72987                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  10032473490                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.094587                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         139442                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 70106.182006                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.756180                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           14016                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    982608247                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7004019                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 52669.172296                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 46153.198512                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6339089                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     35021312735                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.094935                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                664930                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             200389                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  21440052990                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.066325                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           464541                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996609                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.005148                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.527928                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -5.271362                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7004019                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 52669.172296                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 46153.198512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6339089                       # number of overall hits
system.cpu.dcache.overall_miss_latency    35021312735                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.094935                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               664930                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            200389                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  21440052990                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.066325                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          464541                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384482                       # number of replacements
system.cpu.dcache.sampled_refs                 385506                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1017.902776                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6459608                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501880070000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145155                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13439793                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14381.978841                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11439.701544                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13398203                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      598146500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003095                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41590                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1248                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    461489000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40341                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 332.115488                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13439793                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14381.978841                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11439.701544                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13398203                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       598146500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003095                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41590                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1248                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    461489000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40341                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.436235                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.352197                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13439793                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14381.978841                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11439.701544                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13398203                       # number of overall hits
system.cpu.icache.overall_miss_latency      598146500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003095                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41590                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1248                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    461489000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40341                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40111                       # number of replacements
system.cpu.icache.sampled_refs                  40342                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.352197                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13398203                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 91656.115434                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     26375422058                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                287765                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    64479                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     75181.513969                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 59636.328397                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        13976                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3796892000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.783247                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      50503                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     198                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      3000005500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.780176                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 50305                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     361369                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       73346.447161                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  57792.701362                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         242830                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             8694414500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.328028                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       118539                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       790                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        6804975000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.325839                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  117748                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   81061                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    76000.487287                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 60444.443074                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          6160675500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     81061                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     4899687000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                81061                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145155                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145155                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.914739                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      425848                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        73894.691852                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   58344.572843                       # average overall mshr miss latency
system.l2.demand_hits                          256806                       # number of demand (read+write) hits
system.l2.demand_miss_latency             12491306500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.396954                       # miss rate for demand accesses
system.l2.demand_misses                        169042                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        988                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         9804980500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.394631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   168053                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.631333                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.165036                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  10343.766252                       # Average occupied blocks per context
system.l2.occ_blocks::1                   2703.941788                       # Average occupied blocks per context
system.l2.overall_accesses                     425848                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       73894.691852                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  79374.668306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         256806                       # number of overall hits
system.l2.overall_miss_latency            12491306500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.396954                       # miss rate for overall accesses
system.l2.overall_misses                       169042                       # number of overall misses
system.l2.overall_mshr_hits                       988                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       36180402558                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.070377                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  455818                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.228131                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         65648                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        36981                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       333478                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           294654                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         1843                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         397842                       # number of replacements
system.l2.sampled_refs                         411042                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      13047.708040                       # Cycle average of tags in use
system.l2.total_refs                           375996                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            83671                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 46114565                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2554283                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3431732                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           20                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       300788                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3421765                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        4019891                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         173575                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305011                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       325210                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     18255904                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.582879                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.469974                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     13923672     76.27%     76.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2192054     12.01%     88.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       789090      4.32%     92.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       441862      2.42%     95.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       251902      1.38%     96.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       131752      0.72%     97.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       125413      0.69%     97.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        74949      0.41%     98.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       325210      1.78%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     18255904                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640989                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359224                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120555                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       300591                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640989                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13897734                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.659754                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.659754                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      5154383                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          203                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       413970                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     29003272                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7651855                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5350393                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2099922                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          603                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        99272                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4880023                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4723824                       # DTB hits
system.switch_cpus_1.dtb.data_misses           156199                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3968248                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3816550                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           151698                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        911775                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            907274                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4501                       # DTB write misses
system.switch_cpus_1.fetch.Branches           4019891                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3387189                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             9151347                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        76302                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             31050018                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        601345                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.151138                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3387189                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2727858                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.167402                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     20355826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.525363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.746487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       14591732     71.68%     71.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         484838      2.38%     74.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         312148      1.53%     75.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         470659      2.31%     77.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1387579      6.82%     84.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         265222      1.30%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         283176      1.39%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         530351      2.61%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2030121      9.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     20355826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               6241721                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2091405                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1570017                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.587285                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4881038                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           911775                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12929266                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14851433                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.734948                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9502342                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.558376                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15074607                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       351280                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       3254353                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5940137                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       350754                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1923352                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     25294196                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3969263                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       412385                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15620340                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       127843                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         6414                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2099922                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       164856                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       390176                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       111992                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          346                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        20015                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3580900                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1162018                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        20015                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        64791                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       286489                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.375975                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.375975                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10431489     65.06%     65.06% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        46423      0.29%     65.35% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.35% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       229941      1.43%     66.79% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7178      0.04%     66.83% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       203903      1.27%     68.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19593      0.12%     68.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64755      0.40%     68.63% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     68.63% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4098599     25.56%     94.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       930845      5.81%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     16032726                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       151414                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009444                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        23265     15.37%     15.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     15.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     15.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           61      0.04%     15.41% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     15.41% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt          105      0.07%     15.47% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            6      0.00%     15.48% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        74253     49.04%     64.52% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     64.52% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        49815     32.90%     97.42% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         3909      2.58%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     20355826                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.787623                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.337920                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     13128181     64.49%     64.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      3010458     14.79%     79.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1714282      8.42%     87.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1187039      5.83%     93.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       779824      3.83%     97.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       333394      1.64%     99.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       177899      0.87%     99.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        19065      0.09%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         5684      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     20355826                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.602790                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23724179                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        16032726                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     13435868                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        31478                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     12008256                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3387253                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3387189                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2537689                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       892254                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5940137                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1923352                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               26597547                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      4380493                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004543                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       326080                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7965708                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       413360                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        18372                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35984670                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     28036152                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20771675                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      5131198                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2099922                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       778504                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12767069                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1949873                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 96873                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
