<stg><name>CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1</name>


<trans_list>

<trans id="503" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i11 0, i11 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:5 %store_ln41 = store i3 0, i3 %n

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:6 %store_ln43 = store i9 0, i9 %y

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.body4.i22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body4.i22:0 %indvar_flatten13_load = load i11 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="indvar_flatten13_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body4.i22:1 %icmp_ln41 = icmp_eq  i11 %indvar_flatten13_load, i11 1280

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body4.i22:2 %add_ln41 = add i11 %indvar_flatten13_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4.i22:3 %br_ln41 = br i1 %icmp_ln41, void %for.inc45.i55, void %if.end.i.i.i.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc45.i55:0 %y_load = load i9 %y

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc45.i55:1 %n_load = load i3 %n

]]></Node>
<StgValue><ssdm name="n_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i55:4 %icmp_ln43 = icmp_eq  i9 %y_load, i9 320

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc45.i55:5 %select_ln41 = select i1 %icmp_ln43, i9 0, i9 %y_load

]]></Node>
<StgValue><ssdm name="select_ln41"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc45.i55:6 %add_ln41_2 = add i3 %n_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln41_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc45.i55:7 %select_ln41_1 = select i1 %icmp_ln43, i3 %add_ln41_2, i3 %n_load

]]></Node>
<StgValue><ssdm name="select_ln41_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="3">
<![CDATA[
for.inc45.i55:8 %empty = trunc i3 %select_ln41_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="2" op_3_bw="2">
<![CDATA[
for.inc45.i55:9 %tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i2, i2 %empty, i2 %empty, i2 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="6">
<![CDATA[
for.inc45.i55:10 %p_cast72 = zext i6 %tmp_1

]]></Node>
<StgValue><ssdm name="p_cast72"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i55:21 %zext_ln43_1 = zext i9 %select_ln41

]]></Node>
<StgValue><ssdm name="zext_ln43_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i55:25 %add_ln49 = add i7 %p_cast72, i7 24

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i55:26 %zext_ln49 = zext i7 %add_ln49

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:27 %Weights_addr_7 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="Weights_addr_7"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:28 %Weights_load_7 = load i14 %Weights_addr_7

]]></Node>
<StgValue><ssdm name="Weights_load_7"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:30 %OutPadConv1_addr = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:31 %OutPadConv1_load = load i11 %OutPadConv1_addr

]]></Node>
<StgValue><ssdm name="OutPadConv1_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i55:34 %add_ln49_1 = add i9 %select_ln41, i9 1

]]></Node>
<StgValue><ssdm name="add_ln49_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i55:35 %zext_ln49_1 = zext i9 %add_ln49_1

]]></Node>
<StgValue><ssdm name="zext_ln49_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i55:36 %add_ln49_2 = add i7 %p_cast72, i7 25

]]></Node>
<StgValue><ssdm name="add_ln49_2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i55:37 %zext_ln49_2 = zext i7 %add_ln49_2

]]></Node>
<StgValue><ssdm name="zext_ln49_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:38 %Weights_addr_8 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_2

]]></Node>
<StgValue><ssdm name="Weights_addr_8"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:39 %Weights_load_8 = load i14 %Weights_addr_8

]]></Node>
<StgValue><ssdm name="Weights_load_8"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:41 %OutPadConv1_addr_1 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_1

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:42 %OutPadConv1_load_1 = load i11 %OutPadConv1_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45.i55:312 %store_ln41 = store i11 %add_ln41, i11 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45.i55:313 %store_ln41 = store i3 %select_ln41_1, i3 %n

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45.i55:314 %store_ln43 = store i9 %add_ln49_1, i9 %y

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="65" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:28 %Weights_load_7 = load i14 %Weights_addr_7

]]></Node>
<StgValue><ssdm name="Weights_load_7"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:29 %sext_ln49 = sext i16 %Weights_load_7

]]></Node>
<StgValue><ssdm name="sext_ln49"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:31 %OutPadConv1_load = load i11 %OutPadConv1_addr

]]></Node>
<StgValue><ssdm name="OutPadConv1_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:32 %sext_ln49_1 = sext i16 %OutPadConv1_load

]]></Node>
<StgValue><ssdm name="sext_ln49_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:33 %mul_ln49 = mul i24 %sext_ln49_1, i24 %sext_ln49

]]></Node>
<StgValue><ssdm name="mul_ln49"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:39 %Weights_load_8 = load i14 %Weights_addr_8

]]></Node>
<StgValue><ssdm name="Weights_load_8"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:40 %sext_ln49_2 = sext i16 %Weights_load_8

]]></Node>
<StgValue><ssdm name="sext_ln49_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:42 %OutPadConv1_load_1 = load i11 %OutPadConv1_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:43 %sext_ln49_3 = sext i16 %OutPadConv1_load_1

]]></Node>
<StgValue><ssdm name="sext_ln49_3"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:44 %mul_ln49_1 = mul i24 %sext_ln49_3, i24 %sext_ln49_2

]]></Node>
<StgValue><ssdm name="mul_ln49_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i55:45 %tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln49, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i55:48 %add_ln49_4 = add i9 %select_ln41, i9 2

]]></Node>
<StgValue><ssdm name="add_ln49_4"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i55:49 %zext_ln49_3 = zext i9 %add_ln49_4

]]></Node>
<StgValue><ssdm name="zext_ln49_3"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i55:50 %add_ln49_5 = add i7 %p_cast72, i7 26

]]></Node>
<StgValue><ssdm name="add_ln49_5"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i55:51 %zext_ln49_4 = zext i7 %add_ln49_5

]]></Node>
<StgValue><ssdm name="zext_ln49_4"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:52 %Weights_addr_9 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_4

]]></Node>
<StgValue><ssdm name="Weights_addr_9"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:53 %Weights_load_9 = load i14 %Weights_addr_9

]]></Node>
<StgValue><ssdm name="Weights_load_9"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:55 %OutPadConv1_addr_2 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_3

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_2"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:56 %OutPadConv1_load_2 = load i11 %OutPadConv1_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_2"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i55:62 %add_ln49_7 = add i9 %select_ln41, i9 3

]]></Node>
<StgValue><ssdm name="add_ln49_7"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i55:63 %zext_ln49_5 = zext i9 %add_ln49_7

]]></Node>
<StgValue><ssdm name="zext_ln49_5"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i55:64 %add_ln49_8 = add i7 %p_cast72, i7 27

]]></Node>
<StgValue><ssdm name="add_ln49_8"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i55:65 %zext_ln49_6 = zext i7 %add_ln49_8

]]></Node>
<StgValue><ssdm name="zext_ln49_6"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:66 %Weights_addr_10 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_6

]]></Node>
<StgValue><ssdm name="Weights_addr_10"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:67 %Weights_load_10 = load i14 %Weights_addr_10

]]></Node>
<StgValue><ssdm name="Weights_load_10"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:69 %OutPadConv1_addr_3 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_5

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_3"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:70 %OutPadConv1_load_3 = load i11 %OutPadConv1_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="9">
<![CDATA[
for.inc45.i55:23 %zext_ln43_3 = zext i9 %select_ln41

]]></Node>
<StgValue><ssdm name="zext_ln43_3"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:44 %mul_ln49_1 = mul i24 %sext_ln49_3, i24 %sext_ln49_2

]]></Node>
<StgValue><ssdm name="mul_ln49_1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:53 %Weights_load_9 = load i14 %Weights_addr_9

]]></Node>
<StgValue><ssdm name="Weights_load_9"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:54 %sext_ln49_4 = sext i16 %Weights_load_9

]]></Node>
<StgValue><ssdm name="sext_ln49_4"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:56 %OutPadConv1_load_2 = load i11 %OutPadConv1_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_2"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:57 %sext_ln49_5 = sext i16 %OutPadConv1_load_2

]]></Node>
<StgValue><ssdm name="sext_ln49_5"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:58 %mul_ln49_2 = mul i24 %sext_ln49_5, i24 %sext_ln49_4

]]></Node>
<StgValue><ssdm name="mul_ln49_2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:67 %Weights_load_10 = load i14 %Weights_addr_10

]]></Node>
<StgValue><ssdm name="Weights_load_10"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:70 %OutPadConv1_load_3 = load i11 %OutPadConv1_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_3"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i55:76 %add_ln49_10 = add i9 %select_ln41, i9 4

]]></Node>
<StgValue><ssdm name="add_ln49_10"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i55:77 %zext_ln49_7 = zext i9 %add_ln49_10

]]></Node>
<StgValue><ssdm name="zext_ln49_7"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i55:78 %add_ln49_11 = add i7 %p_cast72, i7 28

]]></Node>
<StgValue><ssdm name="add_ln49_11"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i55:79 %zext_ln49_8 = zext i7 %add_ln49_11

]]></Node>
<StgValue><ssdm name="zext_ln49_8"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:80 %Weights_addr_11 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_8

]]></Node>
<StgValue><ssdm name="Weights_addr_11"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:81 %Weights_load_11 = load i14 %Weights_addr_11

]]></Node>
<StgValue><ssdm name="Weights_load_11"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:83 %OutPadConv1_addr_4 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_7

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_4"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:84 %OutPadConv1_load_4 = load i11 %OutPadConv1_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_4"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i55:90 %add_ln49_13 = add i10 %zext_ln43_3, i10 324

]]></Node>
<StgValue><ssdm name="add_ln49_13"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i55:91 %zext_ln49_9 = zext i10 %add_ln49_13

]]></Node>
<StgValue><ssdm name="zext_ln49_9"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i55:92 %add_ln49_14 = add i7 %p_cast72, i7 29

]]></Node>
<StgValue><ssdm name="add_ln49_14"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i55:93 %zext_ln49_10 = zext i7 %add_ln49_14

]]></Node>
<StgValue><ssdm name="zext_ln49_10"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:94 %Weights_addr_12 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_10

]]></Node>
<StgValue><ssdm name="Weights_addr_12"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:95 %Weights_load_12 = load i14 %Weights_addr_12

]]></Node>
<StgValue><ssdm name="Weights_load_12"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:97 %OutPadConv1_addr_5 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_9

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_5"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:98 %OutPadConv1_load_5 = load i11 %OutPadConv1_addr_5

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="117" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:44 %mul_ln49_1 = mul i24 %sext_ln49_3, i24 %sext_ln49_2

]]></Node>
<StgValue><ssdm name="mul_ln49_1"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i55:46 %shl_ln1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_17, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:47 %add_ln49_3 = add i24 %shl_ln1, i24 %mul_ln49_1

]]></Node>
<StgValue><ssdm name="add_ln49_3"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:58 %mul_ln49_2 = mul i24 %sext_ln49_5, i24 %sext_ln49_4

]]></Node>
<StgValue><ssdm name="mul_ln49_2"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:68 %sext_ln49_6 = sext i16 %Weights_load_10

]]></Node>
<StgValue><ssdm name="sext_ln49_6"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:71 %sext_ln49_7 = sext i16 %OutPadConv1_load_3

]]></Node>
<StgValue><ssdm name="sext_ln49_7"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:72 %mul_ln49_3 = mul i24 %sext_ln49_7, i24 %sext_ln49_6

]]></Node>
<StgValue><ssdm name="mul_ln49_3"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:81 %Weights_load_11 = load i14 %Weights_addr_11

]]></Node>
<StgValue><ssdm name="Weights_load_11"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:84 %OutPadConv1_load_4 = load i11 %OutPadConv1_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_4"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:95 %Weights_load_12 = load i14 %Weights_addr_12

]]></Node>
<StgValue><ssdm name="Weights_load_12"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:98 %OutPadConv1_load_5 = load i11 %OutPadConv1_addr_5

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_5"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i55:104 %add_ln49_16 = add i10 %zext_ln43_3, i10 325

]]></Node>
<StgValue><ssdm name="add_ln49_16"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i55:105 %zext_ln49_11 = zext i10 %add_ln49_16

]]></Node>
<StgValue><ssdm name="zext_ln49_11"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i55:106 %add_ln49_17 = add i7 %p_cast72, i7 30

]]></Node>
<StgValue><ssdm name="add_ln49_17"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i55:107 %zext_ln49_12 = zext i7 %add_ln49_17

]]></Node>
<StgValue><ssdm name="zext_ln49_12"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:108 %Weights_addr_13 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_12

]]></Node>
<StgValue><ssdm name="Weights_addr_13"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:109 %Weights_load_13 = load i14 %Weights_addr_13

]]></Node>
<StgValue><ssdm name="Weights_load_13"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:111 %OutPadConv1_addr_6 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_11

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_6"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:112 %OutPadConv1_load_6 = load i11 %OutPadConv1_addr_6

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_6"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i55:118 %add_ln49_19 = add i10 %zext_ln43_3, i10 326

]]></Node>
<StgValue><ssdm name="add_ln49_19"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i55:119 %zext_ln49_13 = zext i10 %add_ln49_19

]]></Node>
<StgValue><ssdm name="zext_ln49_13"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i55:120 %add_ln49_20 = add i7 %p_cast72, i7 31

]]></Node>
<StgValue><ssdm name="add_ln49_20"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i55:121 %zext_ln49_14 = zext i7 %add_ln49_20

]]></Node>
<StgValue><ssdm name="zext_ln49_14"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:122 %Weights_addr_14 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_14

]]></Node>
<StgValue><ssdm name="Weights_addr_14"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:123 %Weights_load_14 = load i14 %Weights_addr_14

]]></Node>
<StgValue><ssdm name="Weights_load_14"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:125 %OutPadConv1_addr_7 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_13

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_7"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:126 %OutPadConv1_load_7 = load i11 %OutPadConv1_addr_7

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="144" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:47 %add_ln49_3 = add i24 %shl_ln1, i24 %mul_ln49_1

]]></Node>
<StgValue><ssdm name="add_ln49_3"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:58 %mul_ln49_2 = mul i24 %sext_ln49_5, i24 %sext_ln49_4

]]></Node>
<StgValue><ssdm name="mul_ln49_2"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i55:59 %tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_3, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i55:60 %shl_ln49_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_18, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_1"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:61 %add_ln49_6 = add i24 %shl_ln49_1, i24 %mul_ln49_2

]]></Node>
<StgValue><ssdm name="add_ln49_6"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:72 %mul_ln49_3 = mul i24 %sext_ln49_7, i24 %sext_ln49_6

]]></Node>
<StgValue><ssdm name="mul_ln49_3"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:82 %sext_ln49_8 = sext i16 %Weights_load_11

]]></Node>
<StgValue><ssdm name="sext_ln49_8"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:85 %sext_ln49_9 = sext i16 %OutPadConv1_load_4

]]></Node>
<StgValue><ssdm name="sext_ln49_9"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:86 %mul_ln49_4 = mul i24 %sext_ln49_9, i24 %sext_ln49_8

]]></Node>
<StgValue><ssdm name="mul_ln49_4"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:109 %Weights_load_13 = load i14 %Weights_addr_13

]]></Node>
<StgValue><ssdm name="Weights_load_13"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:112 %OutPadConv1_load_6 = load i11 %OutPadConv1_addr_6

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_6"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:123 %Weights_load_14 = load i14 %Weights_addr_14

]]></Node>
<StgValue><ssdm name="Weights_load_14"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:126 %OutPadConv1_load_7 = load i11 %OutPadConv1_addr_7

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_7"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i55:132 %add_ln49_22 = add i10 %zext_ln43_3, i10 327

]]></Node>
<StgValue><ssdm name="add_ln49_22"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i55:133 %zext_ln49_15 = zext i10 %add_ln49_22

]]></Node>
<StgValue><ssdm name="zext_ln49_15"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i55:134 %add_ln49_23 = add i7 %p_cast72, i7 32

]]></Node>
<StgValue><ssdm name="add_ln49_23"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i55:135 %zext_ln49_16 = zext i7 %add_ln49_23

]]></Node>
<StgValue><ssdm name="zext_ln49_16"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:136 %Weights_addr_15 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_16

]]></Node>
<StgValue><ssdm name="Weights_addr_15"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:137 %Weights_load_15 = load i14 %Weights_addr_15

]]></Node>
<StgValue><ssdm name="Weights_load_15"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:139 %OutPadConv1_addr_8 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_15

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_8"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:140 %OutPadConv1_load_8 = load i11 %OutPadConv1_addr_8

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_8"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i55:146 %add_ln49_25 = add i10 %zext_ln43_3, i10 328

]]></Node>
<StgValue><ssdm name="add_ln49_25"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i55:147 %zext_ln49_17 = zext i10 %add_ln49_25

]]></Node>
<StgValue><ssdm name="zext_ln49_17"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i55:148 %add_ln49_26 = add i7 %p_cast72, i7 33

]]></Node>
<StgValue><ssdm name="add_ln49_26"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i55:149 %zext_ln49_18 = zext i7 %add_ln49_26

]]></Node>
<StgValue><ssdm name="zext_ln49_18"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:150 %Weights_addr_16 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_18

]]></Node>
<StgValue><ssdm name="Weights_addr_16"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:151 %Weights_load_16 = load i14 %Weights_addr_16

]]></Node>
<StgValue><ssdm name="Weights_load_16"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:153 %OutPadConv1_addr_9 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_17

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_9"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:154 %OutPadConv1_load_9 = load i11 %OutPadConv1_addr_9

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="173" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:61 %add_ln49_6 = add i24 %shl_ln49_1, i24 %mul_ln49_2

]]></Node>
<StgValue><ssdm name="add_ln49_6"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:72 %mul_ln49_3 = mul i24 %sext_ln49_7, i24 %sext_ln49_6

]]></Node>
<StgValue><ssdm name="mul_ln49_3"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i55:73 %tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_6, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i55:74 %shl_ln49_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_19, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_2"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:75 %add_ln49_9 = add i24 %shl_ln49_2, i24 %mul_ln49_3

]]></Node>
<StgValue><ssdm name="add_ln49_9"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:86 %mul_ln49_4 = mul i24 %sext_ln49_9, i24 %sext_ln49_8

]]></Node>
<StgValue><ssdm name="mul_ln49_4"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:96 %sext_ln49_10 = sext i16 %Weights_load_12

]]></Node>
<StgValue><ssdm name="sext_ln49_10"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:99 %sext_ln49_11 = sext i16 %OutPadConv1_load_5

]]></Node>
<StgValue><ssdm name="sext_ln49_11"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:100 %mul_ln49_5 = mul i24 %sext_ln49_11, i24 %sext_ln49_10

]]></Node>
<StgValue><ssdm name="mul_ln49_5"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:137 %Weights_load_15 = load i14 %Weights_addr_15

]]></Node>
<StgValue><ssdm name="Weights_load_15"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:140 %OutPadConv1_load_8 = load i11 %OutPadConv1_addr_8

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_8"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:151 %Weights_load_16 = load i14 %Weights_addr_16

]]></Node>
<StgValue><ssdm name="Weights_load_16"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:154 %OutPadConv1_load_9 = load i11 %OutPadConv1_addr_9

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_9"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i55:160 %add_ln49_28 = add i10 %zext_ln43_3, i10 648

]]></Node>
<StgValue><ssdm name="add_ln49_28"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i55:161 %zext_ln49_19 = zext i10 %add_ln49_28

]]></Node>
<StgValue><ssdm name="zext_ln49_19"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i55:162 %add_ln49_29 = add i7 %p_cast72, i7 34

]]></Node>
<StgValue><ssdm name="add_ln49_29"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i55:163 %zext_ln49_20 = zext i7 %add_ln49_29

]]></Node>
<StgValue><ssdm name="zext_ln49_20"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:164 %Weights_addr_17 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_20

]]></Node>
<StgValue><ssdm name="Weights_addr_17"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:165 %Weights_load_17 = load i14 %Weights_addr_17

]]></Node>
<StgValue><ssdm name="Weights_load_17"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:167 %OutPadConv1_addr_10 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_19

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_10"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:168 %OutPadConv1_load_10 = load i11 %OutPadConv1_addr_10

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_10"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i55:174 %add_ln49_31 = add i10 %zext_ln43_3, i10 649

]]></Node>
<StgValue><ssdm name="add_ln49_31"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i55:175 %zext_ln49_21 = zext i10 %add_ln49_31

]]></Node>
<StgValue><ssdm name="zext_ln49_21"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i55:176 %add_ln49_32 = add i7 %p_cast72, i7 35

]]></Node>
<StgValue><ssdm name="add_ln49_32"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i55:177 %zext_ln49_22 = zext i7 %add_ln49_32

]]></Node>
<StgValue><ssdm name="zext_ln49_22"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:178 %Weights_addr_18 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_22

]]></Node>
<StgValue><ssdm name="Weights_addr_18"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:179 %Weights_load_18 = load i14 %Weights_addr_18

]]></Node>
<StgValue><ssdm name="Weights_load_18"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:181 %OutPadConv1_addr_11 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_21

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_11"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:182 %OutPadConv1_load_11 = load i11 %OutPadConv1_addr_11

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="202" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:75 %add_ln49_9 = add i24 %shl_ln49_2, i24 %mul_ln49_3

]]></Node>
<StgValue><ssdm name="add_ln49_9"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:86 %mul_ln49_4 = mul i24 %sext_ln49_9, i24 %sext_ln49_8

]]></Node>
<StgValue><ssdm name="mul_ln49_4"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i55:87 %tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_9, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i55:88 %shl_ln49_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_20, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_3"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:89 %add_ln49_12 = add i24 %shl_ln49_3, i24 %mul_ln49_4

]]></Node>
<StgValue><ssdm name="add_ln49_12"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:100 %mul_ln49_5 = mul i24 %sext_ln49_11, i24 %sext_ln49_10

]]></Node>
<StgValue><ssdm name="mul_ln49_5"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:110 %sext_ln49_12 = sext i16 %Weights_load_13

]]></Node>
<StgValue><ssdm name="sext_ln49_12"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:113 %sext_ln49_13 = sext i16 %OutPadConv1_load_6

]]></Node>
<StgValue><ssdm name="sext_ln49_13"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:114 %mul_ln49_6 = mul i24 %sext_ln49_13, i24 %sext_ln49_12

]]></Node>
<StgValue><ssdm name="mul_ln49_6"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:165 %Weights_load_17 = load i14 %Weights_addr_17

]]></Node>
<StgValue><ssdm name="Weights_load_17"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:168 %OutPadConv1_load_10 = load i11 %OutPadConv1_addr_10

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_10"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:179 %Weights_load_18 = load i14 %Weights_addr_18

]]></Node>
<StgValue><ssdm name="Weights_load_18"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:182 %OutPadConv1_load_11 = load i11 %OutPadConv1_addr_11

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_11"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i55:188 %add_ln49_34 = add i10 %zext_ln43_3, i10 650

]]></Node>
<StgValue><ssdm name="add_ln49_34"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i55:189 %zext_ln49_23 = zext i10 %add_ln49_34

]]></Node>
<StgValue><ssdm name="zext_ln49_23"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i55:190 %add_ln49_35 = add i7 %p_cast72, i7 36

]]></Node>
<StgValue><ssdm name="add_ln49_35"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i55:191 %zext_ln49_24 = zext i7 %add_ln49_35

]]></Node>
<StgValue><ssdm name="zext_ln49_24"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:192 %Weights_addr_19 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_24

]]></Node>
<StgValue><ssdm name="Weights_addr_19"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:193 %Weights_load_19 = load i14 %Weights_addr_19

]]></Node>
<StgValue><ssdm name="Weights_load_19"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:195 %OutPadConv1_addr_12 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_23

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_12"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:196 %OutPadConv1_load_12 = load i11 %OutPadConv1_addr_12

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_12"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i55:202 %add_ln49_37 = add i10 %zext_ln43_3, i10 651

]]></Node>
<StgValue><ssdm name="add_ln49_37"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i55:203 %zext_ln49_25 = zext i10 %add_ln49_37

]]></Node>
<StgValue><ssdm name="zext_ln49_25"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i55:204 %add_ln49_38 = add i7 %p_cast72, i7 37

]]></Node>
<StgValue><ssdm name="add_ln49_38"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i55:205 %zext_ln49_26 = zext i7 %add_ln49_38

]]></Node>
<StgValue><ssdm name="zext_ln49_26"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:206 %Weights_addr_20 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_26

]]></Node>
<StgValue><ssdm name="Weights_addr_20"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:207 %Weights_load_20 = load i14 %Weights_addr_20

]]></Node>
<StgValue><ssdm name="Weights_load_20"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:209 %OutPadConv1_addr_13 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_25

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_13"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:210 %OutPadConv1_load_13 = load i11 %OutPadConv1_addr_13

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="9">
<![CDATA[
for.inc45.i55:22 %zext_ln43_2 = zext i9 %select_ln41

]]></Node>
<StgValue><ssdm name="zext_ln43_2"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:89 %add_ln49_12 = add i24 %shl_ln49_3, i24 %mul_ln49_4

]]></Node>
<StgValue><ssdm name="add_ln49_12"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:100 %mul_ln49_5 = mul i24 %sext_ln49_11, i24 %sext_ln49_10

]]></Node>
<StgValue><ssdm name="mul_ln49_5"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i55:101 %tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_12, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i55:102 %shl_ln49_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_21, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_4"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:103 %add_ln49_15 = add i24 %shl_ln49_4, i24 %mul_ln49_5

]]></Node>
<StgValue><ssdm name="add_ln49_15"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:114 %mul_ln49_6 = mul i24 %sext_ln49_13, i24 %sext_ln49_12

]]></Node>
<StgValue><ssdm name="mul_ln49_6"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:124 %sext_ln49_14 = sext i16 %Weights_load_14

]]></Node>
<StgValue><ssdm name="sext_ln49_14"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:127 %sext_ln49_15 = sext i16 %OutPadConv1_load_7

]]></Node>
<StgValue><ssdm name="sext_ln49_15"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:128 %mul_ln49_7 = mul i24 %sext_ln49_15, i24 %sext_ln49_14

]]></Node>
<StgValue><ssdm name="mul_ln49_7"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:193 %Weights_load_19 = load i14 %Weights_addr_19

]]></Node>
<StgValue><ssdm name="Weights_load_19"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:196 %OutPadConv1_load_12 = load i11 %OutPadConv1_addr_12

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_12"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:207 %Weights_load_20 = load i14 %Weights_addr_20

]]></Node>
<StgValue><ssdm name="Weights_load_20"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:210 %OutPadConv1_load_13 = load i11 %OutPadConv1_addr_13

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_13"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i55:216 %add_ln49_40 = add i10 %zext_ln43_3, i10 652

]]></Node>
<StgValue><ssdm name="add_ln49_40"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i55:217 %zext_ln49_27 = zext i10 %add_ln49_40

]]></Node>
<StgValue><ssdm name="zext_ln49_27"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i55:218 %add_ln49_41 = add i7 %p_cast72, i7 38

]]></Node>
<StgValue><ssdm name="add_ln49_41"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i55:219 %zext_ln49_28 = zext i7 %add_ln49_41

]]></Node>
<StgValue><ssdm name="zext_ln49_28"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:220 %Weights_addr_21 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_28

]]></Node>
<StgValue><ssdm name="Weights_addr_21"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:221 %Weights_load_21 = load i14 %Weights_addr_21

]]></Node>
<StgValue><ssdm name="Weights_load_21"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:223 %OutPadConv1_addr_14 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_27

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_14"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:224 %OutPadConv1_load_14 = load i11 %OutPadConv1_addr_14

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_14"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i55:230 %add_ln49_43 = add i11 %zext_ln43_2, i11 972

]]></Node>
<StgValue><ssdm name="add_ln49_43"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i55:231 %zext_ln49_29 = zext i11 %add_ln49_43

]]></Node>
<StgValue><ssdm name="zext_ln49_29"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i55:232 %add_ln49_44 = add i7 %p_cast72, i7 39

]]></Node>
<StgValue><ssdm name="add_ln49_44"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i55:233 %zext_ln49_30 = zext i7 %add_ln49_44

]]></Node>
<StgValue><ssdm name="zext_ln49_30"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:234 %Weights_addr_22 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_30

]]></Node>
<StgValue><ssdm name="Weights_addr_22"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:235 %Weights_load_22 = load i14 %Weights_addr_22

]]></Node>
<StgValue><ssdm name="Weights_load_22"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:237 %OutPadConv1_addr_15 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_29

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_15"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:238 %OutPadConv1_load_15 = load i11 %OutPadConv1_addr_15

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="261" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:103 %add_ln49_15 = add i24 %shl_ln49_4, i24 %mul_ln49_5

]]></Node>
<StgValue><ssdm name="add_ln49_15"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:114 %mul_ln49_6 = mul i24 %sext_ln49_13, i24 %sext_ln49_12

]]></Node>
<StgValue><ssdm name="mul_ln49_6"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i55:115 %tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_15, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="264" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i55:116 %shl_ln49_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_22, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_5"/></StgValue>
</operation>

<operation id="265" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:117 %add_ln49_18 = add i24 %shl_ln49_5, i24 %mul_ln49_6

]]></Node>
<StgValue><ssdm name="add_ln49_18"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:128 %mul_ln49_7 = mul i24 %sext_ln49_15, i24 %sext_ln49_14

]]></Node>
<StgValue><ssdm name="mul_ln49_7"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:138 %sext_ln49_16 = sext i16 %Weights_load_15

]]></Node>
<StgValue><ssdm name="sext_ln49_16"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:141 %sext_ln49_17 = sext i16 %OutPadConv1_load_8

]]></Node>
<StgValue><ssdm name="sext_ln49_17"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:142 %mul_ln49_8 = mul i24 %sext_ln49_17, i24 %sext_ln49_16

]]></Node>
<StgValue><ssdm name="mul_ln49_8"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:221 %Weights_load_21 = load i14 %Weights_addr_21

]]></Node>
<StgValue><ssdm name="Weights_load_21"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:224 %OutPadConv1_load_14 = load i11 %OutPadConv1_addr_14

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_14"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:235 %Weights_load_22 = load i14 %Weights_addr_22

]]></Node>
<StgValue><ssdm name="Weights_load_22"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:238 %OutPadConv1_load_15 = load i11 %OutPadConv1_addr_15

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_15"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i55:244 %add_ln49_46 = add i11 %zext_ln43_2, i11 973

]]></Node>
<StgValue><ssdm name="add_ln49_46"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i55:245 %zext_ln49_31 = zext i11 %add_ln49_46

]]></Node>
<StgValue><ssdm name="zext_ln49_31"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i55:246 %add_ln49_47 = add i7 %p_cast72, i7 40

]]></Node>
<StgValue><ssdm name="add_ln49_47"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i55:247 %zext_ln49_32 = zext i7 %add_ln49_47

]]></Node>
<StgValue><ssdm name="zext_ln49_32"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:248 %Weights_addr_23 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_32

]]></Node>
<StgValue><ssdm name="Weights_addr_23"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:249 %Weights_load_23 = load i14 %Weights_addr_23

]]></Node>
<StgValue><ssdm name="Weights_load_23"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:251 %OutPadConv1_addr_16 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_31

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_16"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:252 %OutPadConv1_load_16 = load i11 %OutPadConv1_addr_16

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_16"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i55:258 %add_ln49_49 = add i11 %zext_ln43_2, i11 974

]]></Node>
<StgValue><ssdm name="add_ln49_49"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i55:259 %zext_ln49_33 = zext i11 %add_ln49_49

]]></Node>
<StgValue><ssdm name="zext_ln49_33"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i55:260 %add_ln49_50 = add i7 %p_cast72, i7 41

]]></Node>
<StgValue><ssdm name="add_ln49_50"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i55:261 %zext_ln49_34 = zext i7 %add_ln49_50

]]></Node>
<StgValue><ssdm name="zext_ln49_34"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:262 %Weights_addr_24 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_34

]]></Node>
<StgValue><ssdm name="Weights_addr_24"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:263 %Weights_load_24 = load i14 %Weights_addr_24

]]></Node>
<StgValue><ssdm name="Weights_load_24"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:265 %OutPadConv1_addr_17 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_33

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_17"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:266 %OutPadConv1_load_17 = load i11 %OutPadConv1_addr_17

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="290" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:117 %add_ln49_18 = add i24 %shl_ln49_5, i24 %mul_ln49_6

]]></Node>
<StgValue><ssdm name="add_ln49_18"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:128 %mul_ln49_7 = mul i24 %sext_ln49_15, i24 %sext_ln49_14

]]></Node>
<StgValue><ssdm name="mul_ln49_7"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i55:129 %tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_18, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i55:130 %shl_ln49_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_23, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_6"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:131 %add_ln49_21 = add i24 %shl_ln49_6, i24 %mul_ln49_7

]]></Node>
<StgValue><ssdm name="add_ln49_21"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:142 %mul_ln49_8 = mul i24 %sext_ln49_17, i24 %sext_ln49_16

]]></Node>
<StgValue><ssdm name="mul_ln49_8"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:152 %sext_ln49_18 = sext i16 %Weights_load_16

]]></Node>
<StgValue><ssdm name="sext_ln49_18"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:155 %sext_ln49_19 = sext i16 %OutPadConv1_load_9

]]></Node>
<StgValue><ssdm name="sext_ln49_19"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:156 %mul_ln49_9 = mul i24 %sext_ln49_19, i24 %sext_ln49_18

]]></Node>
<StgValue><ssdm name="mul_ln49_9"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:249 %Weights_load_23 = load i14 %Weights_addr_23

]]></Node>
<StgValue><ssdm name="Weights_load_23"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:252 %OutPadConv1_load_16 = load i11 %OutPadConv1_addr_16

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_16"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:263 %Weights_load_24 = load i14 %Weights_addr_24

]]></Node>
<StgValue><ssdm name="Weights_load_24"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:266 %OutPadConv1_load_17 = load i11 %OutPadConv1_addr_17

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_17"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i55:272 %add_ln49_52 = add i11 %zext_ln43_2, i11 975

]]></Node>
<StgValue><ssdm name="add_ln49_52"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i55:273 %zext_ln49_35 = zext i11 %add_ln49_52

]]></Node>
<StgValue><ssdm name="zext_ln49_35"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i55:274 %add_ln49_53 = add i7 %p_cast72, i7 42

]]></Node>
<StgValue><ssdm name="add_ln49_53"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i55:275 %zext_ln49_36 = zext i7 %add_ln49_53

]]></Node>
<StgValue><ssdm name="zext_ln49_36"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:276 %Weights_addr_25 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_36

]]></Node>
<StgValue><ssdm name="Weights_addr_25"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:277 %Weights_load_25 = load i14 %Weights_addr_25

]]></Node>
<StgValue><ssdm name="Weights_load_25"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:279 %OutPadConv1_addr_18 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_35

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_18"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:280 %OutPadConv1_load_18 = load i11 %OutPadConv1_addr_18

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_18"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i55:286 %add_ln49_55 = add i11 %zext_ln43_2, i11 976

]]></Node>
<StgValue><ssdm name="add_ln49_55"/></StgValue>
</operation>

<operation id="312" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i55:287 %zext_ln49_37 = zext i11 %add_ln49_55

]]></Node>
<StgValue><ssdm name="zext_ln49_37"/></StgValue>
</operation>

<operation id="313" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i55:288 %add_ln49_56 = add i7 %p_cast72, i7 43

]]></Node>
<StgValue><ssdm name="add_ln49_56"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i55:289 %zext_ln49_38 = zext i7 %add_ln49_56

]]></Node>
<StgValue><ssdm name="zext_ln49_38"/></StgValue>
</operation>

<operation id="315" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:290 %Weights_addr_26 = getelementptr i16 %Weights, i64 0, i64 %zext_ln49_38

]]></Node>
<StgValue><ssdm name="Weights_addr_26"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:291 %Weights_load_26 = load i14 %Weights_addr_26

]]></Node>
<StgValue><ssdm name="Weights_load_26"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:293 %OutPadConv1_addr_19 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_37

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_19"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:294 %OutPadConv1_load_19 = load i11 %OutPadConv1_addr_19

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="319" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc45.i55:11 %arrayidx9_sum = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 5, i3 %select_ln41_1

]]></Node>
<StgValue><ssdm name="arrayidx9_sum"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="6">
<![CDATA[
for.inc45.i55:12 %arrayidx9_sum_cast_cast_cast = sext i6 %arrayidx9_sum

]]></Node>
<StgValue><ssdm name="arrayidx9_sum_cast_cast_cast"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i55:13 %arrayidx9_sum_cast_cast_cast_cast = zext i7 %arrayidx9_sum_cast_cast_cast

]]></Node>
<StgValue><ssdm name="arrayidx9_sum_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:14 %Weights_addr_6 = getelementptr i16 %Weights, i64 0, i64 %arrayidx9_sum_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_6"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:15 %Weights_load_6 = load i14 %Weights_addr_6

]]></Node>
<StgValue><ssdm name="Weights_load_6"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:131 %add_ln49_21 = add i24 %shl_ln49_6, i24 %mul_ln49_7

]]></Node>
<StgValue><ssdm name="add_ln49_21"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:142 %mul_ln49_8 = mul i24 %sext_ln49_17, i24 %sext_ln49_16

]]></Node>
<StgValue><ssdm name="mul_ln49_8"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i55:143 %tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_21, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="327" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i55:144 %shl_ln49_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_24, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_7"/></StgValue>
</operation>

<operation id="328" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:145 %add_ln49_24 = add i24 %shl_ln49_7, i24 %mul_ln49_8

]]></Node>
<StgValue><ssdm name="add_ln49_24"/></StgValue>
</operation>

<operation id="329" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:156 %mul_ln49_9 = mul i24 %sext_ln49_19, i24 %sext_ln49_18

]]></Node>
<StgValue><ssdm name="mul_ln49_9"/></StgValue>
</operation>

<operation id="330" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:166 %sext_ln49_20 = sext i16 %Weights_load_17

]]></Node>
<StgValue><ssdm name="sext_ln49_20"/></StgValue>
</operation>

<operation id="331" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:169 %sext_ln49_21 = sext i16 %OutPadConv1_load_10

]]></Node>
<StgValue><ssdm name="sext_ln49_21"/></StgValue>
</operation>

<operation id="332" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:170 %mul_ln49_10 = mul i24 %sext_ln49_21, i24 %sext_ln49_20

]]></Node>
<StgValue><ssdm name="mul_ln49_10"/></StgValue>
</operation>

<operation id="333" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:277 %Weights_load_25 = load i14 %Weights_addr_25

]]></Node>
<StgValue><ssdm name="Weights_load_25"/></StgValue>
</operation>

<operation id="334" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:280 %OutPadConv1_load_18 = load i11 %OutPadConv1_addr_18

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_18"/></StgValue>
</operation>

<operation id="335" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:291 %Weights_load_26 = load i14 %Weights_addr_26

]]></Node>
<StgValue><ssdm name="Weights_load_26"/></StgValue>
</operation>

<operation id="336" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="11">
<![CDATA[
for.inc45.i55:294 %OutPadConv1_load_19 = load i11 %OutPadConv1_addr_19

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_19"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="337" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i55:15 %Weights_load_6 = load i14 %Weights_addr_6

]]></Node>
<StgValue><ssdm name="Weights_load_6"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:145 %add_ln49_24 = add i24 %shl_ln49_7, i24 %mul_ln49_8

]]></Node>
<StgValue><ssdm name="add_ln49_24"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:156 %mul_ln49_9 = mul i24 %sext_ln49_19, i24 %sext_ln49_18

]]></Node>
<StgValue><ssdm name="mul_ln49_9"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i55:157 %tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_24, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i55:158 %shl_ln49_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_25, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_8"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:159 %add_ln49_27 = add i24 %shl_ln49_8, i24 %mul_ln49_9

]]></Node>
<StgValue><ssdm name="add_ln49_27"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:170 %mul_ln49_10 = mul i24 %sext_ln49_21, i24 %sext_ln49_20

]]></Node>
<StgValue><ssdm name="mul_ln49_10"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:180 %sext_ln49_22 = sext i16 %Weights_load_18

]]></Node>
<StgValue><ssdm name="sext_ln49_22"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:183 %sext_ln49_23 = sext i16 %OutPadConv1_load_11

]]></Node>
<StgValue><ssdm name="sext_ln49_23"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:184 %mul_ln49_11 = mul i24 %sext_ln49_23, i24 %sext_ln49_22

]]></Node>
<StgValue><ssdm name="mul_ln49_11"/></StgValue>
</operation>

<operation id="452" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0">
<![CDATA[
if.end.i.i.i.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="347" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:159 %add_ln49_27 = add i24 %shl_ln49_8, i24 %mul_ln49_9

]]></Node>
<StgValue><ssdm name="add_ln49_27"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:170 %mul_ln49_10 = mul i24 %sext_ln49_21, i24 %sext_ln49_20

]]></Node>
<StgValue><ssdm name="mul_ln49_10"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i55:171 %tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_27, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i55:172 %shl_ln49_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_26, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_9"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:173 %add_ln49_30 = add i24 %shl_ln49_9, i24 %mul_ln49_10

]]></Node>
<StgValue><ssdm name="add_ln49_30"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:184 %mul_ln49_11 = mul i24 %sext_ln49_23, i24 %sext_ln49_22

]]></Node>
<StgValue><ssdm name="mul_ln49_11"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:194 %sext_ln49_24 = sext i16 %Weights_load_19

]]></Node>
<StgValue><ssdm name="sext_ln49_24"/></StgValue>
</operation>

<operation id="354" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:197 %sext_ln49_25 = sext i16 %OutPadConv1_load_12

]]></Node>
<StgValue><ssdm name="sext_ln49_25"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:198 %mul_ln49_12 = mul i24 %sext_ln49_25, i24 %sext_ln49_24

]]></Node>
<StgValue><ssdm name="mul_ln49_12"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="356" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:173 %add_ln49_30 = add i24 %shl_ln49_9, i24 %mul_ln49_10

]]></Node>
<StgValue><ssdm name="add_ln49_30"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:184 %mul_ln49_11 = mul i24 %sext_ln49_23, i24 %sext_ln49_22

]]></Node>
<StgValue><ssdm name="mul_ln49_11"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i55:185 %tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_30, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i55:186 %shl_ln49_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_27, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_s"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:187 %add_ln49_33 = add i24 %shl_ln49_s, i24 %mul_ln49_11

]]></Node>
<StgValue><ssdm name="add_ln49_33"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:198 %mul_ln49_12 = mul i24 %sext_ln49_25, i24 %sext_ln49_24

]]></Node>
<StgValue><ssdm name="mul_ln49_12"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:208 %sext_ln49_26 = sext i16 %Weights_load_20

]]></Node>
<StgValue><ssdm name="sext_ln49_26"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:211 %sext_ln49_27 = sext i16 %OutPadConv1_load_13

]]></Node>
<StgValue><ssdm name="sext_ln49_27"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:212 %mul_ln49_13 = mul i24 %sext_ln49_27, i24 %sext_ln49_26

]]></Node>
<StgValue><ssdm name="mul_ln49_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="365" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:187 %add_ln49_33 = add i24 %shl_ln49_s, i24 %mul_ln49_11

]]></Node>
<StgValue><ssdm name="add_ln49_33"/></StgValue>
</operation>

<operation id="366" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:198 %mul_ln49_12 = mul i24 %sext_ln49_25, i24 %sext_ln49_24

]]></Node>
<StgValue><ssdm name="mul_ln49_12"/></StgValue>
</operation>

<operation id="367" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i55:199 %tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_33, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="368" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i55:200 %shl_ln49_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_28, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_10"/></StgValue>
</operation>

<operation id="369" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:201 %add_ln49_36 = add i24 %shl_ln49_10, i24 %mul_ln49_12

]]></Node>
<StgValue><ssdm name="add_ln49_36"/></StgValue>
</operation>

<operation id="370" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:212 %mul_ln49_13 = mul i24 %sext_ln49_27, i24 %sext_ln49_26

]]></Node>
<StgValue><ssdm name="mul_ln49_13"/></StgValue>
</operation>

<operation id="371" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:222 %sext_ln49_28 = sext i16 %Weights_load_21

]]></Node>
<StgValue><ssdm name="sext_ln49_28"/></StgValue>
</operation>

<operation id="372" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:225 %sext_ln49_29 = sext i16 %OutPadConv1_load_14

]]></Node>
<StgValue><ssdm name="sext_ln49_29"/></StgValue>
</operation>

<operation id="373" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:226 %mul_ln49_14 = mul i24 %sext_ln49_29, i24 %sext_ln49_28

]]></Node>
<StgValue><ssdm name="mul_ln49_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="374" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:201 %add_ln49_36 = add i24 %shl_ln49_10, i24 %mul_ln49_12

]]></Node>
<StgValue><ssdm name="add_ln49_36"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:212 %mul_ln49_13 = mul i24 %sext_ln49_27, i24 %sext_ln49_26

]]></Node>
<StgValue><ssdm name="mul_ln49_13"/></StgValue>
</operation>

<operation id="376" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i55:213 %tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_36, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="377" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i55:214 %shl_ln49_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_29, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_11"/></StgValue>
</operation>

<operation id="378" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:215 %add_ln49_39 = add i24 %shl_ln49_11, i24 %mul_ln49_13

]]></Node>
<StgValue><ssdm name="add_ln49_39"/></StgValue>
</operation>

<operation id="379" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:226 %mul_ln49_14 = mul i24 %sext_ln49_29, i24 %sext_ln49_28

]]></Node>
<StgValue><ssdm name="mul_ln49_14"/></StgValue>
</operation>

<operation id="380" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:236 %sext_ln49_30 = sext i16 %Weights_load_22

]]></Node>
<StgValue><ssdm name="sext_ln49_30"/></StgValue>
</operation>

<operation id="381" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:239 %sext_ln49_31 = sext i16 %OutPadConv1_load_15

]]></Node>
<StgValue><ssdm name="sext_ln49_31"/></StgValue>
</operation>

<operation id="382" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:240 %mul_ln49_15 = mul i24 %sext_ln49_31, i24 %sext_ln49_30

]]></Node>
<StgValue><ssdm name="mul_ln49_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="383" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:215 %add_ln49_39 = add i24 %shl_ln49_11, i24 %mul_ln49_13

]]></Node>
<StgValue><ssdm name="add_ln49_39"/></StgValue>
</operation>

<operation id="384" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:226 %mul_ln49_14 = mul i24 %sext_ln49_29, i24 %sext_ln49_28

]]></Node>
<StgValue><ssdm name="mul_ln49_14"/></StgValue>
</operation>

<operation id="385" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i55:227 %tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_39, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="386" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i55:228 %shl_ln49_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_30, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_12"/></StgValue>
</operation>

<operation id="387" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:229 %add_ln49_42 = add i24 %shl_ln49_12, i24 %mul_ln49_14

]]></Node>
<StgValue><ssdm name="add_ln49_42"/></StgValue>
</operation>

<operation id="388" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:240 %mul_ln49_15 = mul i24 %sext_ln49_31, i24 %sext_ln49_30

]]></Node>
<StgValue><ssdm name="mul_ln49_15"/></StgValue>
</operation>

<operation id="389" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:250 %sext_ln49_32 = sext i16 %Weights_load_23

]]></Node>
<StgValue><ssdm name="sext_ln49_32"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:253 %sext_ln49_33 = sext i16 %OutPadConv1_load_16

]]></Node>
<StgValue><ssdm name="sext_ln49_33"/></StgValue>
</operation>

<operation id="391" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:254 %mul_ln49_16 = mul i24 %sext_ln49_33, i24 %sext_ln49_32

]]></Node>
<StgValue><ssdm name="mul_ln49_16"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="392" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:229 %add_ln49_42 = add i24 %shl_ln49_12, i24 %mul_ln49_14

]]></Node>
<StgValue><ssdm name="add_ln49_42"/></StgValue>
</operation>

<operation id="393" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:240 %mul_ln49_15 = mul i24 %sext_ln49_31, i24 %sext_ln49_30

]]></Node>
<StgValue><ssdm name="mul_ln49_15"/></StgValue>
</operation>

<operation id="394" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i55:241 %tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_42, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="395" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i55:242 %shl_ln49_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_31, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_13"/></StgValue>
</operation>

<operation id="396" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:243 %add_ln49_45 = add i24 %shl_ln49_13, i24 %mul_ln49_15

]]></Node>
<StgValue><ssdm name="add_ln49_45"/></StgValue>
</operation>

<operation id="397" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:254 %mul_ln49_16 = mul i24 %sext_ln49_33, i24 %sext_ln49_32

]]></Node>
<StgValue><ssdm name="mul_ln49_16"/></StgValue>
</operation>

<operation id="398" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:264 %sext_ln49_34 = sext i16 %Weights_load_24

]]></Node>
<StgValue><ssdm name="sext_ln49_34"/></StgValue>
</operation>

<operation id="399" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:267 %sext_ln49_35 = sext i16 %OutPadConv1_load_17

]]></Node>
<StgValue><ssdm name="sext_ln49_35"/></StgValue>
</operation>

<operation id="400" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:268 %mul_ln49_17 = mul i24 %sext_ln49_35, i24 %sext_ln49_34

]]></Node>
<StgValue><ssdm name="mul_ln49_17"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="401" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:243 %add_ln49_45 = add i24 %shl_ln49_13, i24 %mul_ln49_15

]]></Node>
<StgValue><ssdm name="add_ln49_45"/></StgValue>
</operation>

<operation id="402" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:254 %mul_ln49_16 = mul i24 %sext_ln49_33, i24 %sext_ln49_32

]]></Node>
<StgValue><ssdm name="mul_ln49_16"/></StgValue>
</operation>

<operation id="403" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i55:255 %tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_45, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="404" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i55:256 %shl_ln49_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_32, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_14"/></StgValue>
</operation>

<operation id="405" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:257 %add_ln49_48 = add i24 %shl_ln49_14, i24 %mul_ln49_16

]]></Node>
<StgValue><ssdm name="add_ln49_48"/></StgValue>
</operation>

<operation id="406" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:268 %mul_ln49_17 = mul i24 %sext_ln49_35, i24 %sext_ln49_34

]]></Node>
<StgValue><ssdm name="mul_ln49_17"/></StgValue>
</operation>

<operation id="407" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:278 %sext_ln49_36 = sext i16 %Weights_load_25

]]></Node>
<StgValue><ssdm name="sext_ln49_36"/></StgValue>
</operation>

<operation id="408" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:281 %sext_ln49_37 = sext i16 %OutPadConv1_load_18

]]></Node>
<StgValue><ssdm name="sext_ln49_37"/></StgValue>
</operation>

<operation id="409" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:282 %mul_ln49_18 = mul i24 %sext_ln49_37, i24 %sext_ln49_36

]]></Node>
<StgValue><ssdm name="mul_ln49_18"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="410" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:257 %add_ln49_48 = add i24 %shl_ln49_14, i24 %mul_ln49_16

]]></Node>
<StgValue><ssdm name="add_ln49_48"/></StgValue>
</operation>

<operation id="411" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:268 %mul_ln49_17 = mul i24 %sext_ln49_35, i24 %sext_ln49_34

]]></Node>
<StgValue><ssdm name="mul_ln49_17"/></StgValue>
</operation>

<operation id="412" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i55:269 %tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_48, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="413" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i55:270 %shl_ln49_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_33, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_15"/></StgValue>
</operation>

<operation id="414" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:271 %add_ln49_51 = add i24 %shl_ln49_15, i24 %mul_ln49_17

]]></Node>
<StgValue><ssdm name="add_ln49_51"/></StgValue>
</operation>

<operation id="415" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:282 %mul_ln49_18 = mul i24 %sext_ln49_37, i24 %sext_ln49_36

]]></Node>
<StgValue><ssdm name="mul_ln49_18"/></StgValue>
</operation>

<operation id="416" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:292 %sext_ln49_38 = sext i16 %Weights_load_26

]]></Node>
<StgValue><ssdm name="sext_ln49_38"/></StgValue>
</operation>

<operation id="417" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i55:295 %sext_ln49_39 = sext i16 %OutPadConv1_load_19

]]></Node>
<StgValue><ssdm name="sext_ln49_39"/></StgValue>
</operation>

<operation id="418" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:296 %mul_ln49_19 = mul i24 %sext_ln49_39, i24 %sext_ln49_38

]]></Node>
<StgValue><ssdm name="mul_ln49_19"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="419" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:271 %add_ln49_51 = add i24 %shl_ln49_15, i24 %mul_ln49_17

]]></Node>
<StgValue><ssdm name="add_ln49_51"/></StgValue>
</operation>

<operation id="420" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:282 %mul_ln49_18 = mul i24 %sext_ln49_37, i24 %sext_ln49_36

]]></Node>
<StgValue><ssdm name="mul_ln49_18"/></StgValue>
</operation>

<operation id="421" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i55:283 %tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_51, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="422" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i55:284 %shl_ln49_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_34, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_16"/></StgValue>
</operation>

<operation id="423" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:285 %add_ln49_54 = add i24 %shl_ln49_16, i24 %mul_ln49_18

]]></Node>
<StgValue><ssdm name="add_ln49_54"/></StgValue>
</operation>

<operation id="424" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:296 %mul_ln49_19 = mul i24 %sext_ln49_39, i24 %sext_ln49_38

]]></Node>
<StgValue><ssdm name="mul_ln49_19"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="425" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:285 %add_ln49_54 = add i24 %shl_ln49_16, i24 %mul_ln49_18

]]></Node>
<StgValue><ssdm name="add_ln49_54"/></StgValue>
</operation>

<operation id="426" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:296 %mul_ln49_19 = mul i24 %sext_ln49_39, i24 %sext_ln49_38

]]></Node>
<StgValue><ssdm name="mul_ln49_19"/></StgValue>
</operation>

<operation id="427" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i55:297 %tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_54, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="428" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i55:298 %shl_ln49_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_35, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_17"/></StgValue>
</operation>

<operation id="429" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:299 %add_ln49_57 = add i24 %shl_ln49_17, i24 %mul_ln49_19

]]></Node>
<StgValue><ssdm name="add_ln49_57"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="430" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc45.i55:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_41_1_loop_for_ap_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="431" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc45.i55:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="432" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="17" op_0_bw="16">
<![CDATA[
for.inc45.i55:16 %conv_i_i13_i93_i20 = sext i16 %Weights_load_6

]]></Node>
<StgValue><ssdm name="conv_i_i13_i93_i20"/></StgValue>
</operation>

<operation id="433" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
for.inc45.i55:17 %p_shl5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %empty, i8 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="434" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="10">
<![CDATA[
for.inc45.i55:18 %p_shl5_cast = zext i10 %p_shl5

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="435" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
for.inc45.i55:19 %p_shl6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %empty, i6 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="436" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="8">
<![CDATA[
for.inc45.i55:20 %zext_ln43 = zext i8 %p_shl6

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="437" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc45.i55:24 %specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln43"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i55:299 %add_ln49_57 = add i24 %shl_ln49_17, i24 %mul_ln49_19

]]></Node>
<StgValue><ssdm name="add_ln49_57"/></StgValue>
</operation>

<operation id="439" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i55:300 %s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_57, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="440" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="17" op_0_bw="16">
<![CDATA[
for.inc45.i55:301 %sext_ln51 = sext i16 %s

]]></Node>
<StgValue><ssdm name="sext_ln51"/></StgValue>
</operation>

<operation id="441" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc45.i55:302 %add_ln51 = add i17 %sext_ln51, i17 %conv_i_i13_i93_i20

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="442" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.inc45.i55:303 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln51, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="443" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i55:304 %add_ln51_3 = add i9 %zext_ln43, i9 %select_ln41

]]></Node>
<StgValue><ssdm name="add_ln51_3"/></StgValue>
</operation>

<operation id="444" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="11" op_0_bw="9">
<![CDATA[
for.inc45.i55:305 %zext_ln51 = zext i9 %add_ln51_3

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="445" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i55:306 %add_ln51_1 = add i11 %zext_ln51, i11 %p_shl5_cast

]]></Node>
<StgValue><ssdm name="add_ln51_1"/></StgValue>
</operation>

<operation id="446" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i55:307 %zext_ln51_1 = zext i11 %add_ln51_1

]]></Node>
<StgValue><ssdm name="zext_ln51_1"/></StgValue>
</operation>

<operation id="447" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i55:308 %OutConv1_addr = getelementptr i16 %OutConv1, i64 0, i64 %zext_ln51_1

]]></Node>
<StgValue><ssdm name="OutConv1_addr"/></StgValue>
</operation>

<operation id="448" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc45.i55:309 %add_ln51_2 = add i16 %Weights_load_6, i16 %s

]]></Node>
<StgValue><ssdm name="add_ln51_2"/></StgValue>
</operation>

<operation id="449" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc45.i55:310 %select_ln51 = select i1 %tmp, i16 0, i16 %add_ln51_2

]]></Node>
<StgValue><ssdm name="select_ln51"/></StgValue>
</operation>

<operation id="450" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
for.inc45.i55:311 %store_ln51 = store i16 %select_ln51, i11 %OutConv1_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="451" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
for.inc45.i55:315 %br_ln43 = br void %for.body4.i22

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
