//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26218862
// Cuda compilation tools, release 10.1, V10.1.168
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_35
.address_size 64

	// .globl	gvdbDelinkLeafBricks
.const .align 4 .f32 NOHIT = 0f501502F9;
.const .align 4 .b8 BLACK[4];
.const .align 16 .b8 scn[480];
.global .align 4 .b8 cdebug[1024];
.global .align 4 .b8 cxform[64];
.global .align 4 .b8 deep_depth[12];

.visible .entry gvdbDelinkLeafBricks(
	.param .u64 gvdbDelinkLeafBricks_param_0
)
{
	.reg .pred 	%p<10>;
	.reg .b16 	%rs<4>;
	.reg .b32 	%r<79>;
	.reg .b64 	%rd<68>;


	ld.param.u64 	%rd18, [gvdbDelinkLeafBricks_param_0];
	cvta.to.global.u64 	%rd1, %rd18;
	mov.u32 	%r14, %ntid.x;
	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %tid.x;
	mad.lo.s32 	%r1, %r14, %r15, %r16;
	add.s64 	%rd2, %rd1, 320;
	ld.global.u32 	%r17, [%rd1+320];
	setp.ge.s32	%p1, %r1, %r17;
	@%p1 bra 	BB0_12;

	ld.global.u64 	%rd19, [%rd2+120];
	cvta.to.global.u64 	%rd20, %rd19;
	ld.global.u64 	%rd3, [%rd2+40];
	cvt.u32.u64	%r18, %rd3;
	mul.lo.s32 	%r19, %r18, %r1;
	cvt.s64.s32	%rd21, %r19;
	add.s64 	%rd22, %rd21, %rd20;
	add.s64 	%rd4, %rd22, 1;
	ld.global.u8 	%rs2, [%rd22+1];
	setp.ne.s16	%p2, %rs2, 0;
	@%p2 bra 	BB0_12;

	ld.global.u64 	%rd23, [%rd4+39];
	setp.eq.s64	%p3, %rd23, -1;
	@%p3 bra 	BB0_12;

	ld.global.u32 	%r2, [%rd4+3];
	ld.global.u32 	%r3, [%rd4+7];
	ld.global.u32 	%r4, [%rd4+11];
	ld.global.u32 	%r21, [%rd2+352];
	mul.wide.s32 	%rd24, %r21, 8;
	add.s64 	%rd25, %rd1, %rd24;
	ld.global.u64 	%rd26, [%rd25+440];
	cvta.to.global.u64 	%rd67, %rd26;
	ld.global.u8 	%rs3, [%rd67+1];
	setp.eq.s16	%p4, %rs3, 0;
	mov.u32 	%r78, 0;
	@%p4 bra 	BB0_11;

	ld.global.u8 	%rs1, [%rd67];
	setp.eq.s16	%p5, %rs1, 1;
	@%p5 bra 	BB0_11;

	mov.u32 	%r78, -1;
	setp.lt.u16	%p6, %rs1, 2;
	@%p6 bra 	BB0_11;

	cvt.u64.u16	%rd27, %rs1;
	neg.s64 	%rd66, %rd27;
	add.s64 	%rd8, %rd1, 200;
	add.s64 	%rd9, %rd1, 40;
	add.s64 	%rd10, %rd1, 432;
	cvt.u32.u16	%r76, %rs1;

BB0_7:
	shl.b64 	%rd28, %rd66, 2;
	sub.s64 	%rd13, %rd9, %rd28;
	add.s64 	%rd14, %rd67, 4;
	add.s32 	%r10, %r76, -1;
	mov.u32 	%r78, -1;
	ld.global.u64 	%rd15, [%rd67+48];
	setp.eq.s64	%p7, %rd15, 4294967295;
	@%p7 bra 	BB0_9;

	mul.lo.s64 	%rd29, %rd66, -3;
	shl.b64 	%rd30, %rd29, 2;
	add.s64 	%rd31, %rd8, %rd30;
	ld.global.u32 	%r25, [%rd31];
	ld.global.u32 	%r26, [%rd31+4];
	ld.global.u32 	%r27, [%rd31+8];
	ld.global.u32 	%r28, [%rd14];
	ld.global.u32 	%r29, [%rd14+4];
	ld.global.u32 	%r30, [%rd14+8];
	ld.global.u32 	%r31, [%rd13];
	shr.u64 	%rd32, %rd15, 5;
	shr.u64 	%rd33, %rd15, 16;
	cvt.u32.u64	%r32, %rd33;
	and.b64  	%rd34, %rd32, 2040;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.u64 	%rd36, [%rd35+520];
	cvta.to.global.u64 	%rd37, %rd36;
	shr.u64 	%rd38, %rd15, 6;
	and.b64  	%rd39, %rd38, 1020;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.u32 	%r33, [%rd40+400];
	mul.lo.s32 	%r34, %r33, %r32;
	cvt.s64.s32	%rd41, %r34;
	add.s64 	%rd42, %rd37, %rd41;
	sub.s32 	%r35, %r4, %r30;
	mul.lo.s32 	%r36, %r35, %r31;
	div.s32 	%r37, %r36, %r27;
	sub.s32 	%r38, %r3, %r29;
	mul.lo.s32 	%r39, %r38, %r31;
	div.s32 	%r40, %r39, %r26;
	mad.lo.s32 	%r41, %r37, %r31, %r40;
	sub.s32 	%r42, %r2, %r28;
	mul.lo.s32 	%r43, %r42, %r31;
	div.s32 	%r44, %r43, %r25;
	mad.lo.s32 	%r45, %r41, %r31, %r44;
	mul.wide.s32 	%rd43, %r45, 8;
	add.s64 	%rd44, %rd42, %rd43;
	ld.global.u64 	%rd45, [%rd44];
	shr.u64 	%rd46, %rd45, 16;
	cvt.u32.u64	%r78, %rd46;

BB0_9:
	setp.eq.s32	%p8, %r76, 2;
	@%p8 bra 	BB0_11;

	shl.b64 	%rd47, %rd66, 3;
	sub.s64 	%rd48, %rd10, %rd47;
	ld.global.u64 	%rd49, [%rd48];
	cvta.to.global.u64 	%rd50, %rd49;
	ld.global.u32 	%r47, [%rd13+316];
	mul.lo.s32 	%r48, %r47, %r78;
	cvt.s64.s32	%rd51, %r48;
	add.s64 	%rd67, %rd50, %rd51;
	add.s64 	%rd66, %rd66, 1;
	setp.gt.s32	%p9, %r10, 1;
	mov.u32 	%r78, -1;
	mov.u32 	%r76, %r10;
	@%p9 bra 	BB0_7;

BB0_11:
	ld.global.u64 	%rd52, [%rd2+128];
	cvta.to.global.u64 	%rd53, %rd52;
	shr.u64 	%rd54, %rd3, 32;
	cvt.u32.u64	%r49, %rd54;
	mul.lo.s32 	%r50, %r49, %r78;
	cvt.s64.s32	%rd55, %r50;
	ld.global.u32 	%r51, [%rd2+-108];
	ld.global.v2.u32 	{%r52, %r53}, [%rd2+-104];
	add.s64 	%rd56, %rd55, %rd53;
	ld.global.u32 	%r56, [%rd56+4];
	ld.global.v2.u32 	{%r57, %r58}, [%rd56+8];
	sub.s32 	%r61, %r2, %r56;
	sub.s32 	%r62, %r3, %r57;
	sub.s32 	%r63, %r4, %r58;
	ld.global.u32 	%r64, [%rd2+-276];
	mul.lo.s32 	%r65, %r61, %r64;
	mul.lo.s32 	%r66, %r62, %r64;
	mul.lo.s32 	%r67, %r63, %r64;
	div.s32 	%r68, %r65, %r51;
	div.s32 	%r69, %r66, %r52;
	div.s32 	%r70, %r67, %r53;
	mad.lo.s32 	%r71, %r70, %r64, %r69;
	mad.lo.s32 	%r72, %r71, %r64, %r68;
	mov.u64 	%rd57, -1;
	st.global.u64 	[%rd4+39], %rd57;
	ld.global.u64 	%rd58, [%rd56+48];
	shr.u64 	%rd59, %rd58, 16;
	cvt.u32.u64	%r73, %rd59;
	ld.global.u64 	%rd60, [%rd2+208];
	cvta.to.global.u64 	%rd61, %rd60;
	ld.global.u32 	%r74, [%rd2+84];
	mul.lo.s32 	%r75, %r73, %r74;
	cvt.s64.s32	%rd62, %r75;
	add.s64 	%rd63, %rd61, %rd62;
	mul.wide.s32 	%rd64, %r72, 8;
	add.s64 	%rd65, %rd63, %rd64;
	st.global.u64 	[%rd65], %rd57;

BB0_12:
	ret;
}

	// .globl	gvdbDelinkBricks
.visible .entry gvdbDelinkBricks(
	.param .u64 gvdbDelinkBricks_param_0,
	.param .u32 gvdbDelinkBricks_param_1
)
{
	.reg .pred 	%p<12>;
	.reg .b16 	%rs<6>;
	.reg .b32 	%r<96>;
	.reg .b64 	%rd<82>;


	ld.param.u64 	%rd21, [gvdbDelinkBricks_param_0];
	ld.param.u32 	%r21, [gvdbDelinkBricks_param_1];
	cvta.to.global.u64 	%rd1, %rd21;
	mov.u32 	%r22, %ntid.x;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r1, %r22, %r23, %r24;
	cvt.s64.s32	%rd2, %r21;
	mul.wide.s32 	%rd22, %r21, 4;
	add.s64 	%rd23, %rd1, %rd22;
	add.s64 	%rd3, %rd23, 320;
	ld.global.u32 	%r25, [%rd23+320];
	setp.ge.s32	%p1, %r1, %r25;
	@%p1 bra 	BB1_17;

	shl.b64 	%rd24, %rd2, 3;
	add.s64 	%rd25, %rd1, %rd24;
	add.s64 	%rd4, %rd25, 440;
	ld.global.u64 	%rd26, [%rd25+440];
	cvta.to.global.u64 	%rd27, %rd26;
	ld.global.u32 	%r26, [%rd3+40];
	mul.lo.s32 	%r27, %r26, %r1;
	cvt.s64.s32	%rd28, %r27;
	add.s64 	%rd6, %rd27, %rd28;
	ld.global.u64 	%rd29, [%rd6+40];
	setp.eq.s64	%p2, %rd29, -1;
	@%p2 bra 	BB1_16;

	ld.global.u32 	%r28, [%rd3+-280];
	mul.lo.s32 	%r29, %r28, %r28;
	mul.lo.s32 	%r2, %r29, %r28;
	setp.lt.s32	%p3, %r2, 1;
	@%p3 bra 	BB1_7;

	ld.global.u64 	%rd30, [%rd4+80];
	cvta.to.global.u64 	%rd31, %rd30;
	ld.global.u32 	%r31, [%rd3+80];
	mul.lo.s32 	%r32, %r31, %r1;
	cvt.s64.s32	%rd32, %r32;
	add.s64 	%rd7, %rd31, %rd32;
	mov.u32 	%r91, 0;

BB1_4:
	mul.wide.s32 	%rd33, %r91, 8;
	add.s64 	%rd34, %rd7, %rd33;
	ld.global.u64 	%rd35, [%rd34];
	setp.eq.s64	%p4, %rd35, -1;
	add.s32 	%r91, %r91, 1;
	@%p4 bra 	BB1_6;
	bra.uni 	BB1_5;

BB1_6:
	setp.lt.s32	%p5, %r91, %r2;
	@%p5 bra 	BB1_4;

BB1_7:
	mov.u16 	%rs3, 0;
	st.global.u8 	[%rd6+1], %rs3;
	add.s32 	%r5, %r21, 1;
	ld.global.u32 	%r6, [%rd6+4];
	ld.global.u32 	%r7, [%rd6+8];
	ld.global.u32 	%r8, [%rd6+12];
	ld.global.u32 	%r34, [%rd1+672];
	mul.wide.s32 	%rd36, %r34, 8;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.u64 	%rd38, [%rd37+440];
	cvta.to.global.u64 	%rd81, %rd38;
	ld.global.u8 	%rs4, [%rd81+1];
	setp.eq.s16	%p6, %rs4, 0;
	mov.u32 	%r95, 0;
	@%p6 bra 	BB1_15;

	ld.global.u8 	%rs1, [%rd81];
	cvt.u32.u16	%r36, %rs1;
	and.b32  	%r93, %r36, 255;
	setp.eq.s32	%p7, %r93, %r5;
	@%p7 bra 	BB1_15;

	mov.u32 	%r95, -1;
	setp.le.s32	%p8, %r93, %r5;
	@%p8 bra 	BB1_15;

	cvt.u64.u16	%rd39, %rs1;
	and.b64  	%rd40, %rd39, 255;
	neg.s64 	%rd80, %rd40;
	add.s64 	%rd11, %rd1, 200;
	add.s64 	%rd12, %rd1, 40;
	add.s64 	%rd13, %rd1, 432;
	and.b32  	%r39, %r36, 255;
	add.s32 	%r40, %r39, -2;
	sub.s32 	%r92, %r40, %r21;

BB1_11:
	shl.b64 	%rd41, %rd80, 2;
	sub.s64 	%rd16, %rd12, %rd41;
	add.s64 	%rd17, %rd81, 4;
	add.s32 	%r93, %r93, -1;
	mov.u32 	%r95, -1;
	ld.global.u64 	%rd18, [%rd81+48];
	setp.eq.s64	%p9, %rd18, 4294967295;
	@%p9 bra 	BB1_13;

	mul.lo.s64 	%rd42, %rd80, -3;
	shl.b64 	%rd43, %rd42, 2;
	add.s64 	%rd44, %rd11, %rd43;
	ld.global.u32 	%r42, [%rd44];
	ld.global.u32 	%r43, [%rd44+4];
	ld.global.u32 	%r44, [%rd44+8];
	ld.global.u32 	%r45, [%rd17];
	ld.global.u32 	%r46, [%rd17+4];
	ld.global.u32 	%r47, [%rd17+8];
	ld.global.u32 	%r48, [%rd16];
	shr.u64 	%rd45, %rd18, 5;
	shr.u64 	%rd46, %rd18, 16;
	cvt.u32.u64	%r49, %rd46;
	and.b64  	%rd47, %rd45, 2040;
	add.s64 	%rd48, %rd1, %rd47;
	ld.global.u64 	%rd49, [%rd48+520];
	cvta.to.global.u64 	%rd50, %rd49;
	shr.u64 	%rd51, %rd18, 6;
	and.b64  	%rd52, %rd51, 1020;
	add.s64 	%rd53, %rd1, %rd52;
	ld.global.u32 	%r50, [%rd53+400];
	mul.lo.s32 	%r51, %r50, %r49;
	cvt.s64.s32	%rd54, %r51;
	add.s64 	%rd55, %rd50, %rd54;
	sub.s32 	%r52, %r8, %r47;
	mul.lo.s32 	%r53, %r52, %r48;
	div.s32 	%r54, %r53, %r44;
	sub.s32 	%r55, %r7, %r46;
	mul.lo.s32 	%r56, %r55, %r48;
	div.s32 	%r57, %r56, %r43;
	mad.lo.s32 	%r58, %r54, %r48, %r57;
	sub.s32 	%r59, %r6, %r45;
	mul.lo.s32 	%r60, %r59, %r48;
	div.s32 	%r61, %r60, %r42;
	mad.lo.s32 	%r62, %r58, %r48, %r61;
	mul.wide.s32 	%rd56, %r62, 8;
	add.s64 	%rd57, %rd55, %rd56;
	ld.global.u64 	%rd58, [%rd57];
	shr.u64 	%rd59, %rd58, 16;
	cvt.u32.u64	%r95, %rd59;

BB1_13:
	setp.eq.s32	%p10, %r92, 0;
	@%p10 bra 	BB1_15;

	shl.b64 	%rd60, %rd80, 3;
	sub.s64 	%rd61, %rd13, %rd60;
	ld.global.u64 	%rd62, [%rd61];
	cvta.to.global.u64 	%rd63, %rd62;
	ld.global.u32 	%r64, [%rd16+316];
	mul.lo.s32 	%r65, %r64, %r95;
	cvt.s64.s32	%rd64, %r65;
	add.s64 	%rd81, %rd63, %rd64;
	add.s64 	%rd80, %rd80, 1;
	add.s32 	%r92, %r92, -1;
	mov.u32 	%r95, -1;
	setp.gt.s32	%p11, %r93, %r5;
	@%p11 bra 	BB1_11;

BB1_15:
	ld.global.u64 	%rd65, [%rd4+8];
	cvta.to.global.u64 	%rd66, %rd65;
	ld.global.u32 	%r66, [%rd3+44];
	mul.lo.s32 	%r67, %r66, %r95;
	cvt.s64.s32	%rd67, %r67;
	mul.wide.s32 	%rd68, %r5, 12;
	add.s64 	%rd69, %rd1, %rd68;
	ld.global.u32 	%r68, [%rd69+200];
	ld.global.u32 	%r69, [%rd69+204];
	ld.global.u32 	%r70, [%rd69+208];
	add.s64 	%rd70, %rd67, %rd66;
	ld.global.u32 	%r71, [%rd70+4];
	ld.global.v2.u32 	{%r72, %r73}, [%rd70+8];
	sub.s32 	%r76, %r6, %r71;
	sub.s32 	%r77, %r7, %r72;
	sub.s32 	%r78, %r8, %r73;
	ld.global.u32 	%r79, [%rd3+-276];
	mul.lo.s32 	%r80, %r76, %r79;
	mul.lo.s32 	%r81, %r77, %r79;
	mul.lo.s32 	%r82, %r78, %r79;
	div.s32 	%r83, %r80, %r68;
	div.s32 	%r84, %r81, %r69;
	div.s32 	%r85, %r82, %r70;
	mad.lo.s32 	%r86, %r85, %r79, %r84;
	mad.lo.s32 	%r87, %r86, %r79, %r83;
	mov.u64 	%rd71, -1;
	st.global.u64 	[%rd6+40], %rd71;
	ld.global.u64 	%rd72, [%rd70+48];
	shr.u64 	%rd73, %rd72, 16;
	cvt.u32.u64	%r88, %rd73;
	ld.global.u64 	%rd74, [%rd4+88];
	cvta.to.global.u64 	%rd75, %rd74;
	ld.global.u32 	%r89, [%rd3+84];
	mul.lo.s32 	%r90, %r88, %r89;
	cvt.s64.s32	%rd76, %r90;
	add.s64 	%rd77, %rd75, %rd76;
	mul.wide.s32 	%rd78, %r87, 8;
	add.s64 	%rd79, %rd77, %rd78;
	st.global.u64 	[%rd79], %rd71;
	bra.uni 	BB1_17;

BB1_16:
	mov.u16 	%rs5, 0;
	st.global.u8 	[%rd6+1], %rs5;
	bra.uni 	BB1_17;

BB1_5:
	mov.u16 	%rs2, 1;
	st.global.u8 	[%rd6+1], %rs2;

BB1_17:
	ret;
}

	// .globl	gvdbLinkBricks
.visible .entry gvdbLinkBricks(
	.param .u64 gvdbLinkBricks_param_0,
	.param .u32 gvdbLinkBricks_param_1
)
{
	.reg .pred 	%p<22>;
	.reg .b16 	%rs<4>;
	.reg .b32 	%r<78>;
	.reg .b64 	%rd<89>;


	ld.param.u64 	%rd23, [gvdbLinkBricks_param_0];
	ld.param.u32 	%r18, [gvdbLinkBricks_param_1];
	cvta.to.global.u64 	%rd1, %rd23;
	mov.u32 	%r19, %ntid.x;
	mov.u32 	%r20, %ctaid.x;
	mov.u32 	%r21, %tid.x;
	mad.lo.s32 	%r1, %r19, %r20, %r21;
	cvt.s64.s32	%rd2, %r18;
	mul.wide.s32 	%rd24, %r18, 4;
	add.s64 	%rd25, %rd1, %rd24;
	add.s64 	%rd3, %rd25, 320;
	ld.global.u32 	%r22, [%rd25+320];
	setp.ge.s32	%p1, %r1, %r22;
	@%p1 bra 	BB2_15;

	shl.b64 	%rd26, %rd2, 3;
	add.s64 	%rd27, %rd1, %rd26;
	add.s64 	%rd4, %rd27, 440;
	ld.global.u64 	%rd28, [%rd27+440];
	cvta.to.global.u64 	%rd29, %rd28;
	ld.global.u32 	%r23, [%rd3+40];
	mul.lo.s32 	%r24, %r23, %r1;
	cvt.s64.s32	%rd30, %r24;
	add.s64 	%rd31, %rd30, %rd29;
	add.s64 	%rd5, %rd31, 1;
	ld.global.u8 	%rs2, [%rd31+1];
	setp.eq.s16	%p2, %rs2, 0;
	@%p2 bra 	BB2_15;

	add.s32 	%r2, %r18, 1;
	ld.global.u32 	%r3, [%rd5+3];
	ld.global.u32 	%r4, [%rd5+7];
	ld.global.u32 	%r5, [%rd5+11];
	ld.global.u32 	%r25, [%rd1+672];
	mul.wide.s32 	%rd33, %r25, 8;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.u64 	%rd35, [%rd34+440];
	cvta.to.global.u64 	%rd87, %rd35;
	ld.global.u8 	%rs3, [%rd87+1];
	setp.eq.s16	%p3, %rs3, 0;
	mov.u64 	%rd88, 0;
	@%p3 bra 	BB2_11;

	ld.global.u8 	%rs1, [%rd87];
	cvt.u32.u16	%r26, %rs1;
	and.b32  	%r76, %r26, 255;
	setp.eq.s32	%p4, %r76, %r2;
	@%p4 bra 	BB2_11;

	mov.u64 	%rd88, 4294967295;
	setp.le.s32	%p5, %r76, %r2;
	@%p5 bra 	BB2_11;

	cvt.u64.u16	%rd38, %rs1;
	and.b64  	%rd39, %rd38, 255;
	neg.s64 	%rd86, %rd39;
	add.s64 	%rd9, %rd1, 200;
	add.s64 	%rd10, %rd1, 40;
	add.s64 	%rd11, %rd1, 432;
	and.b32  	%r28, %r26, 255;
	add.s32 	%r29, %r28, -2;
	sub.s32 	%r75, %r29, %r18;

BB2_6:
	shl.b64 	%rd40, %rd86, 2;
	sub.s64 	%rd14, %rd10, %rd40;
	add.s64 	%rd15, %rd87, 4;
	add.s32 	%r76, %r76, -1;
	mov.u32 	%r77, -1;
	ld.global.u64 	%rd16, [%rd87+48];
	setp.eq.s64	%p6, %rd16, 4294967295;
	@%p6 bra 	BB2_8;

	mul.lo.s64 	%rd41, %rd86, -3;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd9, %rd42;
	ld.global.u32 	%r31, [%rd43];
	ld.global.u32 	%r32, [%rd43+4];
	ld.global.u32 	%r33, [%rd43+8];
	ld.global.u32 	%r34, [%rd15];
	ld.global.u32 	%r35, [%rd15+4];
	ld.global.u32 	%r36, [%rd15+8];
	ld.global.u32 	%r37, [%rd14];
	shr.u64 	%rd44, %rd16, 5;
	shr.u64 	%rd45, %rd16, 16;
	cvt.u32.u64	%r38, %rd45;
	and.b64  	%rd46, %rd44, 2040;
	add.s64 	%rd47, %rd1, %rd46;
	ld.global.u64 	%rd48, [%rd47+520];
	cvta.to.global.u64 	%rd49, %rd48;
	shr.u64 	%rd50, %rd16, 6;
	and.b64  	%rd51, %rd50, 1020;
	add.s64 	%rd52, %rd1, %rd51;
	ld.global.u32 	%r39, [%rd52+400];
	mul.lo.s32 	%r40, %r39, %r38;
	cvt.s64.s32	%rd53, %r40;
	add.s64 	%rd54, %rd49, %rd53;
	sub.s32 	%r41, %r5, %r36;
	mul.lo.s32 	%r42, %r41, %r37;
	div.s32 	%r43, %r42, %r33;
	sub.s32 	%r44, %r4, %r35;
	mul.lo.s32 	%r45, %r44, %r37;
	div.s32 	%r46, %r45, %r32;
	mad.lo.s32 	%r47, %r43, %r37, %r46;
	sub.s32 	%r48, %r3, %r34;
	mul.lo.s32 	%r49, %r48, %r37;
	div.s32 	%r50, %r49, %r31;
	mad.lo.s32 	%r51, %r47, %r37, %r50;
	mul.wide.s32 	%rd55, %r51, 8;
	add.s64 	%rd56, %rd54, %rd55;
	ld.global.u64 	%rd57, [%rd56];
	shr.u64 	%rd58, %rd57, 16;
	cvt.u32.u64	%r77, %rd58;

BB2_8:
	setp.eq.s32	%p7, %r75, 0;
	@%p7 bra 	BB2_10;

	shl.b64 	%rd60, %rd86, 3;
	sub.s64 	%rd61, %rd11, %rd60;
	ld.global.u64 	%rd62, [%rd61];
	cvta.to.global.u64 	%rd63, %rd62;
	ld.global.u32 	%r52, [%rd14+316];
	mul.lo.s32 	%r53, %r52, %r77;
	cvt.s64.s32	%rd64, %r53;
	add.s64 	%rd87, %rd63, %rd64;
	add.s64 	%rd86, %rd86, 1;
	add.s32 	%r75, %r75, -1;
	setp.gt.s32	%p8, %r76, %r2;
	@%p8 bra 	BB2_6;
	bra.uni 	BB2_11;

BB2_10:
	cvt.s64.s32	%rd88, %r77;

BB2_11:
	setp.eq.s64	%p9, %rd88, 4294967295;
	@%p9 bra 	BB2_15;

	cvt.u32.u64	%r54, %rd88;
	ld.global.u64 	%rd65, [%rd4+8];
	cvta.to.global.u64 	%rd66, %rd65;
	ld.global.u32 	%r55, [%rd3+44];
	mul.lo.s32 	%r56, %r55, %r54;
	cvt.s64.s32	%rd67, %r56;
	mul.wide.s32 	%rd68, %r2, 12;
	add.s64 	%rd69, %rd1, %rd68;
	ld.global.u32 	%r57, [%rd69+200];
	ld.global.u32 	%r58, [%rd69+204];
	ld.global.u32 	%r59, [%rd69+208];
	add.s64 	%rd70, %rd67, %rd66;
	add.s64 	%rd21, %rd70, 4;
	ld.global.u32 	%r60, [%rd70+4];
	ld.global.u32 	%r61, [%rd70+8];
	ld.global.u32 	%r62, [%rd70+12];
	sub.s32 	%r63, %r3, %r60;
	sub.s32 	%r64, %r4, %r61;
	sub.s32 	%r65, %r5, %r62;
	ld.global.u32 	%r66, [%rd3+-276];
	mul.lo.s32 	%r67, %r63, %r66;
	mul.lo.s32 	%r68, %r64, %r66;
	mul.lo.s32 	%r69, %r65, %r66;
	div.s32 	%r70, %r67, %r57;
	div.s32 	%r71, %r68, %r58;
	div.s32 	%r72, %r69, %r59;
	mad.lo.s32 	%r73, %r72, %r66, %r71;
	mad.lo.s32 	%r17, %r73, %r66, %r70;
	setp.gt.s32	%p10, %r70, %r66;
	setp.lt.s32	%p11, %r70, 0;
	or.pred  	%p12, %p10, %p11;
	setp.gt.s32	%p13, %r71, %r66;
	or.pred  	%p14, %p12, %p13;
	setp.lt.s32	%p15, %r71, 0;
	or.pred  	%p16, %p14, %p15;
	setp.gt.s32	%p17, %r72, %r66;
	or.pred  	%p18, %p16, %p17;
	setp.lt.s32	%p19, %r72, 0;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	BB2_15;

	shl.b64 	%rd71, %rd88, 16;
	shl.b32 	%r74, %r2, 8;
	cvt.s64.s32	%rd72, %r74;
	or.b64  	%rd73, %rd71, %rd72;
	st.global.u64 	[%rd5+39], %rd73;
	ld.global.u64 	%rd74, [%rd21+44];
	shr.u64 	%rd22, %rd74, 16;
	ld.global.s32 	%rd75, [%rd3+4];
	setp.ge.u64	%p21, %rd22, %rd75;
	@%p21 bra 	BB2_15;

	ld.global.u64 	%rd76, [%rd4+88];
	cvta.to.global.u64 	%rd77, %rd76;
	ld.global.s32 	%rd78, [%rd3+84];
	mul.lo.s64 	%rd79, %rd78, %rd22;
	add.s64 	%rd80, %rd77, %rd79;
	mul.wide.s32 	%rd81, %r1, 65536;
	shl.b64 	%rd82, %rd2, 8;
	or.b64  	%rd83, %rd81, %rd82;
	mul.wide.s32 	%rd84, %r17, 8;
	add.s64 	%rd85, %rd80, %rd84;
	st.global.u64 	[%rd85], %rd83;

BB2_15:
	ret;
}

	// .globl	gvdbSplitPos
.visible .entry gvdbSplitPos(
	.param .u32 gvdbSplitPos_param_0,
	.param .align 4 .b8 gvdbSplitPos_param_1[12],
	.param .u64 gvdbSplitPos_param_2,
	.param .u32 gvdbSplitPos_param_3,
	.param .u32 gvdbSplitPos_param_4,
	.param .u64 gvdbSplitPos_param_5,
	.param .u64 gvdbSplitPos_param_6,
	.param .u64 gvdbSplitPos_param_7
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<10>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<15>;


	ld.param.u32 	%r4, [gvdbSplitPos_param_0];
	ld.param.f32 	%f3, [gvdbSplitPos_param_1+8];
	ld.param.f32 	%f2, [gvdbSplitPos_param_1+4];
	ld.param.f32 	%f1, [gvdbSplitPos_param_1];
	ld.param.u64 	%rd1, [gvdbSplitPos_param_2];
	ld.param.u32 	%r2, [gvdbSplitPos_param_3];
	ld.param.u32 	%r3, [gvdbSplitPos_param_4];
	ld.param.u64 	%rd2, [gvdbSplitPos_param_5];
	ld.param.u64 	%rd3, [gvdbSplitPos_param_6];
	ld.param.u64 	%rd4, [gvdbSplitPos_param_7];
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r6, %r5, %r7;
	setp.ge.s32	%p1, %r1, %r4;
	@%p1 bra 	BB3_2;

	cvta.to.global.u64 	%rd5, %rd1;
	mad.lo.s32 	%r8, %r1, %r3, %r2;
	cvt.s64.s32	%rd6, %r8;
	add.s64 	%rd7, %rd5, %rd6;
	ld.global.f32 	%f4, [%rd7];
	ld.global.f32 	%f5, [%rd7+4];
	ld.global.f32 	%f6, [%rd7+8];
	add.f32 	%f7, %f1, %f4;
	add.f32 	%f8, %f2, %f5;
	add.f32 	%f9, %f3, %f6;
	cvta.to.global.u64 	%rd8, %rd2;
	mul.wide.s32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd8, %rd9;
	st.global.f32 	[%rd10], %f7;
	cvta.to.global.u64 	%rd11, %rd3;
	add.s64 	%rd12, %rd11, %rd9;
	st.global.f32 	[%rd12], %f8;
	cvta.to.global.u64 	%rd13, %rd4;
	add.s64 	%rd14, %rd13, %rd9;
	st.global.f32 	[%rd14], %f9;

BB3_2:
	ret;
}

	// .globl	gvdbMarkLeafNode
.visible .entry gvdbMarkLeafNode(
	.param .u64 gvdbMarkLeafNode_param_0,
	.param .u32 gvdbMarkLeafNode_param_1,
	.param .u64 gvdbMarkLeafNode_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [gvdbMarkLeafNode_param_0];
	ld.param.u32 	%r2, [gvdbMarkLeafNode_param_1];
	ld.param.u64 	%rd2, [gvdbMarkLeafNode_param_2];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.u32	%p1, %r1, %r2;
	@%p1 bra 	BB4_2;

	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	ld.global.u64 	%rd5, [%rd4+440];
	cvta.to.global.u64 	%rd6, %rd5;
	ld.global.u32 	%r6, [%rd4+360];
	mul.lo.s32 	%r7, %r6, %r1;
	cvt.s64.s32	%rd7, %r7;
	mul.wide.u32 	%rd8, %r1, 4;
	add.s64 	%rd9, %rd3, %rd8;
	ld.global.u32 	%r8, [%rd9];
	add.s64 	%rd10, %rd7, %rd6;
	st.global.u8 	[%rd10+1], %r8;

BB4_2:
	ret;
}

	// .globl	raycast_kernel
.visible .entry raycast_kernel(
	.param .u64 raycast_kernel_param_0,
	.param .u8 raycast_kernel_param_1,
	.param .u64 raycast_kernel_param_2
)
{
	.local .align 4 .b8 	__local_depot5[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<74>;
	.reg .b16 	%rs<10>;
	.reg .f32 	%f<630>;
	.reg .b32 	%r<123>;
	.reg .f64 	%fd<11>;
	.reg .b64 	%rd<123>;


	mov.u64 	%SPL, __local_depot5;
	ld.param.u64 	%rd24, [raycast_kernel_param_0];
	cvta.to.global.u64 	%rd1, %rd24;
	add.u64 	%rd2, %SPL, 0;
	add.u64 	%rd3, %SPL, 20;
	mov.u32 	%r26, %ntid.x;
	mov.u32 	%r27, %ctaid.x;
	mov.u32 	%r28, %tid.x;
	mad.lo.s32 	%r1, %r26, %r27, %r28;
	mov.u32 	%r29, %ntid.y;
	mov.u32 	%r30, %ctaid.y;
	mov.u32 	%r31, %tid.y;
	mad.lo.s32 	%r2, %r29, %r30, %r31;
	ld.const.v2.u32 	{%r32, %r33}, [scn];
	setp.ge.s32	%p4, %r2, %r33;
	setp.ge.s32	%p5, %r1, %r32;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB5_14;

	ld.const.f32 	%f1, [NOHIT];
	cvt.rn.f32.s32	%f172, %r1;
	cvt.f64.f32	%fd1, %f172;
	add.f64 	%fd2, %fd1, 0d3FE0000000000000;
	cvt.rn.f64.s32	%fd3, %r32;
	div.rn.f64 	%fd4, %fd2, %fd3;
	cvt.rn.f32.f64	%f173, %fd4;
	cvt.rn.f32.s32	%f174, %r2;
	cvt.f64.f32	%fd5, %f174;
	add.f64 	%fd6, %fd5, 0d3FE0000000000000;
	cvt.rn.f64.s32	%fd7, %r33;
	div.rn.f64 	%fd8, %fd6, %fd7;
	cvt.rn.f32.f64	%f175, %fd8;
	ld.const.v4.f32 	{%f176, %f177, %f178, %f179}, [scn+48];
	mov.u32 	%r34, 0;
	ld.const.v4.f32 	{%f184, %f185, %f186, %f187}, [scn+32];
	mul.f32 	%f192, %f175, %f177;
	mul.f32 	%f193, %f175, %f178;
	mul.f32 	%f194, %f175, %f179;
	fma.rn.f32 	%f195, %f173, %f186, %f192;
	fma.rn.f32 	%f196, %f173, %f187, %f193;
	fma.rn.f32 	%f197, %f173, %f176, %f194;
	ld.const.v4.f32 	{%f198, %f199, %f200, %f201}, [scn+16];
	add.f32 	%f203, %f201, %f195;
	add.f32 	%f204, %f184, %f196;
	add.f32 	%f205, %f185, %f197;
	mul.f32 	%f206, %f204, %f204;
	fma.rn.f32 	%f207, %f203, %f203, %f206;
	fma.rn.f32 	%f208, %f205, %f205, %f207;
	rsqrt.approx.f32 	%f209, %f208;
	mul.f32 	%f210, %f209, %f203;
	mul.f32 	%f211, %f209, %f204;
	mul.f32 	%f212, %f209, %f205;
	ld.const.v4.f32 	{%f213, %f214, %f215, %f216}, [scn+320];
	ld.const.v4.f32 	{%f220, %f221, %f222, %f223}, [scn+336];
	mul.f32 	%f227, %f220, %f211;
	fma.rn.f32 	%f228, %f213, %f210, %f227;
	ld.const.v4.f32 	{%f229, %f230, %f231, %f232}, [scn+352];
	fma.rn.f32 	%f236, %f212, %f229, %f228;
	ld.const.v4.f32 	{%f237, %f238, %f239, %f240}, [scn+368];
	add.f32 	%f244, %f237, %f236;
	mul.f32 	%f245, %f211, %f221;
	fma.rn.f32 	%f246, %f210, %f214, %f245;
	fma.rn.f32 	%f247, %f212, %f230, %f246;
	add.f32 	%f248, %f238, %f247;
	mul.f32 	%f249, %f211, %f222;
	fma.rn.f32 	%f250, %f210, %f215, %f249;
	fma.rn.f32 	%f251, %f212, %f231, %f250;
	add.f32 	%f252, %f239, %f251;
	mul.f32 	%f253, %f248, %f248;
	fma.rn.f32 	%f254, %f244, %f244, %f253;
	fma.rn.f32 	%f255, %f252, %f252, %f254;
	rsqrt.approx.f32 	%f256, %f255;
	mul.f32 	%f2, %f244, %f256;
	mul.f32 	%f3, %f248, %f256;
	mul.f32 	%f4, %f256, %f252;
	add.s64 	%rd4, %rd1, 672;
	ld.global.u32 	%r113, [%rd1+672];
	mul.wide.s32 	%rd27, %r113, 4;
	add.s64 	%rd28, %rd2, %rd27;
	st.local.u32 	[%rd28], %r34;
	ld.global.v4.f32 	{%f257, %f258, %f259, %f260}, [%rd1+688];
	ld.global.v2.f32 	{%f265, %f266}, [%rd1+704];
	sub.f32 	%f269, %f257, %f198;
	div.rn.f32 	%f270, %f269, %f2;
	sub.f32 	%f271, %f260, %f198;
	div.rn.f32 	%f272, %f271, %f2;
	sub.f32 	%f273, %f258, %f199;
	div.rn.f32 	%f274, %f273, %f3;
	sub.f32 	%f275, %f265, %f199;
	div.rn.f32 	%f276, %f275, %f3;
	sub.f32 	%f277, %f259, %f200;
	div.rn.f32 	%f278, %f277, %f4;
	sub.f32 	%f279, %f266, %f200;
	div.rn.f32 	%f280, %f279, %f4;
	min.f32 	%f281, %f270, %f272;
	min.f32 	%f282, %f274, %f276;
	max.f32 	%f283, %f281, %f282;
	min.f32 	%f284, %f278, %f280;
	max.f32 	%f285, %f283, %f284;
	max.f32 	%f286, %f270, %f272;
	max.f32 	%f287, %f274, %f276;
	min.f32 	%f288, %f286, %f287;
	max.f32 	%f289, %f278, %f280;
	min.f32 	%f8, %f288, %f289;
	setp.lt.f32	%p7, %f285, 0f00000000;
	selp.f32	%f9, 0f00000000, %f285, %p7;
	setp.lt.f32	%p8, %f8, %f9;
	setp.lt.f32	%p9, %f8, 0f00000000;
	or.pred  	%p10, %p8, %p9;
	selp.f32	%f290, %f1, 0f00000000, %p10;
	mul.wide.s32 	%rd29, %r113, 8;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.u64 	%rd6, [%rd30+440];
	setp.eq.f32	%p11, %f290, %f1;
	mov.f32 	%f41, %f1;
	mov.f32 	%f40, %f1;
	mov.f32 	%f39, %f1;
	@%p11 bra 	BB5_11;

	cvt.s64.s32	%rd117, %r113;
	cvta.to.global.u64 	%rd11, %rd6;
	ld.global.u32 	%r35, [%rd11+12];
	cvt.rn.f32.s32	%f292, %r35;
	ld.global.u32 	%r36, [%rd11+8];
	cvt.rn.f32.s32	%f293, %r36;
	ld.global.u32 	%r37, [%rd11+4];
	cvt.rn.f32.s32	%f294, %r37;
	ld.global.f32 	%f295, [%rd4+8];
	add.f32 	%f29, %f9, %f295;
	sub.f32 	%f296, %f8, %f295;
	shl.b64 	%rd32, %rd117, 2;
	add.s64 	%rd33, %rd3, %rd32;
	st.local.f32 	[%rd33], %f296;
	setp.gt.f32	%p12, %f2, 0f00000000;
	selp.f32	%f11, 0f3F800000, 0fBF800000, %p12;
	setp.gt.f32	%p13, %f3, 0f00000000;
	selp.f32	%f12, 0f3F800000, 0fBF800000, %p13;
	setp.gt.f32	%p14, %f4, 0f00000000;
	selp.f32	%f13, 0f3F800000, 0fBF800000, %p14;
	fma.rn.f32 	%f297, %f2, %f29, %f198;
	fma.rn.f32 	%f298, %f3, %f29, %f199;
	fma.rn.f32 	%f299, %f4, %f29, %f200;
	sub.f32 	%f300, %f297, %f294;
	sub.f32 	%f301, %f298, %f293;
	sub.f32 	%f302, %f299, %f292;
	mul.wide.s32 	%rd34, %r113, 12;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.f32 	%f303, [%rd35+80];
	div.rn.f32 	%f304, %f300, %f303;
	ld.global.f32 	%f305, [%rd35+84];
	div.rn.f32 	%f306, %f301, %f305;
	ld.global.f32 	%f307, [%rd35+88];
	div.rn.f32 	%f308, %f302, %f307;
	div.rn.f32 	%f309, %f303, %f2;
	div.rn.f32 	%f310, %f305, %f3;
	div.rn.f32 	%f311, %f307, %f4;
	abs.f32 	%f35, %f309;
	abs.f32 	%f34, %f310;
	abs.f32 	%f33, %f311;
	cvt.rmi.f32.f32	%f32, %f304;
	cvt.rmi.f32.f32	%f31, %f306;
	cvt.rmi.f32.f32	%f30, %f308;
	sub.f32 	%f312, %f32, %f304;
	sub.f32 	%f313, %f31, %f306;
	sub.f32 	%f314, %f30, %f308;
	add.f32 	%f315, %f312, 0f3F000000;
	add.f32 	%f316, %f313, 0f3F000000;
	add.f32 	%f317, %f314, 0f3F000000;
	fma.rn.f32 	%f318, %f11, %f315, 0f3F000000;
	fma.rn.f32 	%f319, %f12, %f316, 0f3F000000;
	fma.rn.f32 	%f320, %f13, %f317, 0f3F000000;
	fma.rn.f32 	%f38, %f35, %f318, %f29;
	fma.rn.f32 	%f37, %f34, %f319, %f29;
	fma.rn.f32 	%f36, %f33, %f320, %f29;
	setp.lt.s32	%p15, %r113, 1;
	mov.f32 	%f41, %f1;
	mov.f32 	%f40, %f1;
	mov.f32 	%f39, %f1;
	@%p15 bra 	BB5_11;

	mov.u32 	%r7, 0;
	ld.param.u8 	%rs9, [raycast_kernel_param_1];
	cvt.u32.u16	%r39, %rs9;
	mul.wide.u32 	%rd36, %r39, 8;
	add.s64 	%rd37, %rd1, %rd36;
	add.s64 	%rd8, %rd37, 712;
	ld.const.f32 	%f323, [scn+412];
	mul.f32 	%f24, %f2, %f323;
	mul.f32 	%f25, %f3, %f323;
	mul.f32 	%f26, %f4, %f323;
	ld.const.u64 	%rd9, [scn+464];
	cvta.to.global.u64 	%rd38, %rd9;
	not.b32 	%r40, %r2;
	add.s32 	%r41, %r33, %r40;
	mad.lo.s32 	%r42, %r41, %r32, %r1;
	mul.wide.s32 	%rd39, %r42, 4;
	add.s64 	%rd10, %rd38, %rd39;
	ld.const.v2.f32 	{%f324, %f325}, [scn+8];
	mul.f32 	%f328, %f324, %f325;
	neg.f32 	%f329, %f328;
	sub.f32 	%f330, %f325, %f324;
	div.rn.f32 	%f27, %f329, %f330;
	div.rn.f32 	%f28, %f325, %f330;
	mov.f32 	%f42, 0f3F800000;
	mov.u32 	%r8, %r113;
	mov.f32 	%f39, %f1;
	mov.f32 	%f40, %f1;
	mov.f32 	%f41, %f1;
	bra.uni 	BB5_4;

BB5_45:
	ld.global.u32 	%r113, [%rd4];
	mov.u32 	%r8, %r122;

BB5_4:
	setp.ltu.f32	%p16, %f32, 0f00000000;
	setp.gt.s32	%p17, %r8, %r113;
	or.pred  	%p18, %p17, %p16;
	setp.ltu.f32	%p19, %f31, 0f00000000;
	or.pred  	%p20, %p18, %p19;
	setp.ltu.f32	%p21, %f30, 0f00000000;
	or.pred  	%p22, %p20, %p21;
	@%p22 bra 	BB5_11;

	mul.wide.s32 	%rd40, %r8, 4;
	add.s64 	%rd41, %rd1, %rd40;
	add.s64 	%rd12, %rd41, 40;
	ld.global.u32 	%r43, [%rd41+40];
	cvt.rn.f32.s32	%f331, %r43;
	setp.gtu.f32	%p23, %f32, %f331;
	setp.gtu.f32	%p24, %f31, %f331;
	or.pred  	%p25, %p23, %p24;
	setp.gtu.f32	%p26, %f30, %f331;
	or.pred  	%p27, %p25, %p26;
	@%p27 bra 	BB5_11;

	setp.lt.f32	%p28, %f38, %f37;
	setp.le.f32	%p29, %f38, %f36;
	and.pred  	%p1, %p28, %p29;
	selp.u32	%r44, 1, 0, %p1;
	cvt.rn.f32.s32	%f332, %r44;
	setp.le.f32	%p30, %f37, %f38;
	setp.lt.f32	%p31, %f37, %f36;
	and.pred  	%p2, %p31, %p30;
	setp.le.f32	%p32, %f36, %f37;
	setp.lt.f32	%p33, %f36, %f38;
	and.pred  	%p3, %p33, %p32;
	setp.neu.f32	%p34, %f332, 0f00000000;
	mov.f32 	%f47, %f38;
	@%p34 bra 	BB5_8;

	selp.u32	%r45, 1, 0, %p2;
	cvt.rn.f32.s32	%f333, %r45;
	setp.neu.f32	%p35, %f333, 0f00000000;
	selp.f32	%f47, %f37, %f36, %p35;

BB5_8:
	ld.const.u64 	%rd115, [scn+464];
	setp.eq.s64	%p36, %rd115, 0;
	@%p36 bra 	BB5_15;

	ld.global.f32 	%f335, [%rd10];
	sub.f32 	%f336, %f335, %f28;
	div.rn.f32 	%f337, %f27, %f336;
	setp.gt.f32	%p37, %f29, %f337;
	mov.f32 	%f334, 0f00000000;
	@%p37 bra 	BB5_10;

BB5_15:
	cvt.rzi.s32.f32	%r47, %f30;
	ld.global.u32 	%r48, [%rd12+-40];
	shl.b32 	%r49, %r47, %r48;
	cvt.rzi.s32.f32	%r50, %f31;
	add.s32 	%r51, %r49, %r50;
	shl.b32 	%r52, %r51, %r48;
	cvt.rzi.s32.f32	%r53, %f32;
	add.s32 	%r9, %r52, %r53;
	ld.global.u64 	%rd13, [%rd11+48];
	setp.eq.s64	%p38, %rd13, 4294967295;
	bfe.u64 	%rd42, %rd13, 8, 8;
	shl.b64 	%rd43, %rd42, 3;
	add.s64 	%rd44, %rd1, %rd43;
	add.s64 	%rd14, %rd44, 520;
	shl.b64 	%rd45, %rd42, 2;
	add.s64 	%rd46, %rd1, %rd45;
	add.s64 	%rd15, %rd46, 400;
	mov.u32 	%r116, -1;
	@%p38 bra 	BB5_17;

	shr.u64 	%rd47, %rd13, 16;
	cvt.u32.u64	%r54, %rd47;
	ld.global.u64 	%rd48, [%rd14];
	cvta.to.global.u64 	%rd49, %rd48;
	ld.global.u32 	%r55, [%rd15];
	mul.lo.s32 	%r56, %r55, %r54;
	cvt.s64.s32	%rd50, %r56;
	add.s64 	%rd51, %rd49, %rd50;
	mul.wide.s32 	%rd52, %r9, 8;
	add.s64 	%rd53, %rd51, %rd52;
	ld.global.u64 	%rd54, [%rd53];
	shr.u64 	%rd55, %rd54, 16;
	cvt.u32.u64	%r116, %rd55;

BB5_17:
	setp.eq.s32	%p39, %r116, -1;
	@%p39 bra 	BB5_34;
	bra.uni 	BB5_18;

BB5_34:
	selp.f32	%f441, %f35, 0f00000000, %p1;
	add.f32 	%f38, %f38, %f441;
	selp.f32	%f442, %f34, 0f00000000, %p2;
	add.f32 	%f37, %f37, %f442;
	selp.f32	%f443, %f33, 0f00000000, %p3;
	add.f32 	%f36, %f36, %f443;
	selp.f32	%f444, %f11, 0f00000000, %p1;
	add.f32 	%f32, %f444, %f32;
	selp.f32	%f445, %f12, 0f00000000, %p2;
	add.f32 	%f31, %f445, %f31;
	selp.f32	%f446, %f13, 0f00000000, %p3;
	add.f32 	%f30, %f446, %f30;
	bra.uni 	BB5_35;

BB5_18:
	setp.eq.s32	%p40, %r8, 1;
	@%p40 bra 	BB5_22;
	bra.uni 	BB5_19;

BB5_22:
	setp.eq.s64	%p73, %rd13, 4294967295;
	mov.u32 	%r118, -1;
	@%p73 bra 	BB5_24;

	shr.u64 	%rd75, %rd13, 16;
	cvt.u32.u64	%r67, %rd75;
	ld.global.u64 	%rd76, [%rd14];
	cvta.to.global.u64 	%rd77, %rd76;
	ld.global.u32 	%r68, [%rd15];
	mul.lo.s32 	%r69, %r68, %r67;
	cvt.s64.s32	%rd78, %r69;
	add.s64 	%rd79, %rd77, %rd78;
	mul.wide.s32 	%rd80, %r9, 8;
	add.s64 	%rd81, %rd79, %rd80;
	ld.global.u64 	%rd82, [%rd81];
	shr.u64 	%rd83, %rd82, 16;
	cvt.u32.u64	%r118, %rd83;

BB5_24:
	st.local.u32 	[%rd2], %r118;
	ld.global.f32 	%f367, [%rd4+8];
	add.f32 	%f368, %f29, %f367;
	ld.global.u64 	%rd84, [%rd4+-232];
	cvta.to.global.u64 	%rd85, %rd84;
	ld.global.u32 	%r70, [%rd4+-312];
	mul.lo.s32 	%r71, %r70, %r118;
	cvt.s64.s32	%rd86, %r71;
	add.s64 	%rd87, %rd86, %rd85;
	add.s64 	%rd17, %rd87, 4;
	ld.global.u32 	%r72, [%rd87+4];
	cvt.rn.f32.s32	%f58, %r72;
	ld.global.u32 	%r73, [%rd87+8];
	cvt.rn.f32.s32	%f59, %r73;
	ld.global.u32 	%r74, [%rd87+12];
	cvt.rn.f32.s32	%f60, %r74;
	fma.rn.f32 	%f369, %f2, %f368, %f198;
	fma.rn.f32 	%f370, %f3, %f368, %f199;
	fma.rn.f32 	%f371, %f4, %f368, %f200;
	sub.f32 	%f372, %f369, %f58;
	sub.f32 	%f373, %f370, %f59;
	sub.f32 	%f374, %f371, %f60;
	ld.global.v4.f32 	{%f375, %f376, %f377, %f378}, [%rd4+-592];
	div.rn.f32 	%f70, %f372, %f375;
	div.rn.f32 	%f69, %f373, %f376;
	div.rn.f32 	%f68, %f374, %f377;
	setp.ltu.f32	%p43, %f70, 0f00000000;
	setp.ltu.f32	%p44, %f69, 0f00000000;
	or.pred  	%p45, %p43, %p44;
	setp.ltu.f32	%p46, %f68, 0f00000000;
	or.pred  	%p47, %p45, %p46;
	@%p47 bra 	BB5_32;

	ld.global.v4.u32 	{%r76, %r77, %r78, %r79}, [%rd17+12];
	ld.global.u32 	%r80, [%rd4+-632];
	cvt.rn.f32.s32	%f64, %r80;
	mov.u32 	%r17, 0;

BB5_26:
	setp.geu.f32	%p48, %f70, %f64;
	@%p48 bra 	BB5_32;

	ld.global.u32 	%r84, [%rd4+-632];
	cvt.rn.f32.s32	%f382, %r84;
	setp.geu.f32	%p49, %f69, %f382;
	setp.geu.f32	%p50, %f68, %f382;
	or.pred  	%p51, %p49, %p50;
	@%p51 bra 	BB5_32;

	cvt.rn.f32.s32	%f545, %r76;
	cvt.rn.f32.s32	%f544, %r77;
	cvt.rn.f32.s32	%f543, %r78;
	ld.const.f32 	%f542, [scn+436];
	ld.global.u64 	%rd88, [%rd8];
	add.f32 	%f71, %f543, %f68;
	add.f32 	%f72, %f544, %f69;
	add.f32 	%f73, %f545, %f70;
	tex.3d.v4.f32.f32	{%f383, %f384, %f385, %f386}, [%rd88, {%f73, %f72, %f71, %f71}];
	setp.ltu.f32	%p52, %f383, %f542;
	@%p52 bra 	BB5_31;
	bra.uni 	BB5_29;

BB5_31:
	add.f32 	%f70, %f70, %f24;
	add.s32 	%r17, %r17, 1;
	setp.lt.s32	%p54, %r17, 256;
	setp.ge.f32	%p55, %f70, 0f00000000;
	and.pred  	%p56, %p54, %p55;
	add.f32 	%f69, %f69, %f25;
	setp.ge.f32	%p57, %f69, 0f00000000;
	and.pred  	%p58, %p56, %p57;
	add.f32 	%f68, %f68, %f26;
	setp.ge.f32	%p59, %f68, 0f00000000;
	and.pred  	%p60, %p58, %p59;
	@%p60 bra 	BB5_26;
	bra.uni 	BB5_32;

BB5_19:
	setp.eq.s64	%p72, %rd13, 4294967295;
	add.s32 	%r8, %r8, -1;
	mov.u32 	%r117, -1;
	@%p72 bra 	BB5_21;

	shr.u64 	%rd56, %rd13, 16;
	cvt.u32.u64	%r58, %rd56;
	ld.global.u64 	%rd57, [%rd14];
	cvta.to.global.u64 	%rd58, %rd57;
	ld.global.u32 	%r59, [%rd15];
	mul.lo.s32 	%r60, %r59, %r58;
	cvt.s64.s32	%rd59, %r60;
	add.s64 	%rd60, %rd58, %rd59;
	mul.wide.s32 	%rd61, %r9, 8;
	add.s64 	%rd62, %rd60, %rd61;
	ld.global.u64 	%rd63, [%rd62];
	shr.u64 	%rd64, %rd63, 16;
	cvt.u32.u64	%r117, %rd64;

BB5_21:
	mul.wide.s32 	%rd65, %r8, 4;
	add.s64 	%rd66, %rd2, %rd65;
	st.local.u32 	[%rd66], %r117;
	mul.wide.s32 	%rd67, %r8, 8;
	add.s64 	%rd68, %rd1, %rd67;
	ld.global.u64 	%rd69, [%rd68+440];
	cvta.to.global.u64 	%rd70, %rd69;
	ld.global.u32 	%r61, [%rd12+316];
	mul.lo.s32 	%r62, %r61, %r117;
	cvt.s64.s32	%rd71, %r62;
	add.s64 	%rd11, %rd70, %rd71;
	ld.global.u32 	%r63, [%rd11+4];
	cvt.rn.f32.s32	%f338, %r63;
	ld.global.u32 	%r64, [%rd11+8];
	cvt.rn.f32.s32	%f339, %r64;
	ld.global.u32 	%r65, [%rd11+12];
	cvt.rn.f32.s32	%f340, %r65;
	ld.global.f32 	%f341, [%rd4+8];
	add.f32 	%f29, %f29, %f341;
	sub.f32 	%f342, %f47, %f341;
	add.s64 	%rd72, %rd3, %rd65;
	st.local.f32 	[%rd72], %f342;
	fma.rn.f32 	%f343, %f2, %f29, %f198;
	fma.rn.f32 	%f344, %f3, %f29, %f199;
	fma.rn.f32 	%f345, %f4, %f29, %f200;
	sub.f32 	%f346, %f343, %f338;
	sub.f32 	%f347, %f344, %f339;
	sub.f32 	%f348, %f345, %f340;
	mul.wide.s32 	%rd73, %r8, 12;
	add.s64 	%rd74, %rd1, %rd73;
	ld.global.f32 	%f349, [%rd74+80];
	div.rn.f32 	%f350, %f346, %f349;
	ld.global.f32 	%f351, [%rd74+84];
	div.rn.f32 	%f352, %f347, %f351;
	ld.global.f32 	%f353, [%rd74+88];
	div.rn.f32 	%f354, %f348, %f353;
	div.rn.f32 	%f355, %f349, %f2;
	div.rn.f32 	%f356, %f351, %f3;
	div.rn.f32 	%f357, %f353, %f4;
	abs.f32 	%f35, %f355;
	abs.f32 	%f34, %f356;
	abs.f32 	%f33, %f357;
	cvt.rmi.f32.f32	%f32, %f350;
	cvt.rmi.f32.f32	%f31, %f352;
	cvt.rmi.f32.f32	%f30, %f354;
	sub.f32 	%f358, %f32, %f350;
	sub.f32 	%f359, %f31, %f352;
	sub.f32 	%f360, %f30, %f354;
	add.f32 	%f361, %f358, 0f3F000000;
	add.f32 	%f362, %f359, 0f3F000000;
	add.f32 	%f363, %f360, 0f3F000000;
	fma.rn.f32 	%f364, %f11, %f361, 0f3F000000;
	fma.rn.f32 	%f365, %f12, %f362, 0f3F000000;
	fma.rn.f32 	%f366, %f13, %f363, 0f3F000000;
	fma.rn.f32 	%f38, %f35, %f364, %f29;
	fma.rn.f32 	%f37, %f34, %f365, %f29;
	fma.rn.f32 	%f36, %f33, %f366, %f29;
	bra.uni 	BB5_36;

BB5_29:
	cvt.rn.f32.s32	%f535, %r78;
	add.f32 	%f534, %f535, %f68;
	cvt.rn.f32.s32	%f533, %r77;
	add.f32 	%f532, %f533, %f69;
	cvt.rn.f32.s32	%f531, %r76;
	add.f32 	%f530, %f531, %f70;
	ld.global.v4.f32 	{%f387, %f388, %f389, %f390}, [%rd4+-592];
	ld.global.u64 	%rd89, [%rd8];
	add.f32 	%f394, %f530, 0fBF000000;
	tex.3d.v4.f32.f32	{%f395, %f396, %f397, %f398}, [%rd89, {%f394, %f532, %f534, %f534}];
	ld.global.u64 	%rd90, [%rd8];
	add.f32 	%f399, %f530, 0f3F000000;
	tex.3d.v4.f32.f32	{%f400, %f401, %f402, %f403}, [%rd90, {%f399, %f532, %f534, %f534}];
	sub.f32 	%f404, %f395, %f400;
	ld.global.u64 	%rd91, [%rd8];
	add.f32 	%f405, %f532, 0fBF000000;
	tex.3d.v4.f32.f32	{%f406, %f407, %f408, %f409}, [%rd91, {%f530, %f405, %f534, %f534}];
	ld.global.u64 	%rd92, [%rd8];
	add.f32 	%f410, %f532, 0f3F000000;
	tex.3d.v4.f32.f32	{%f411, %f412, %f413, %f414}, [%rd92, {%f530, %f410, %f534, %f534}];
	sub.f32 	%f415, %f406, %f411;
	ld.global.u64 	%rd93, [%rd8];
	add.f32 	%f416, %f534, 0fBF000000;
	tex.3d.v4.f32.f32	{%f417, %f418, %f419, %f420}, [%rd93, {%f530, %f532, %f416, %f416}];
	ld.global.u64 	%rd94, [%rd8];
	add.f32 	%f421, %f534, 0f3F000000;
	tex.3d.v4.f32.f32	{%f422, %f423, %f424, %f425}, [%rd94, {%f530, %f532, %f421, %f421}];
	fma.rn.f32 	%f41, %f70, %f387, %f58;
	fma.rn.f32 	%f40, %f69, %f388, %f59;
	fma.rn.f32 	%f39, %f68, %f389, %f60;
	sub.f32 	%f426, %f417, %f422;
	mul.f32 	%f427, %f415, %f415;
	fma.rn.f32 	%f428, %f404, %f404, %f427;
	fma.rn.f32 	%f429, %f426, %f426, %f428;
	rsqrt.approx.f32 	%f430, %f429;
	mul.f32 	%f45, %f404, %f430;
	mul.f32 	%f44, %f415, %f430;
	mul.f32 	%f43, %f430, %f426;
	ld.global.u8 	%rs1, [%rd4+13];
	setp.eq.s16	%p53, %rs1, 255;
	@%p53 bra 	BB5_32;

	cvt.rn.f32.s32	%f541, %r78;
	add.f32 	%f540, %f541, %f68;
	cvt.rn.f32.s32	%f539, %r77;
	add.f32 	%f538, %f539, %f69;
	cvt.rn.f32.s32	%f537, %r76;
	add.f32 	%f536, %f537, %f70;
	cvt.u32.u16	%r85, %rs1;
	mul.wide.u32 	%rd95, %r85, 8;
	add.s64 	%rd96, %rd1, %rd95;
	ld.global.u64 	%rd97, [%rd96+712];
	cvt.rzi.s32.f32	%r86, %f536;
	cvt.rn.f32.s32	%f431, %r86;
	cvt.rzi.s32.f32	%r87, %f538;
	cvt.rn.f32.s32	%f432, %r87;
	cvt.rzi.s32.f32	%r88, %f540;
	cvt.rn.f32.s32	%f433, %r88;
	tex.3d.v4.u32.f32	{%r89, %r90, %r91, %r92}, [%rd97, {%f431, %f432, %f433, %f433}];
	cvt.u16.u32	%rs3, %r92;
	and.b16  	%rs4, %rs3, 255;
	cvt.rn.f32.u16	%f434, %rs4;
	div.rn.f32 	%f42, %f434, 0f437F0000;

BB5_32:
	setp.neu.f32	%p61, %f39, %f1;
	setp.le.f32	%p62, %f42, 0f00000000;
	or.pred  	%p63, %p62, %p61;
	@%p63 bra 	BB5_11;

	selp.f32	%f435, %f35, 0f00000000, %p1;
	add.f32 	%f38, %f38, %f435;
	selp.f32	%f436, %f34, 0f00000000, %p2;
	add.f32 	%f37, %f37, %f436;
	selp.f32	%f437, %f33, 0f00000000, %p3;
	add.f32 	%f36, %f36, %f437;
	selp.f32	%f438, %f11, 0f00000000, %p1;
	add.f32 	%f32, %f438, %f32;
	selp.f32	%f439, %f12, 0f00000000, %p2;
	add.f32 	%f31, %f439, %f31;
	selp.f32	%f440, %f13, 0f00000000, %p3;
	add.f32 	%f30, %f440, %f30;
	mov.u32 	%r8, 1;

BB5_35:
	mov.f32 	%f29, %f47;

BB5_36:
	mul.wide.s32 	%rd98, %r8, 4;
	add.s64 	%rd99, %rd3, %rd98;
	ld.local.f32 	%f447, [%rd99];
	setp.leu.f32	%p64, %f29, %f447;
	@%p64 bra 	BB5_37;

	ld.global.u32 	%r20, [%rd4];

BB5_39:
	setp.gt.s32	%p65, %r8, %r20;
	@%p65 bra 	BB5_40;

	add.s32 	%r122, %r8, 1;
	setp.ge.s32	%p66, %r8, %r20;
	@%p66 bra 	BB5_43;

	fma.rn.f32 	%f548, %f3, %f29, %f199;
	fma.rn.f32 	%f547, %f2, %f29, %f198;
	fma.rn.f32 	%f546, %f4, %f29, %f200;
	mul.wide.s32 	%rd100, %r122, 4;
	add.s64 	%rd101, %rd2, %rd100;
	mul.wide.s32 	%rd102, %r122, 8;
	add.s64 	%rd103, %rd1, %rd102;
	ld.global.u64 	%rd104, [%rd103+440];
	cvta.to.global.u64 	%rd105, %rd104;
	add.s64 	%rd106, %rd1, %rd100;
	ld.global.u32 	%r94, [%rd106+360];
	ld.local.u32 	%r95, [%rd101];
	mul.lo.s32 	%r96, %r94, %r95;
	cvt.s64.s32	%rd107, %r96;
	add.s64 	%rd11, %rd105, %rd107;
	ld.global.u32 	%r97, [%rd11+4];
	cvt.rn.f32.s32	%f448, %r97;
	ld.global.u32 	%r98, [%rd11+8];
	cvt.rn.f32.s32	%f449, %r98;
	ld.global.u32 	%r99, [%rd11+12];
	cvt.rn.f32.s32	%f450, %r99;
	sub.f32 	%f451, %f547, %f448;
	sub.f32 	%f452, %f548, %f449;
	sub.f32 	%f453, %f546, %f450;
	mul.wide.s32 	%rd108, %r122, 12;
	add.s64 	%rd109, %rd1, %rd108;
	ld.global.f32 	%f454, [%rd109+80];
	div.rn.f32 	%f455, %f451, %f454;
	ld.global.f32 	%f456, [%rd109+84];
	div.rn.f32 	%f457, %f452, %f456;
	ld.global.f32 	%f458, [%rd109+88];
	div.rn.f32 	%f459, %f453, %f458;
	div.rn.f32 	%f460, %f454, %f2;
	div.rn.f32 	%f461, %f456, %f3;
	div.rn.f32 	%f462, %f458, %f4;
	abs.f32 	%f35, %f460;
	abs.f32 	%f34, %f461;
	abs.f32 	%f33, %f462;
	cvt.rmi.f32.f32	%f32, %f455;
	cvt.rmi.f32.f32	%f31, %f457;
	cvt.rmi.f32.f32	%f30, %f459;
	sub.f32 	%f463, %f32, %f455;
	sub.f32 	%f464, %f31, %f457;
	sub.f32 	%f465, %f30, %f459;
	add.f32 	%f466, %f463, 0f3F000000;
	add.f32 	%f467, %f464, 0f3F000000;
	add.f32 	%f468, %f465, 0f3F000000;
	fma.rn.f32 	%f469, %f11, %f466, 0f3F000000;
	fma.rn.f32 	%f470, %f12, %f467, 0f3F000000;
	fma.rn.f32 	%f471, %f13, %f468, 0f3F000000;
	fma.rn.f32 	%f38, %f35, %f469, %f29;
	fma.rn.f32 	%f37, %f34, %f470, %f29;
	fma.rn.f32 	%f36, %f33, %f471, %f29;

BB5_43:
	mul.wide.s32 	%rd110, %r122, 4;
	add.s64 	%rd111, %rd3, %rd110;
	ld.local.f32 	%f472, [%rd111];
	setp.gt.f32	%p67, %f29, %f472;
	mov.u32 	%r8, %r122;
	@%p67 bra 	BB5_39;
	bra.uni 	BB5_44;

BB5_37:
	mov.u32 	%r122, %r8;
	bra.uni 	BB5_44;

BB5_40:
	mov.u32 	%r122, %r8;

BB5_44:
	add.s32 	%r7, %r7, 1;
	setp.gt.s32	%p68, %r7, 255;
	setp.lt.s32	%p69, %r122, 1;
	or.pred  	%p70, %p68, %p69;
	@%p70 bra 	BB5_11;
	bra.uni 	BB5_45;

BB5_10:
	mov.f32 	%f39, %f334;

BB5_11:
	mov.f32 	%f629, 0f41CC0000;
	mov.f32 	%f627, 0f00000000;
	setp.eq.f32	%p71, %f39, %f1;
	mov.f32 	%f628, %f627;
	@%p71 bra 	BB5_13;

	ld.const.v4.f32 	{%f476, %f477, %f478, %f479}, [scn+128];
	sub.f32 	%f483, %f476, %f41;
	sub.f32 	%f484, %f477, %f40;
	sub.f32 	%f485, %f478, %f39;
	mul.f32 	%f486, %f484, %f484;
	fma.rn.f32 	%f487, %f483, %f483, %f486;
	fma.rn.f32 	%f488, %f485, %f485, %f487;
	rsqrt.approx.f32 	%f489, %f488;
	mul.f32 	%f490, %f489, %f483;
	mul.f32 	%f491, %f489, %f484;
	mul.f32 	%f492, %f489, %f485;
	sub.f32 	%f493, %f198, %f41;
	sub.f32 	%f494, %f199, %f40;
	mul.f32 	%f495, %f494, %f494;
	fma.rn.f32 	%f496, %f493, %f493, %f495;
	sub.f32 	%f497, %f200, %f39;
	fma.rn.f32 	%f498, %f497, %f497, %f496;
	rsqrt.approx.f32 	%f499, %f498;
	mul.f32 	%f500, %f499, %f493;
	mul.f32 	%f501, %f499, %f494;
	mul.f32 	%f502, %f499, %f497;
	mul.f32 	%f503, %f44, %f501;
	fma.rn.f32 	%f504, %f45, %f500, %f503;
	fma.rn.f32 	%f505, %f43, %f502, %f504;
	add.f32 	%f506, %f45, %f45;
	mul.f32 	%f507, %f506, %f505;
	add.f32 	%f508, %f44, %f44;
	mul.f32 	%f509, %f508, %f505;
	add.f32 	%f510, %f43, %f43;
	mul.f32 	%f511, %f510, %f505;
	sub.f32 	%f512, %f500, %f507;
	sub.f32 	%f513, %f501, %f509;
	sub.f32 	%f514, %f502, %f511;
	mul.f32 	%f515, %f513, %f513;
	fma.rn.f32 	%f516, %f512, %f512, %f515;
	fma.rn.f32 	%f517, %f514, %f514, %f516;
	rsqrt.approx.f32 	%f518, %f517;
	mul.f32 	%f519, %f518, %f513;
	mul.f32 	%f520, %f44, %f491;
	fma.rn.f32 	%f521, %f45, %f490, %f520;
	fma.rn.f32 	%f522, %f43, %f492, %f521;
	mov.f32 	%f523, 0f00000000;
	max.f32 	%f524, %f523, %f522;
	cvt.sat.f32.f32	%f525, %f519;
	cvt.f64.f32	%fd9, %f524;
	mul.f64 	%fd10, %fd9, 0d3FE3333333333333;
	cvt.rn.f32.f64	%f526, %fd10;
	fma.rn.f32 	%f527, %f525, 0f00000000, %f526;
	fma.rn.f32 	%f528, %f525, 0f3E99999A, %f526;
	fma.rn.f32 	%f529, %f525, 0f3F333333, %f526;
	mul.f32 	%f627, %f527, 0f437F0000;
	mul.f32 	%f628, %f528, 0f437F0000;
	mul.f32 	%f629, %f529, 0f437F0000;

BB5_13:
	ld.param.u64 	%rd116, [raycast_kernel_param_2];
	mov.u32 	%r111, %tid.y;
	mov.u32 	%r110, %ctaid.y;
	mov.u32 	%r109, %ntid.y;
	mad.lo.s32 	%r108, %r109, %r110, %r111;
	mov.u32 	%r107, %tid.x;
	mov.u32 	%r106, %ctaid.x;
	mov.u32 	%r105, %ntid.x;
	mad.lo.s32 	%r104, %r105, %r106, %r107;
	cvta.to.global.u64 	%rd112, %rd116;
	mad.lo.s32 	%r100, %r32, %r108, %r104;
	cvt.rzi.u32.f32	%r101, %f627;
	cvt.rzi.u32.f32	%r102, %f628;
	cvt.rzi.u32.f32	%r103, %f629;
	mul.wide.s32 	%rd113, %r100, 4;
	add.s64 	%rd114, %rd112, %rd113;
	cvt.u16.u32	%rs5, %r103;
	cvt.u16.u32	%rs6, %r102;
	cvt.u16.u32	%rs7, %r101;
	mov.u16 	%rs8, 255;
	st.global.v4.u8 	[%rd114], {%rs7, %rs6, %rs5, %rs8};

BB5_14:
	ret;
}


