# Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 
# do testbench.ldo 
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity system_parameters
# -- Compiling architecture behavioral of system_parameters
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Compiling entity period_dual_count
# -- Compiling architecture behavioral of period_dual_count
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity black_frame
# -- Compiling architecture behavioral of black_frame
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Loading package textio
# -- Loading package util
# -- Compiling entity testbench
# -- Compiling architecture behavioral of testbench
# -- Loading package std_logic_unsigned
# -- Loading entity system_parameters
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Loading entity period_dual_count
# -- Loading entity black_frame
# vsim -t 1ps testbench 
# Loading C:\Modeltech_xe_starter\win32xoem/../std.standard
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_1164(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_arith(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_signed(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../std.textio(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../modelsim_lib.util(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.std_logic_unsigned(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../ieee.vital_timing(body)
# Loading C:\Modeltech_xe_starter\win32xoem/../xilinx/vhdl/unisim.vcomponents
# Loading work.testbench(behavioral)
# Loading work.system_parameters(behavioral)
# Loading work.period_dual_count(behavioral)
# Loading work.black_frame(behavioral)
# ** Warning: Design size of 592 statements or 3 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# .wave
# .structure
# .signals
add wave sim:/testbench/black_frame_generator/clk_i
add wave sim:/testbench/black_frame_generator/zreset_i
add wave sim:/testbench/black_frame_generator/en_i
add wave sim:/testbench/black_frame_generator/frame_start_i
add wave sim:/testbench/black_frame_generator/hd_zsd_i
add wave sim:/testbench/black_frame_generator/asl_i
add wave sim:/testbench/black_frame_generator/lpf_i
add wave sim:/testbench/black_frame_generator/hb1s_i
add wave sim:/testbench/black_frame_generator/hb2s_i
add wave sim:/testbench/black_frame_generator/field1_end_i
add wave sim:/testbench/black_frame_generator/field2_end_i
add wave sim:/testbench/black_frame_generator/f_start_i
add wave sim:/testbench/black_frame_generator/field1_vblnk_end_i
add wave sim:/testbench/black_frame_generator/field1_av_end_i
add wave sim:/testbench/black_frame_generator/field2_vblnk_end_i
add wave sim:/testbench/black_frame_generator/field2_av_end_i
add wave sim:/testbench/black_frame_generator/line_o
add wave sim:/testbench/black_frame_generator/fvh_o
add wave sim:/testbench/black_frame_generator/calc_crc_o
add wave sim:/testbench/black_frame_generator/cb_zcr_o
add wave sim:/testbench/black_frame_generator/luma_o
add wave sim:/testbench/black_frame_generator/chroma_o
add wave sim:/testbench/black_frame_generator/sync_reset_o
add wave sim:/testbench/black_frame_generator/timing_change_o
add wave sim:/testbench/black_frame_generator/state
add wave sim:/testbench/black_frame_generator/state_count
add wave sim:/testbench/black_frame_generator/luma
add wave sim:/testbench/black_frame_generator/chroma
add wave sim:/testbench/black_frame_generator/xyz
add wave sim:/testbench/black_frame_generator/f_bit
add wave sim:/testbench/black_frame_generator/v_bit
add wave sim:/testbench/black_frame_generator/h_bit
add wave sim:/testbench/black_frame_generator/fvh
add wave sim:/testbench/black_frame_generator/line_count
add wave sim:/testbench/black_frame_generator/look_at_frame_start
add wave sim:/testbench/black_frame_generator/sync_reset
add wave sim:/testbench/black_frame_generator/cb_zcr
add wave sim:/testbench/black_frame_generator/last_av_sample
add wave sim:/testbench/black_frame_generator/frame_end
run
vcom -reportprogress 300 -work work F:/PT8612/Xilinx/vhdl/black_frame_test2/Testbench.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Loading package textio
# -- Loading package util
# -- Compiling entity testbench
# -- Compiling architecture behavioral of testbench
# -- Loading package std_logic_unsigned
# -- Loading entity system_parameters
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Loading entity period_dual_count
# -- Loading entity black_frame
run
# Break key hit 
restart
# Loading work.testbench(behavioral)
# ** Warning: Design size of 592 statements or 3 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
run
add wave sim:/testbench/sync
add wave sim:/testbench/sync_reclk
restart
# ** Warning: Design size of 592 statements or 3 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
run
vcom -reportprogress 300 -work work F:/PT8612/Xilinx/vhdl/black_frame_test2/Testbench.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Loading package textio
# -- Loading package util
# -- Compiling entity testbench
# -- Compiling architecture behavioral of testbench
# -- Loading package std_logic_unsigned
# -- Loading entity system_parameters
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Loading entity period_dual_count
# -- Loading entity black_frame
restart
# Loading work.testbench(behavioral)
# ** Warning: Design size of 592 statements or 3 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
run
vcom -reportprogress 300 -work work F:/PT8612/Xilinx/vhdl/black_frame_test2/Testbench.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Loading package textio
# -- Loading package util
# -- Compiling entity testbench
# -- Compiling architecture behavioral of testbench
# -- Loading package std_logic_unsigned
# -- Loading entity system_parameters
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Loading entity period_dual_count
# -- Loading entity black_frame
vcom -reportprogress 300 -work work F:/PT8612/Xilinx/vhdl/black_frame_test2/Testbench.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Loading package textio
# -- Loading package util
# -- Compiling entity testbench
# -- Compiling architecture behavioral of testbench
# -- Loading package std_logic_unsigned
# -- Loading entity system_parameters
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Loading entity period_dual_count
# -- Loading entity black_frame
restart
# Loading work.testbench(behavioral)
# ** Warning: Design size of 592 statements or 3 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
run
vcom -reportprogress 300 -work work F:/PT8612/Xilinx/vhdl/black_frame_test2/Testbench.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Loading package textio
# -- Loading package util
# -- Compiling entity testbench
# -- Compiling architecture behavioral of testbench
# -- Loading package std_logic_unsigned
# -- Loading entity system_parameters
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Loading entity period_dual_count
# -- Loading entity black_frame
restart
# Loading work.testbench(behavioral)
# ** Warning: Design size of 592 statements or 3 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
run
vcom -reportprogress 300 -work work F:/PT8612/Xilinx/vhdl/black_frame_test2/black_frame.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity black_frame
# -- Compiling architecture behavioral of black_frame
vcom -reportprogress 30 -work work F:/PT8612/Xilinx/vhdl/black_frame_test2/Testbench.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Loading package textio
# -- Loading package util
# -- Compiling entity testbench
# -- Compiling architecture behavioral of testbench
# -- Loading package std_logic_unsigned
# -- Loading entity system_parameters
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Loading entity period_dual_count
# -- Loading entity black_frame
restart
# Loading work.testbench(behavioral)
# Loading work.black_frame(behavioral)
# ** Warning: Design size of 583 statements or 3 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
run
vcom -reportprogress 300 -work work F:/PT8612/Xilinx/vhdl/black_frame_test2/Testbench.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Loading package textio
# -- Loading package util
# -- Compiling entity testbench
# -- Compiling architecture behavioral of testbench
# -- Loading package std_logic_unsigned
# -- Loading entity system_parameters
# -- Loading package vital_timing
# -- Loading package vcomponents
# -- Loading entity period_dual_count
# -- Loading entity black_frame
vcom -reportprogress 30 -work work F:/PT8612/Xilinx/vhdl/black_frame_test2/black_frame.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity black_frame
# -- Compiling architecture behavioral of black_frame
# ** Error: F:/PT8612/Xilinx/vhdl/black_frame_test2/black_frame.vhd(315): Ambiguous type: 'unsigned' or 'signed'.
# ** Error: F:/PT8612/Xilinx/vhdl/black_frame_test2/black_frame.vhd(316): String literal found where non-array type (error) was expected.
# ** Error: F:/PT8612/Xilinx/vhdl/black_frame_test2/black_frame.vhd(317): String literal found where non-array type (error) was expected.
# ** Error: F:/PT8612/Xilinx/vhdl/black_frame_test2/black_frame.vhd(318): String literal found where non-array type (error) was expected.
# ** Error: F:/PT8612/Xilinx/vhdl/black_frame_test2/black_frame.vhd(319): String literal found where non-array type (error) was expected.
# ** Error: F:/PT8612/Xilinx/vhdl/black_frame_test2/black_frame.vhd(320): String literal found where non-array type (error) was expected.
# ** Error: F:/PT8612/Xilinx/vhdl/black_frame_test2/black_frame.vhd(321): String literal found where non-array type (error) was expected.
# ** Error: F:/PT8612/Xilinx/vhdl/black_frame_test2/black_frame.vhd(322): String literal found where non-array type (error) was expected.
# ** Error: F:/PT8612/Xilinx/vhdl/black_frame_test2/black_frame.vhd(514): VHDL Compiler exiting
vcom -reportprogress 300 -work work F:/PT8612/Xilinx/vhdl/black_frame_test2/black_frame.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity black_frame
# -- Compiling architecture behavioral of black_frame
# ** Error: F:/PT8612/Xilinx/vhdl/black_frame_test2/black_frame.vhd(316): Case expression, when array, must be of a static subtype.
# ** Error: F:/PT8612/Xilinx/vhdl/black_frame_test2/black_frame.vhd(515): VHDL Compiler exiting
vcom -reportprogress 300 -work work F:/PT8612/Xilinx/vhdl/black_frame_test2/black_frame.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity black_frame
# -- Compiling architecture behavioral of black_frame
restart
# Loading work.testbench(behavioral)
# Loading work.black_frame(behavioral)
# ** Warning: Design size of 584 statements or 3 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
# Warning in wave window restart:  No objects found matching "/testbench/black_frame_generator/fvh" 
run
# ** Fatal: (vsim-3420) Array lengths do not match. Left is (9 downto 6). Right is (0 to 6).
#    Time: 50 ps  Iteration: 0  Process: /testbench/black_frame_generator/xyz_generation File: F:/PT8612/Xilinx/vhdl/black_frame_test2/black_frame.vhd
# Fatal error at F:/PT8612/Xilinx/vhdl/black_frame_test2/black_frame.vhd line 314
# 
vcom -reportprogress 300 -work work F:/PT8612/Xilinx/vhdl/black_frame_test2/black_frame.vhd
# Model Technology ModelSim XE II vcom 5.8c Compiler 2004.03 Mar 26 2004
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity black_frame
# -- Compiling architecture behavioral of black_frame
restart
# Loading work.black_frame(behavioral)
# ** Warning: Design size of 584 statements or 3 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
run
run
# Break key hit 
# Break key hit 
# Simulation stop requested.
restart
# ** Warning: Design size of 584 statements or 3 non-Xilinx leaf instances exceeds ModelSim XE-Starter recommended capacity.
# Expect performance to be quite adversely affected.
run
# WARNING: No extended dataflow License exists
# Break key hit 
# Simulation stop requested.
