architecture:
  name: "NeuraCGRA"
  version: "1.0"
  width: 4
  height: 4

tile_defaults:
  num_registers: 32
  default_ports: ["N", "S", "W", "E"]
  operations: ["add", "mul", "sub", "div", "rem", "fadd", "fmul", "fsub", "fdiv", "or", "not", "icmp", "fcmp", "sel", "cast", "sext", "zext", "shl", "vfmul", "fadd_fadd", "fmul_fadd", "data_mov", "ctrl_mov", "reserve", "grant_predicate", "grant_once", "grant_always", "loop_control", "phi", "constant", "load", "store", "return", "load_indexed", "store_indexed", "alloca"]

link_defaults:
  latency: 1
  bandwidth: 32

connectivity: "mesh"

link_overrides:

tile_overrides:

extensions:
  crossbar: false

simulator:
  execution_model: "serial"

  logging:
    enabled: true
    file: "output.log"

  driver:
    name: "Driver"
    frequency: "1GHz"

  device:
    name: "Device"
    frequency: "1GHz"
    bind_to_architecture: true
