Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec 25 22:52:57 2018
| Host         : DESKTOP-5CQ3CUI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sccomp_dataflow_control_sets_placed.rpt
| Design       : sccomp_dataflow
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   292 |
| Unused register locations in slices containing registers |   526 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            5 |
|      4 |            3 |
|      6 |            2 |
|      8 |           31 |
|     10 |           37 |
|     12 |           23 |
|     14 |            3 |
|    16+ |          188 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3094 |          486 |
| No           | No                    | Yes                    |             790 |          141 |
| No           | Yes                   | No                     |            1078 |          211 |
| Yes          | No                    | No                     |            1690 |          295 |
| Yes          | No                    | Yes                    |            5514 |         1201 |
| Yes          | Yes                   | No                     |            1316 |          251 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                      Clock Signal                                     |                                                                                                                                 Enable Signal                                                                                                                                |                                                                                                  Set/Reset Signal                                                                                                  | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~clk_inst/inst/clk_out1                                                               |                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                    |                1 |              2 |
|  dcl/sdc/sdlab/div1/clk_out_reg_0                                                     |                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                    |                1 |              2 |
|  sdc/sdlab/clk_25mhz                                                                  | dcl/sdc/sdlab/sdcont/cs_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                    |                1 |              2 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              2 |
|  dcl/sealedDDR_0/ddr2_wr_ins/ddr2_write_ctr_imp/ddrmem_data_in_reg[31]                |                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                    |                1 |              2 |
|  sdc/sdlab/clk_25mhz                                                                  |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/rst                                                                                                                                                                                                |                2 |              4 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                    |                1 |              4 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/periodic_read_request.periodic_rd_r_lcl_reg_0                                                 |                2 |              4 |
|  seg7/seg7_clk                                                                        |                                                                                                                                                                                                                                                                              | reset_IBUF                                                                                                                                                                                                         |                1 |              6 |
|  clk_in_IBUF_BUFG                                                                     |                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                    |                3 |              6 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                    |                1 |              8 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                         |                                                                                                                                                                                                                    |                1 |              8 |
|  clk_inst/inst/clk_out1                                                               | sccpu/divu_inst/E[1]                                                                                                                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                         |                3 |              8 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                         |                                                                                                                                                                                                                    |                2 |              8 |
|  sdc/sdlab/clk_25mhz                                                                  | dcl/sdc/sdlab/sdcont/FSM_onehot_bytes_read_reg[3][0]                                                                                                                                                                                                                         | dcl/sealedDDR_0/rst                                                                                                                                                                                                |                2 |              8 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                         |                                                                                                                                                                                                                    |                2 |              8 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/cnt_shift_r_reg[0][0]                                                                                                             |                1 |              8 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                         |                                                                                                                                                                                                                    |                2 |              8 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/mc0/E[0]                                                                                                                                                                             | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              8 |
|  sdc/sdlab/clk_25mhz                                                                  | dcl/sdc/sdlab/sdcont/bit_counter[7]_i_1_n_0                                                                                                                                                                                                                                  | dcl/sdc/sdlab/sdcont/bit_counter[9]_i_1_n_0                                                                                                                                                                        |                2 |              8 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                         | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              8 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                            | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                3 |              8 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                1 |              8 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                    | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              8 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                   | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                |                1 |              8 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                     | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                2 |              8 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              8 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                2 |              8 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                         | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              8 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                           | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                |                1 |              8 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                               | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                1 |              8 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                1 |              8 |
|  dcl/sealedDDR_0/clk_divider/inst/clk_out1                                            | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                          | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              8 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_2_n_0                                                                | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                4 |              8 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              8 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                1 |              8 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                            | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                2 |              8 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                             | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              8 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset_reg[0]                                          |                1 |              8 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                           | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/SS[0]                                                                                                                             |                1 |              8 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in1_in                                                                                                                               | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                1 |              8 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |             10 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |             10 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |             10 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |             10 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                1 |             10 |
|  sdc/sdlab/clk_25mhz                                                                  |                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                    |                5 |             10 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_has_priority_r_reg_0                                                      |                2 |             10 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                        | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |             10 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                          | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |             10 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                               | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                2 |             10 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][1][4][0]                                                                                                        |                                                                                                                                                                                                                    |                2 |             10 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |             10 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0           | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |             10 |
|  sdc/sdlab/clk_25mhz                                                                  | dcl/sdc/sdlab/sdcont/state[4]_i_1_n_0                                                                                                                                                                                                                                        | dcl/sealedDDR_0/rst                                                                                                                                                                                                |                4 |             10 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0                                                                                                                                       | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |             10 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |             10 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                      | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                   |                2 |             10 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                   | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |             10 |
|  sdc/sdlab/clk_25mhz                                                                  | dcl/sdc/sdlab/sdcont/return_state[4]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                    |                1 |             10 |
|  sdc/sdlab/clk_25mhz                                                                  | dcl/sdc/sdlab/sdcont/sector_cnt_rd_sd_reg[4][0]                                                                                                                                                                                                                              | dcl/sealedDDR_0/rst                                                                                                                                                                                                |                2 |             10 |
|  sdc/sdlab/clk_25mhz                                                                  | dcl/sdc/sdlab/sdcont/test_state_reg[0][0]                                                                                                                                                                                                                                    | dcl/sealedDDR_0/rst                                                                                                                                                                                                |                2 |             10 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |             10 |
|  dcl/sealedDDR_0/clk_divider/inst/clk_out1                                            |                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                    |                2 |             10 |
|  clk_inst/inst/clk_out1                                                               | sccpu/divu_inst/mult_ex                                                                                                                                                                                                                                                      | reset_IBUF                                                                                                                                                                                                         |                2 |             10 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_has_priority_r_reg_0                                                      |                2 |             10 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/auto_pre_r_lcl_reg_0                                                        |                4 |             10 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/auto_pre_r_lcl_reg_0                                                        |                3 |             10 |
|  clk_inst/inst/clk_out1                                                               | sccpu/divu_inst/rf_waddr_mem_reg[0][0]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                    |                2 |             10 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_wip_r_lcl_reg_1                                                         |                3 |             10 |
|  clk_inst/inst/clk_out1                                                               | sccpu/p_4_in                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                    |                2 |             10 |
| ~clk_inst/inst/clk_out1                                                               |                                                                                                                                                                                                                                                                              | reset_IBUF                                                                                                                                                                                                         |                5 |             10 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[13][6]_i_1_n_0                                                                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                         |                2 |             10 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/divu_inst/reg_r                                                                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                         |                2 |             10 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                     | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |             10 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                     |                                                                                                                                                                                                                    |                2 |             10 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |             10 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                2 |             10 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0                           |                3 |             12 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                1 |             12 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |             12 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                   | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |             12 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                1 |             12 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                         | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/tap_cnt_cpt_r_reg[5][0]                                                                                                           |                2 |             12 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                |                                                                                                                                                                                                                    |                1 |             12 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                        | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                4 |             12 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |             12 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                          | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                3 |             12 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                         | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                       |                2 |             12 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                         |                                                                                                                                                                                                                    |                5 |             12 |
|  sdc/sdlab/clk_25mhz                                                                  | dcl/sdc/sdlab/sdcont/bit_counter[7]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                    |                2 |             12 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                          | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                2 |             12 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                       | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                2 |             12 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_en_stg2_c                                                                                                         | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                     |                1 |             12 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                         | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                2 |             12 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_en_stg2_f                                                                                                         | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                  |                2 |             12 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/div_inst/count[5]_i_1_n_0                                                                                                                                                                                                                                              | reset_IBUF                                                                                                                                                                                                         |                2 |             12 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                           | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |             12 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                               | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                2 |             12 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                1 |             12 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                  | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |             12 |
|  sdc/sdlab/clk_25mhz                                                                  | dcl/sdc/sdlab/sdcont/data_sig[7]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                    |                2 |             14 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                                  | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                6 |             14 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |             14 |
|  sdc/sdlab/clk_25mhz                                                                  | dcl/sdc/sdlab/sdcont/bytes_reg[24][2]                                                                                                                                                                                                                                        | dcl/sealedDDR_0/rst                                                                                                                                                                                                |                4 |             16 |
|  sdc/sdlab/clk_25mhz                                                                  | dcl/sdc/sdlab/sdcont/bytes_reg[24][1]                                                                                                                                                                                                                                        | dcl/sealedDDR_0/rst                                                                                                                                                                                                |                2 |             16 |
|  sdc/sdlab/clk_25mhz                                                                  | dcl/sdc/sdlab/sdcont/bytes_reg[24][3]                                                                                                                                                                                                                                        | dcl/sealedDDR_0/rst                                                                                                                                                                                                |                5 |             16 |
|  sdc/sdlab/clk_25mhz                                                                  | dcl/sdc/sdlab/sdcont/dout[7]_i_1_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                    |                2 |             16 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                   | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                3 |             16 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                4 |             16 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                    |                3 |             16 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                4 |             16 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0       | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |             16 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0       | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |             16 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[127][0]                                                                     |                                                                                                                                                                                                                    |                2 |             16 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |             16 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0       | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |             16 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |             16 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |             16 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0          | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |             16 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                  |                                                                                                                                                                                                                    |                3 |             16 |
|  sdc/sdlab/clk_25mhz                                                                  | dcl/sdc/sdlab/sdcont/recv_data[7]_i_1_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                    |                1 |             16 |
|  sdc/sdlab/clk_25mhz                                                                  | dcl/sdc/sdlab/sdcont/bytes_reg[24][0]                                                                                                                                                                                                                                        | dcl/sealedDDR_0/rst                                                                                                                                                                                                |                6 |             16 |
|  sdc/sdlab/clk_25mhz                                                                  | dcl/sdc/sdlab/sdcont/cmd_out[47]_i_1_n_0                                                                                                                                                                                                                                     | dcl/sdc/sdlab/sdcont/cmd_out[55]_i_1_n_0                                                                                                                                                                           |                2 |             18 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                    |                4 |             18 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                              |                3 |             18 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |             18 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                               | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |             18 |
|  sdc/sdlab/clk_25mhz                                                                  | dcl/sdc/sdlab/sdcont/byte_counter[9]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                    |                7 |             20 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                         | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                6 |             20 |
|  dcl/sealedDDR_0/clk_divider/inst/clk_out1                                            | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                      |                3 |             22 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                             | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                6 |             22 |
|  clk_in_IBUF_BUFG                                                                     |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/rst                                                                                                                                                                                                |                7 |             22 |
|  dcl/sealedDDR_0/clk_divider/inst/clk_out1                                            | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                  | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                3 |             24 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                           | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/samp_edge_cnt1_r_reg[0]                                                                                                           |                3 |             24 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                   | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/samp_edge_cnt1_r_reg[0]                                                                                                           |                3 |             24 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0 | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                5 |             24 |
|  clk_in_IBUF_BUFG                                                                     | dcl/sdc/sdlab/addr_sdmem[12]_i_1_n_0                                                                                                                                                                                                                                         | dcl/sealedDDR_0/rst                                                                                                                                                                                                |                5 |             24 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                    |               12 |             24 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0    | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                6 |             24 |
|  dcl/sealedDDR_0/clk_divider/inst/clk_out1                                            |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                4 |             26 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                4 |             26 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_ras_n_ns[2]                                                                        |                6 |             28 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                6 |             28 |
|  dcl/sealedDDR_0/clk_divider/inst/clk_out1                                            |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                4 |             30 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                3 |             32 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                           |                                                                                                                                                                                                                    |                2 |             32 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                9 |             32 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                       | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                5 |             32 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                9 |             36 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                9 |             40 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                8 |             42 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                   | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                8 |             42 |
|  clk_in_IBUF_BUFG                                                                     | dcl/sealedDDR_0/addr_in_ddr_reg[2][0]                                                                                                                                                                                                                                        | dcl/sealedDDR_0/rst                                                                                                                                                                                                |                6 |             44 |
|  clk_in_IBUF_BUFG                                                                     | dcl/sealedDDR_0/E[0]                                                                                                                                                                                                                                                         | dcl/sealedDDR_0/rst                                                                                                                                                                                                |                8 |             46 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |               11 |             46 |
|  sdc/sdlab/clk_25mhz                                                                  | dcl/sdc/sdlab/sdcont/E[0]                                                                                                                                                                                                                                                    | dcl/sealedDDR_0/rst                                                                                                                                                                                                |                4 |             48 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_2_n_0                                                                                   | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                9 |             48 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                    |                8 |             48 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                    |                6 |             48 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                    |                9 |             48 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                    |               10 |             48 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                9 |             50 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                        |               13 |             50 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[13][31]_i_1_n_0                                                                                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                         |               13 |             54 |
|  sdc/sdlab/clk_25mhz                                                                  | dcl/sdc/sdlab/sdcont/boot_counter[0]_i_1_n_0                                                                                                                                                                                                                                 | dcl/sealedDDR_0/rst                                                                                                                                                                                                |                7 |             54 |
|  clk_inst/inst/clk_out1                                                               | sccpu/divu_inst/aluc_ex                                                                                                                                                                                                                                                      | sccpu/divu_inst/alu_a_ex_reg[31]                                                                                                                                                                                   |               13 |             54 |
|  clk_inst/inst/clk_out1                                                               | sccpu/divu_inst/E[0]                                                                                                                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                         |               18 |             56 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                  |                8 |             58 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[9][31]_i_1_n_0                                                                                                                                                                                                                                           | reset_IBUF                                                                                                                                                                                                         |               19 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg                                                                                                                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                         |               18 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[15][31]_i_1_n_0                                                                                                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                         |               18 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[3][31]_i_1_n_0                                                                                                                                                                                                                                           | reset_IBUF                                                                                                                                                                                                         |               16 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[26][31]_i_1_n_0                                                                                                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                         |                9 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[12][31]_i_1_n_0                                                                                                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                         |               12 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[23][31]_i_1_n_0                                                                                                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                         |               18 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[20][31]_i_1_n_0                                                                                                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                         |               13 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[19][31]_i_1_n_0                                                                                                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                         |               13 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[2][31]_i_1_n_0                                                                                                                                                                                                                                           | reset_IBUF                                                                                                                                                                                                         |               17 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[24][31]_i_1_n_0                                                                                                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                         |               10 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[16][31]_i_1_n_0                                                                                                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                         |               10 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[25][31]_i_1_n_0                                                                                                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                         |               10 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[8][31]_i_1_n_0                                                                                                                                                                                                                                           | reset_IBUF                                                                                                                                                                                                         |               13 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[17][31]_i_1_n_0                                                                                                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                         |                9 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[13][31]_i_1_n_0                                                                                                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                         |               14 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[29][31]_i_1_n_0                                                                                                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                         |               17 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[21][31]_i_1_n_0                                                                                                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                         |               15 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[22][31]_i_1_n_0                                                                                                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                         |               15 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[27][31]_i_1_n_0                                                                                                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                         |               12 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[28][31]_i_1_n_0                                                                                                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                         |               14 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[30][31]_i_1_n_0                                                                                                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                         |               15 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[4][31]_i_1_n_0                                                                                                                                                                                                                                           | reset_IBUF                                                                                                                                                                                                         |               16 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[7][31]_i_1_n_0                                                                                                                                                                                                                                           | reset_IBUF                                                                                                                                                                                                         |               23 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[14][31]_i_1_n_0                                                                                                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                         |               16 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[18][31]_i_1_n_0                                                                                                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                         |               14 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[10][31]_i_1_n_0                                                                                                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                         |               16 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[11][31]_i_1_n_0                                                                                                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                         |               15 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[1][31]_i_1_n_0                                                                                                                                                                                                                                           | reset_IBUF                                                                                                                                                                                                         |               15 |             64 |
|  clk_in_IBUF_BUFG                                                                     | dcl/sealedDDR_0/ddrmem_data_in_reg[0][0]                                                                                                                                                                                                                                     | dcl/sealedDDR_0/rst                                                                                                                                                                                                |               18 |             64 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |               11 |             64 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |               15 |             64 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/ddr2_write_ctr_imp/app_wdf_data[31]_i_1_n_0                                                                                                                                                                                                      | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               32 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/E[0]                                                                                                                                                                                                                                                                   | reset_IBUF                                                                                                                                                                                                         |               15 |             64 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                        |                                                                                                                                                                                                                    |               11 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[0][31]_i_1_n_0                                                                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                         |               10 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[11][31]_i_1_n_0                                                                                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                         |               19 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[10][31]_i_1_n_0                                                                                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                         |               13 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[12][31]_i_1_n_0                                                                                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                         |                8 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/div_inst/LO_reg[0][0]                                                                                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                         |               12 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[7][31]_i_1_n_0                                                                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                         |               25 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[16][31]_i_1_n_0                                                                                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                         |               14 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[28][31]_i_1_n_0                                                                                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                         |               14 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[31][31]_i_1_n_0                                                                                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                         |               18 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[18][31]_i_1_n_0                                                                                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                         |               12 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[19][31]_i_1_n_0                                                                                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                         |               13 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[25][31]_i_1_n_0                                                                                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                         |               16 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[30][31]_i_1_n_0                                                                                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                         |               14 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/div_inst/E[0]                                                                                                                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                         |               11 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[29][31]_i_1_n_0                                                                                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                         |               15 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[2][31]_i_1_n_0                                                                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                         |               15 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[22][31]_i_1_n_0                                                                                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                         |               14 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[20][31]_i_1_n_0                                                                                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                         |               13 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[24][31]_i_1_n_0                                                                                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                         |               17 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[27][31]_i_1_n_0                                                                                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                         |               14 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[4][31]_i_1_n_0                                                                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                         |               13 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[15][31]_i_1_n_0                                                                                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                         |               14 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[1][31]_i_1_n_0                                                                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                         |               13 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[14][31]_i_1_n_0                                                                                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                         |                6 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[21][31]_i_1_n_0                                                                                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                         |               11 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[6][31]_i_1_n_0                                                                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                         |               23 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[9][31]_i_1_n_0                                                                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                         |               24 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[3][31]_i_1_n_0                                                                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                         |               10 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[5][31]_i_1_n_0                                                                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                         |               14 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[17][31]_i_1_n_0                                                                                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                         |               11 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[23][31]_i_1_n_0                                                                                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                         |               16 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[8][31]_i_1_n_0                                                                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                         |               17 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/cp0_inst/CP0_array_reg[26][31]_i_1_n_0                                                                                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                         |               13 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/divu_inst/reg_b[31]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                    |               11 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[5][31]_i_1_n_0                                                                                                                                                                                                                                           | reset_IBUF                                                                                                                                                                                                         |               18 |             64 |
|  clk_inst/inst/clk_out1                                                               | sccpu/rfl/array_reg[6][31]_i_1_n_0                                                                                                                                                                                                                                           | reset_IBUF                                                                                                                                                                                                         |               19 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/div_inst/r[31]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                    |                8 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/div_inst/reg_b[31]_i_1__0_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                    |                9 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/div_inst/reg_q[31]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                    |               14 |             64 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/div_inst/reg_r[31]_i_2_n_0                                                                                                                                                                                                                                             | sccpu/div_inst/reg_r[31]_i_1_n_0                                                                                                                                                                                   |                8 |             64 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               20 |             80 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |               13 |             86 |
|  sdc/sdlab/clk_25mhz                                                                  | dcl/sdc/sdlab/sdcont/cmd_out[47]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                    |               13 |             90 |
|  clk_in_IBUF_BUFG                                                                     | dcl/sealedDDR_0/addr_in_ddr_mem_reg[2][0]                                                                                                                                                                                                                                    | dcl/sealedDDR_0/rst                                                                                                                                                                                                |               16 |             90 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |               15 |             92 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |               17 |             98 |
|  clk_in_IBUF_BUFG                                                                     | dcl/sealedDDR_0/ddr2_wr_ins/before_rdy_count_reg[63]                                                                                                                                                                                                                         | dcl/sealedDDR_0/rst                                                                                                                                                                                                |               16 |            128 |
|  clk_in_IBUF_BUFG                                                                     | dcl/sealedDDR_0/ddr2_wr_ins/read_insist_count                                                                                                                                                                                                                                | dcl/sealedDDR_0/rst                                                                                                                                                                                                |               16 |            128 |
|  clk_in_IBUF_BUFG                                                                     | dcl/sealedDDR_0/ddr2_wr_ins/write_insist_count                                                                                                                                                                                                                               | dcl/sealedDDR_0/rst                                                                                                                                                                                                |               16 |            128 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    |                                                                                                                                                                                                                    |               19 |            128 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                           |                                                                                                                                                                                                                    |               19 |            128 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                    |                                                                                                                                                                                                                    |               23 |            128 |
| ~clk_inst/inst/clk_out1                                                               | sccpu/divu_inst/reg_q[31]_i_1__0_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                    |               16 |            130 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                 |                                                                                                                                                                                                                    |               11 |            176 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                                    |               12 |            192 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                |                                                                                                                                                                                                                    |               12 |            192 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                           |                                                                                                                                                                                                                    |               14 |            224 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                           |                                                                                                                                                                                                                    |               14 |            224 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                           |                                                                                                                                                                                                                    |               14 |            224 |
|  clk_in_IBUF_BUFG                                                                     | dcl/DDRMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_0_0_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                    |               32 |            256 |
|  clk_in_IBUF_BUFG                                                                     | dcl/DDRMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_0_0_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                    |               32 |            256 |
|  clk_in_IBUF_BUFG                                                                     | dcl/DDRMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                    |               32 |            256 |
|  clk_in_IBUF_BUFG                                                                     | dcl/DDRMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                    |               32 |            256 |
|  clk_in_IBUF_BUFG                                                                     | dcl/DDRMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                    |               32 |            256 |
|  clk_in_IBUF_BUFG                                                                     | dcl/DDRMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                    |               32 |            256 |
|  clk_inst/inst/clk_out1                                                               | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                    |               32 |            256 |
|  clk_inst/inst/clk_out1                                                               | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                    |               32 |            256 |
|  clk_inst/inst/clk_out1                                                               | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_0_0_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                    |               32 |            256 |
|  clk_inst/inst/clk_out1                                                               | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                    |               32 |            256 |
|  clk_inst/inst/clk_out1                                                               | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_0_0_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                    |               32 |            256 |
|  clk_inst/inst/clk_out1                                                               | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                    |               32 |            256 |
|  clk_inst/inst/clk_out1                                                               | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                    |               32 |            256 |
|  clk_inst/inst/clk_out1                                                               | DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                    |               32 |            256 |
|  clk_in_IBUF_BUFG                                                                     | dcl/sdc/sdlab/SDMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                    |               32 |            256 |
|  clk_in_IBUF_BUFG                                                                     | dcl/sdc/sdlab/SDMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                    |               32 |            256 |
|  clk_in_IBUF_BUFG                                                                     | dcl/sdc/sdlab/SDMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_0_0_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                    |               32 |            256 |
|  clk_in_IBUF_BUFG                                                                     | dcl/sdc/sdlab/SDMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                    |               32 |            256 |
|  clk_in_IBUF_BUFG                                                                     | dcl/sdc/sdlab/SDMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                    |               32 |            256 |
|  clk_in_IBUF_BUFG                                                                     | dcl/sdc/sdlab/SDMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                    |               32 |            256 |
|  clk_in_IBUF_BUFG                                                                     | dcl/sdc/sdlab/SDMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                    |               32 |            256 |
|  clk_in_IBUF_BUFG                                                                     | dcl/DDRMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                    |               32 |            256 |
|  clk_in_IBUF_BUFG                                                                     | dcl/DDRMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                    |               32 |            256 |
|  clk_in_IBUF_BUFG                                                                     | dcl/sdc/sdlab/SDMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_0_0_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                    |               32 |            256 |
|  clk_inst/inst/clk_out1                                                               | sccpu/divu_inst/aluc_ex                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                    |               57 |            294 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK | dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                 |                                                                                                                                                                                                                    |               24 |            384 |
|  clk_inst/inst/clk_out1                                                               | sccpu/divu_inst/div_ex                                                                                                                                                                                                                                                       | reset_IBUF                                                                                                                                                                                                         |               85 |            402 |
|  clk_inst/inst/clk_out1                                                               |                                                                                                                                                                                                                                                                              | reset_IBUF                                                                                                                                                                                                         |              113 |            658 |
|  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                    |              482 |           3112 |
+---------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


