
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read -define PVT' --

-- Running command `read_verilog ../../../usb_cdc/phy_tx.v; read_verilog ../../../usb_cdc/phy_rx.v; read_verilog ../../../usb_cdc/sie.v; read_verilog ../../../usb_cdc/ctrl_endp.v; read_verilog ../../../usb_cdc/in_fifo.v; read_verilog ../../../usb_cdc/out_fifo.v; read_verilog ../../../usb_cdc/bulk_endp.v; read_verilog ../../../usb_cdc/usb_cdc.v; read_verilog ../../common/hdl/prescaler.v; read_verilog ../../common/hdl/fifo_if.v; read_verilog ../hdl/soc/app.v; read_verilog ../hdl/soc/soc.v;' --

1. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_tx.v
Parsing Verilog input from `../../../usb_cdc/phy_tx.v' to AST representation.
Generating RTLIL representation for module `\phy_tx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:107.4-184.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_rx.v
Parsing Verilog input from `../../../usb_cdc/phy_rx.v' to AST representation.
Generating RTLIL representation for module `\phy_rx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:84.4-93.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:200.4-286.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../usb_cdc/sie.v
Parsing Verilog input from `../../../usb_cdc/sie.v' to AST representation.
Generating RTLIL representation for module `\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:309.4-544.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../usb_cdc/ctrl_endp.v
Parsing Verilog input from `../../../usb_cdc/ctrl_endp.v' to AST representation.
Generating RTLIL representation for module `\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:338.4-775.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../usb_cdc/in_fifo.v
Parsing Verilog input from `../../../usb_cdc/in_fifo.v' to AST representation.
Generating RTLIL representation for module `\in_fifo'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../usb_cdc/out_fifo.v
Parsing Verilog input from `../../../usb_cdc/out_fifo.v' to AST representation.
Generating RTLIL representation for module `\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../../usb_cdc/bulk_endp.v
Parsing Verilog input from `../../../usb_cdc/bulk_endp.v' to AST representation.
Generating RTLIL representation for module `\bulk_endp'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../../usb_cdc/usb_cdc.v
Parsing Verilog input from `../../../usb_cdc/usb_cdc.v' to AST representation.
Generating RTLIL representation for module `\usb_cdc'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../common/hdl/prescaler.v
Parsing Verilog input from `../../common/hdl/prescaler.v' to AST representation.
Generating RTLIL representation for module `\prescaler'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../../common/hdl/fifo_if.v
Parsing Verilog input from `../../common/hdl/fifo_if.v' to AST representation.
Generating RTLIL representation for module `\fifo_if'.
Note: Assuming pure combinatorial block at ../../common/hdl/fifo_if.v:104.4-119.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../hdl/soc/app.v
Parsing Verilog input from `../hdl/soc/app.v' to AST representation.
Generating RTLIL representation for module `\app'.
Note: Assuming pure combinatorial block at ../hdl/soc/app.v:87.4-166.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../hdl/soc/soc.v
Parsing Verilog input from `../hdl/soc/soc.v' to AST representation.
Generating RTLIL representation for module `\soc'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top soc; write_json output/soc/soc.json' --

13. Executing SYNTH_ICE40 pass.

13.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

13.2. Executing HIERARCHY pass (managing design hierarchy).

13.2.1. Analyzing design hierarchy..
Top module:  \soc
Used module:     \usb_cdc
Used module:         \bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4

13.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_tx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:107.4-184.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \BIT_SAMPLES = 4

13.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_rx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:84.4-93.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:200.4-286.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

13.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

13.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

13.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

13.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:338.4-775.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4

13.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\sie'.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:309.4-544.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4

13.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_cdc'.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc'.

13.2.10. Analyzing design hierarchy..
Top module:  \soc
Used module:     $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc
Used module:         \bulk_endp
Used module:             $paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo
Used module:             $paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4

13.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp'.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

13.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:338.4-775.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.

13.2.13. Analyzing design hierarchy..
Top module:  \soc
Used module:     $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc
Used module:         $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4

13.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4

13.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo'.

13.2.16. Analyzing design hierarchy..
Top module:  \soc
Used module:     $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc
Used module:         $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp
Used module:             $paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo
Used module:             $paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo
Used module:         $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler

13.2.17. Analyzing design hierarchy..
Top module:  \soc
Used module:     $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc
Used module:         $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp
Used module:             $paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo
Used module:             $paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo
Used module:         $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         \fifo_if
Used module:     \prescaler
Removing unused module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Removing unused module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Removing unused module `$paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo'.
Removing unused module `$paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo'.
Removing unused module `\usb_cdc'.
Removing unused module `\bulk_endp'.
Removing unused module `\out_fifo'.
Removing unused module `\in_fifo'.
Removing unused module `\ctrl_endp'.
Removing unused module `\sie'.
Removing unused module `\phy_rx'.
Removing unused module `\phy_tx'.
Removed 12 unused modules.

13.3. Executing PROC pass (convert processes to netlists).

13.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2409'.
Cleaned up 1 empty switch.

13.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1279 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1272 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1268 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1261 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1258 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1255 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1252 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1249 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1241 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1234 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1230 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1223 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1220 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1217 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1214 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1211 in module SB_DFFSR.
Marked 2 switch rules as full_case in process $proc$../hdl/soc/soc.v:72$1029 in module soc.
Marked 8 switch rules as full_case in process $proc$../hdl/soc/app.v:87$1010 in module app.
Marked 1 switch rules as full_case in process $proc$../hdl/soc/app.v:67$1008 in module app.
Marked 1 switch rules as full_case in process $proc$../hdl/soc/app.v:41$1002 in module app.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/fifo_if.v:104$999 in module fifo_if.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/fifo_if.v:79$984 in module fifo_if.
Marked 2 switch rules as full_case in process $proc$../../common/hdl/fifo_if.v:50$975 in module fifo_if.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/prescaler.v:14$972 in module prescaler.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:91$2384 in module $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.
Marked 76 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:309$1949 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:277$1947 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:251$1933 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:203$2755 in module $paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.
Marked 6 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:170$2716 in module $paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:107$2699 in module $paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:75$2681 in module $paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:207$2669 in module $paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:174$2653 in module $paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:98$2621 in module $paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:80$2619 in module $paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.
Marked 90 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:338$2409 in module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:308$2407 in module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:287$2398 in module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:90$2388 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 15 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:200$1516 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 8 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:149$1500 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:97$1471 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:84$1461 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:68$1459 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed 1 dead cases from process $proc$../../../usb_cdc/phy_tx.v:107$1443 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 9 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:107$1443 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:87$1441 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:69$1431 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed a total of 1 dead cases.

13.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 30 redundant assignments.
Promoted 125 assignments to connections.

13.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1282'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1278'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1271'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1267'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1260'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1257'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1254'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1251'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1248'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1246'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1244'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1240'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1233'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1229'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1222'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1219'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1216'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1213'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1210'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1208'.
  Set init value: \Q = 1'0
Found init rule in `\soc.$proc$../hdl/soc/soc.v:50$1038'.
  Set init value: \rstn_sync = 2'00

13.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1279'.
Found async reset \R in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1268'.
Found async reset \S in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1258'.
Found async reset \R in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1252'.
Found async reset \S in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1241'.
Found async reset \R in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1230'.
Found async reset \S in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1220'.
Found async reset \R in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1214'.
Found async reset \rstn in `\soc.$proc$../hdl/soc/soc.v:72$1029'.
Found async reset \rstn in `\app.$proc$../hdl/soc/app.v:67$1008'.
Found async reset \rstn_i in `\app.$proc$../hdl/soc/app.v:41$1002'.
Found async reset \rstn_i in `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$984'.
Found async reset \rstn_i in `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$975'.
Found async reset \rstn_i in `\prescaler.$proc$../../common/hdl/prescaler.v:14$972'.
Found async reset \rstn_i in `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$2384'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1947'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1933'.
Found async reset \app_rstn_i in `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$2755'.
Found async reset \rstn_i in `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2716'.
Found async reset \rstn_i in `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2699'.
Found async reset \rstn_i in `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2681'.
Found async reset \app_rstn_i in `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:207$2669'.
Found async reset \rstn_i in `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2653'.
Found async reset \rstn_i in `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2619'.
Found async reset \rstn in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2407'.
Found async reset \rstn_i in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:287$2398'.
Found async reset \rstn in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2388'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1500'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1471'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1459'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1441'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1431'.

13.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1282'.
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1279'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1278'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1272'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1271'.
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1268'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1267'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1261'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1260'.
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1258'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1257'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1255'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1254'.
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1252'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1251'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1249'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1248'.
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1247'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1246'.
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1245'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1244'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1241'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1240'.
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1234'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1233'.
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1230'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1229'.
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1223'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1222'.
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1220'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1219'.
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1217'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1216'.
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1214'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1213'.
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1211'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1210'.
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1209'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1208'.
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1207'.
Creating decoders for process `\soc.$proc$../hdl/soc/soc.v:50$1038'.
Creating decoders for process `\soc.$proc$../hdl/soc/soc.v:72$1029'.
     1/2: $0\sleep_sq[1:0]
     2/2: $0\up_cnt[21:0]
Creating decoders for process `\soc.$proc$../hdl/soc/soc.v:56$1028'.
Creating decoders for process `\app.$proc$../hdl/soc/app.v:87$1010'.
     1/15: $5\status_d[3:0]
     2/15: $4\status_d[3:0]
     3/15: $4\data_d[7:0]
     4/15: $3\data_d[7:0]
     5/15: $2\data_d[7:0]
     6/15: $3\status_d[3:0]
     7/15: $2\status_d[3:0]
     8/15: $1\status_d[3:0]
     9/15: $1\fifo_sel[0:0]
    10/15: $1\cpu_wr[0:0]
    11/15: $1\cpu_rd[0:0]
    12/15: $1\cpu_addr[1:0]
    13/15: $1\cpu_wrdata[7:0]
    14/15: $1\fifo_irq_d[0:0]
    15/15: $1\data_d[7:0]
Creating decoders for process `\app.$proc$../hdl/soc/app.v:67$1008'.
     1/3: $0\data_q[7:0]
     2/3: $0\fifo_irq_q[0:0]
     3/3: $0\status_q[3:0]
Creating decoders for process `\app.$proc$../hdl/soc/app.v:41$1002'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `\fifo_if.$proc$../../common/hdl/fifo_if.v:104$999'.
     1/1: $1\rdata[7:0]
Creating decoders for process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$984'.
     1/5: $0\out_irq_q[0:0]
     2/5: $0\started_q[0:0]
     3/5: $0\out_ready_q[0:0]
     4/5: $0\out_buffer_q[7:0]
     5/5: $0\addr_q[1:0]
Creating decoders for process `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$975'.
     1/3: $0\in_irq_q[0:0]
     2/3: $0\in_buffer_q[7:0]
     3/3: $0\in_valid_q[0:0]
Creating decoders for process `\prescaler.$proc$../../common/hdl/prescaler.v:14$972'.
     1/1: $0\prescaler_cnt[3:0]
Creating decoders for process `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$2384'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
     1/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1921.$result[7:0]$2052 [7]
     2/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1921.$result[7:0]$2052 [5]
     3/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1921.$result[7:0]$2052 [4]
     4/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1921.$result[7:0]$2052 [3]
     5/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1921.$result[7:0]$2052 [2]
     6/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1921.$result[7:0]$2052 [1]
     7/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1921.$result[7:0]$2052 [0]
     8/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1920.$result[7:0]$2049 [7]
     9/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1920.$result[7:0]$2049 [4]
    10/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1920.$result[7:0]$2049 [3]
    11/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1920.$result[7:0]$2049 [2]
    12/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1920.$result[7:0]$2049 [1]
    13/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1920.$result[7:0]$2049 [0]
    14/291: $3\dataout_toggle_d[15:0] [15:1]
    15/291: $3\dataout_toggle_d[15:0] [0]
    16/291: $9\crc16$func$../../../usb_cdc/sie.v:524$1919.$result[15:0]$2349
    17/291: $8\crc16$func$../../../usb_cdc/sie.v:524$1919.$result[15:0]$2345
    18/291: $7\crc16$func$../../../usb_cdc/sie.v:524$1919.$result[15:0]$2341
    19/291: $6\crc16$func$../../../usb_cdc/sie.v:524$1919.$result[15:0]$2337
    20/291: $5\crc16$func$../../../usb_cdc/sie.v:524$1919.$result[15:0]$2333
    21/291: $4\crc16$func$../../../usb_cdc/sie.v:524$1919.$result[15:0]$2329
    22/291: $3\crc16$func$../../../usb_cdc/sie.v:524$1919.$result[15:0]$2325
    23/291: $25\phy_state_d[3:0]
    24/291: $6\in_ready[0:0]
    25/291: $3\datain_toggle_d[15:0] [0]
    26/291: $5\in_ready[0:0]
    27/291: $5\tx_data[7:0]
    28/291: $10\pid_d[3:0]
    29/291: $23\phy_state_d[3:0]
    30/291: $4\tx_data[7:0]
    31/291: $9\pid_d[3:0]
    32/291: $4\in_ready[0:0]
    33/291: $22\phy_state_d[3:0]
    34/291: $3\tx_data[7:0]
    35/291: $8\pid_d[3:0]
    36/291: $3\in_ready[0:0]
    37/291: $2\data_d[15:0] [15:8]
    38/291: $9\crc16$func$../../../usb_cdc/sie.v:473$1918.$result[15:0]$2286
    39/291: $8\crc16$func$../../../usb_cdc/sie.v:473$1918.$result[15:0]$2282
    40/291: $7\crc16$func$../../../usb_cdc/sie.v:473$1918.$result[15:0]$2278
    41/291: $6\crc16$func$../../../usb_cdc/sie.v:473$1918.$result[15:0]$2274
    42/291: $5\crc16$func$../../../usb_cdc/sie.v:473$1918.$result[15:0]$2270
    43/291: $4\crc16$func$../../../usb_cdc/sie.v:473$1918.$result[15:0]$2266
    44/291: $3\crc16$func$../../../usb_cdc/sie.v:473$1918.$result[15:0]$2262
    45/291: $7\pid_d[3:0]
    46/291: $14\dataout_toggle_d[15:0]
    47/291: $6$bitselwrite$data$../../../usb_cdc/sie.v:462$1917[15:0]$2252
    48/291: $6$bitselwrite$mask$../../../usb_cdc/sie.v:462$1916[15:0]$2251
    49/291: $6\pid_d[3:0]
    50/291: $5$bitselwrite$data$../../../usb_cdc/sie.v:462$1917[15:0]$2249
    51/291: $5$bitselwrite$mask$../../../usb_cdc/sie.v:462$1916[15:0]$2248
    52/291: $13\dataout_toggle_d[15:0]
    53/291: $15\out_eop[0:0]
    54/291: $12\dataout_toggle_d[15:0]
    55/291: $5$bitselwrite$data$../../../usb_cdc/sie.v:453$1915[15:0]$2237
    56/291: $5$bitselwrite$mask$../../../usb_cdc/sie.v:453$1914[15:0]$2236
    57/291: $5\out_err[0:0]
    58/291: $4$bitselwrite$data$../../../usb_cdc/sie.v:462$1917[15:0]$2229
    59/291: $4$bitselwrite$mask$../../../usb_cdc/sie.v:462$1916[15:0]$2228
    60/291: $11\dataout_toggle_d[15:0]
    61/291: $5\pid_d[3:0]
    62/291: $21\phy_state_d[3:0]
    63/291: $4$bitselwrite$data$../../../usb_cdc/sie.v:453$1915[15:0]$2227
    64/291: $4$bitselwrite$mask$../../../usb_cdc/sie.v:453$1914[15:0]$2226
    65/291: $14\out_eop[0:0]
    66/291: $4\out_err[0:0]
    67/291: $11\crc16$func$../../../usb_cdc/sie.v:450$1913.$result[15:0]$2223
    68/291: $10\crc16$func$../../../usb_cdc/sie.v:450$1913.$result[15:0]$2219
    69/291: $9\crc16$func$../../../usb_cdc/sie.v:450$1913.$result[15:0]$2215
    70/291: $8\crc16$func$../../../usb_cdc/sie.v:450$1913.$result[15:0]$2211
    71/291: $7\crc16$func$../../../usb_cdc/sie.v:450$1913.$result[15:0]$2207
    72/291: $6\crc16$func$../../../usb_cdc/sie.v:450$1913.$result[15:0]$2203
    73/291: $5\crc16$func$../../../usb_cdc/sie.v:450$1913.$result[15:0]$2199
    74/291: $4\crc16$func$../../../usb_cdc/sie.v:450$1913.$result[15:0]$2195
    75/291: $3\out_valid[0:0]
    76/291: $3$bitselwrite$data$../../../usb_cdc/sie.v:462$1917[15:0]$2192
    77/291: $3$bitselwrite$mask$../../../usb_cdc/sie.v:462$1916[15:0]$2191
    78/291: $3$bitselwrite$data$../../../usb_cdc/sie.v:453$1915[15:0]$2190
    79/291: $3$bitselwrite$mask$../../../usb_cdc/sie.v:453$1914[15:0]$2189
    80/291: $3\crc16$func$../../../usb_cdc/sie.v:450$1913.i[3:0]$2188
    81/291: $3\crc16$func$../../../usb_cdc/sie.v:450$1913.crc[15:0]$2187
    82/291: $3\crc16$func$../../../usb_cdc/sie.v:450$1913.data[7:0]$2186
    83/291: $3\crc16$func$../../../usb_cdc/sie.v:450$1913.$result[15:0]$2185
    84/291: $13\out_eop[0:0]
    85/291: $3\out_err[0:0]
    86/291: $10\dataout_toggle_d[15:0]
    87/291: $4\pid_d[3:0]
    88/291: $20\phy_state_d[3:0]
    89/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1921.$result[7:0]$2052 [6]
    90/291: $9\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2178
    91/291: $8\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2174
    92/291: $7\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2170
    93/291: $6\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2166
    94/291: $5\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2162
    95/291: $4\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2158
    96/291: $3\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2154
    97/291: $19\phy_state_d[3:0]
    98/291: $24\phy_state_d[3:0]
    99/291: $9\dataout_toggle_d[0:0]
   100/291: $13\datain_toggle_d[0:0]
   101/291: $18\phy_state_d[3:0]
   102/291: $11\out_eop[0:0]
   103/291: $8\dataout_toggle_d[0:0]
   104/291: $12\datain_toggle_d[0:0]
   105/291: $10\out_eop[0:0]
   106/291: $7\dataout_toggle_d[0:0]
   107/291: $11\datain_toggle_d[0:0]
   108/291: $17\phy_state_d[3:0]
   109/291: $5\frame_d[10:0]
   110/291: $9\out_eop[0:0]
   111/291: $6\dataout_toggle_d[0:0]
   112/291: $10\datain_toggle_d[0:0]
   113/291: $5\endp_d[3:0]
   114/291: $5\addr_d[6:0]
   115/291: $16\phy_state_d[3:0]
   116/291: $8\out_eop[0:0]
   117/291: $5\dataout_toggle_d[0:0]
   118/291: $9\datain_toggle_d[0:0]
   119/291: $4\frame_d[10:0]
   120/291: $4\endp_d[3:0]
   121/291: $4\addr_d[6:0]
   122/291: $15\phy_state_d[3:0]
   123/291: $14\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2143
   124/291: $13\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2139
   125/291: $12\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2135
   126/291: $11\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2131
   127/291: $10\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2127
   128/291: $9\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2123
   129/291: $8\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2119
   130/291: $7\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2115
   131/291: $6\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2111
   132/291: $5\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2107
   133/291: $4\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2103
   134/291: $7\out_eop[0:0]
   135/291: $4\dataout_toggle_d[0:0]
   136/291: $8\datain_toggle_d[0:0]
   137/291: $3\frame_d[10:0]
   138/291: $3\endp_d[3:0]
   139/291: $3\addr_d[6:0]
   140/291: $14\phy_state_d[3:0]
   141/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1911.i[2:0]$2100
   142/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1911.$result[4:0]$2098 [3]
   143/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1911.$result[4:0]$2098 [2]
   144/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1911.$result[4:0]$2098 [1]
   145/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1911.$result[4:0]$2098 [0]
   146/291: $12\out_eop[0:0]
   147/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1911.data[4:0]$2099
   148/291: $3\crc5$func$../../../usb_cdc/sie.v:416$1910.i[3:0]$2097
   149/291: $3\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2095
   150/291: $3\crc5$func$../../../usb_cdc/sie.v:416$1910.data[10:0]$2096
   151/291: $2\data_d[15:0] [7:0]
   152/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1920.$result[7:0]$2049 [5]
   153/291: $3\rev5$func$../../../usb_cdc/sie.v:416$1911.$result[4:0]$2098 [4]
   154/291: $10\crc16$func$../../../usb_cdc/sie.v:473$1918.$result[15:0]$2290
   155/291: $13\phy_state_d[3:0]
   156/291: $11\phy_state_d[3:0]
   157/291: $6\in_data_ack[0:0]
   158/291: $6\out_eop[0:0]
   159/291: $7\datain_toggle_d[15:0]
   160/291: $6$bitselwrite$data$../../../usb_cdc/sie.v:382$1909[15:0]$2081
   161/291: $6$bitselwrite$mask$../../../usb_cdc/sie.v:382$1908[15:0]$2080
   162/291: $5$bitselwrite$data$../../../usb_cdc/sie.v:382$1909[15:0]$2076
   163/291: $5$bitselwrite$mask$../../../usb_cdc/sie.v:382$1908[15:0]$2075
   164/291: $5\in_data_ack[0:0]
   165/291: $5\out_eop[0:0]
   166/291: $6\datain_toggle_d[15:0]
   167/291: $10\phy_state_d[3:0]
   168/291: $9\phy_state_d[3:0]
   169/291: $8\phy_state_d[3:0]
   170/291: $7\phy_state_d[3:0]
   171/291: $6\phy_state_d[3:0]
   172/291: $4$bitselwrite$data$../../../usb_cdc/sie.v:382$1909[15:0]$2062
   173/291: $4$bitselwrite$mask$../../../usb_cdc/sie.v:382$1908[15:0]$2061
   174/291: $4\in_data_ack[0:0]
   175/291: $4\out_eop[0:0]
   176/291: $5\datain_toggle_d[15:0]
   177/291: $3$bitselwrite$data$../../../usb_cdc/sie.v:382$1909[15:0]$2060
   178/291: $3$bitselwrite$mask$../../../usb_cdc/sie.v:382$1908[15:0]$2059
   179/291: $3\in_data_ack[0:0]
   180/291: $3\out_eop[0:0]
   181/291: $4\datain_toggle_d[15:0]
   182/291: $5\phy_state_d[3:0]
   183/291: $3\pid_d[3:0]
   184/291: $4\phy_state_d[3:0]
   185/291: $3\phy_state_d[3:0]
   186/291: $2\phy_state_d[3:0]
   187/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1921.i[3:0]$2054
   188/291: $2\rev8$func$../../../usb_cdc/sie.v:535$1921.data[7:0]$2053
   189/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1920.$result[7:0]$2049 [6]
   190/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1920.i[3:0]$2051
   191/291: $2\rev8$func$../../../usb_cdc/sie.v:530$1920.data[7:0]$2050
   192/291: $3\datain_toggle_d[15:0] [15:1]
   193/291: $2\crc16$func$../../../usb_cdc/sie.v:524$1919.i[3:0]$2048
   194/291: $2\crc16$func$../../../usb_cdc/sie.v:524$1919.crc[15:0]$2047
   195/291: $2\crc16$func$../../../usb_cdc/sie.v:524$1919.data[7:0]$2046
   196/291: $2\crc16$func$../../../usb_cdc/sie.v:524$1919.$result[15:0]$2045
   197/291: $2\crc16$func$../../../usb_cdc/sie.v:473$1918.i[3:0]$2044
   198/291: $2\crc16$func$../../../usb_cdc/sie.v:473$1918.crc[15:0]$2043
   199/291: $2\crc16$func$../../../usb_cdc/sie.v:473$1918.data[7:0]$2042
   200/291: $2\crc16$func$../../../usb_cdc/sie.v:473$1918.$result[15:0]$2041
   201/291: $2$bitselwrite$data$../../../usb_cdc/sie.v:462$1917[15:0]$2040
   202/291: $2$bitselwrite$mask$../../../usb_cdc/sie.v:462$1916[15:0]$2039
   203/291: $2$bitselwrite$data$../../../usb_cdc/sie.v:453$1915[15:0]$2038
   204/291: $2$bitselwrite$mask$../../../usb_cdc/sie.v:453$1914[15:0]$2037
   205/291: $2\crc16$func$../../../usb_cdc/sie.v:450$1913.i[3:0]$2036
   206/291: $2\crc16$func$../../../usb_cdc/sie.v:450$1913.crc[15:0]$2035
   207/291: $2\crc16$func$../../../usb_cdc/sie.v:450$1913.data[7:0]$2034
   208/291: $2\crc16$func$../../../usb_cdc/sie.v:450$1913.$result[15:0]$2033
   209/291: $2\crc16$func$../../../usb_cdc/sie.v:444$1912.i[3:0]$2032
   210/291: $2\crc16$func$../../../usb_cdc/sie.v:444$1912.crc[15:0]$2031
   211/291: $2\crc16$func$../../../usb_cdc/sie.v:444$1912.data[7:0]$2030
   212/291: $2\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2029
   213/291: $2\rev5$func$../../../usb_cdc/sie.v:416$1911.i[2:0]$2028
   214/291: $2\rev5$func$../../../usb_cdc/sie.v:416$1911.data[4:0]$2027
   215/291: $2\rev5$func$../../../usb_cdc/sie.v:416$1911.$result[4:0]$2026
   216/291: $2\crc5$func$../../../usb_cdc/sie.v:416$1910.i[3:0]$2025
   217/291: $2\crc5$func$../../../usb_cdc/sie.v:416$1910.data[10:0]$2024
   218/291: $2\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2023
   219/291: $2$bitselwrite$data$../../../usb_cdc/sie.v:382$1909[15:0]$2022
   220/291: $2$bitselwrite$mask$../../../usb_cdc/sie.v:382$1908[15:0]$2021
   221/291: $2\in_req[0:0]
   222/291: $2\in_ready[0:0]
   223/291: $2\tx_valid[0:0]
   224/291: $2\tx_data[7:0]
   225/291: $2\in_data_ack[0:0]
   226/291: $2\out_eop[0:0]
   227/291: $2\out_err[0:0]
   228/291: $2\out_valid[0:0]
   229/291: $2\in_byte_d[3:0]
   230/291: $10\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2182
   231/291: $10\crc16$func$../../../usb_cdc/sie.v:524$1919.$result[15:0]$2353
   232/291: $2\crc16_d[15:0]
   233/291: $2\frame_d[10:0]
   234/291: $2\endp_d[3:0]
   235/291: $2\addr_d[6:0]
   236/291: $2\pid_d[3:0]
   237/291: $12\phy_state_d[3:0]
   238/291: $1\out_err[0:0]
   239/291: $1\phy_state_d[3:0]
   240/291: $1\rev8$func$../../../usb_cdc/sie.v:535$1921.i[3:0]$2020
   241/291: $1\rev8$func$../../../usb_cdc/sie.v:535$1921.data[7:0]$2019
   242/291: $1\rev8$func$../../../usb_cdc/sie.v:535$1921.$result[7:0]$2018
   243/291: $1\rev8$func$../../../usb_cdc/sie.v:530$1920.i[3:0]$2017
   244/291: $1\rev8$func$../../../usb_cdc/sie.v:530$1920.data[7:0]$2016
   245/291: $1\rev8$func$../../../usb_cdc/sie.v:530$1920.$result[7:0]$2015
   246/291: $1\crc16$func$../../../usb_cdc/sie.v:524$1919.i[3:0]$2014
   247/291: $1\crc16$func$../../../usb_cdc/sie.v:524$1919.crc[15:0]$2013
   248/291: $1\crc16$func$../../../usb_cdc/sie.v:524$1919.data[7:0]$2012
   249/291: $1\crc16$func$../../../usb_cdc/sie.v:524$1919.$result[15:0]$2011
   250/291: $1\crc16$func$../../../usb_cdc/sie.v:473$1918.i[3:0]$2010
   251/291: $1\crc16$func$../../../usb_cdc/sie.v:473$1918.crc[15:0]$2009
   252/291: $1\crc16$func$../../../usb_cdc/sie.v:473$1918.data[7:0]$2008
   253/291: $1\crc16$func$../../../usb_cdc/sie.v:473$1918.$result[15:0]$2007
   254/291: $1$bitselwrite$data$../../../usb_cdc/sie.v:462$1917[15:0]$2006
   255/291: $1$bitselwrite$mask$../../../usb_cdc/sie.v:462$1916[15:0]$2005
   256/291: $1$bitselwrite$data$../../../usb_cdc/sie.v:453$1915[15:0]$2004
   257/291: $1$bitselwrite$mask$../../../usb_cdc/sie.v:453$1914[15:0]$2003
   258/291: $1\crc16$func$../../../usb_cdc/sie.v:450$1913.i[3:0]$2002
   259/291: $1\crc16$func$../../../usb_cdc/sie.v:450$1913.crc[15:0]$2001
   260/291: $1\crc16$func$../../../usb_cdc/sie.v:450$1913.data[7:0]$2000
   261/291: $1\crc16$func$../../../usb_cdc/sie.v:450$1913.$result[15:0]$1999
   262/291: $1\crc16$func$../../../usb_cdc/sie.v:444$1912.i[3:0]$1998
   263/291: $1\crc16$func$../../../usb_cdc/sie.v:444$1912.crc[15:0]$1997
   264/291: $1\crc16$func$../../../usb_cdc/sie.v:444$1912.data[7:0]$1996
   265/291: $1\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$1995
   266/291: $1\rev5$func$../../../usb_cdc/sie.v:416$1911.i[2:0]$1994
   267/291: $1\rev5$func$../../../usb_cdc/sie.v:416$1911.data[4:0]$1993
   268/291: $1\rev5$func$../../../usb_cdc/sie.v:416$1911.$result[4:0]$1992
   269/291: $1\crc5$func$../../../usb_cdc/sie.v:416$1910.i[3:0]$1991
   270/291: $1\crc5$func$../../../usb_cdc/sie.v:416$1910.data[10:0]$1990
   271/291: $1\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$1989
   272/291: $1$bitselwrite$data$../../../usb_cdc/sie.v:382$1909[15:0]$1988
   273/291: $1$bitselwrite$mask$../../../usb_cdc/sie.v:382$1908[15:0]$1987
   274/291: $1\in_req[0:0]
   275/291: $1\in_ready[0:0]
   276/291: $1\tx_valid[0:0]
   277/291: $1\tx_data[7:0]
   278/291: $1\in_data_ack[0:0]
   279/291: $1\out_eop[0:0]
   280/291: $1\out_valid[0:0]
   281/291: $1\in_byte_d[3:0]
   282/291: $2\dataout_toggle_d[15:0]
   283/291: $2\datain_toggle_d[15:0]
   284/291: $1\crc16_d[15:0]
   285/291: $1\frame_d[10:0]
   286/291: $1\endp_d[3:0]
   287/291: $1\addr_d[6:0]
   288/291: $1\pid_d[3:0]
   289/291: $1\data_d[15:0]
   290/291: $1\dataout_toggle_d[1:1]
   291/291: $1\datain_toggle_d[1:1]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1947'.
     1/14: $0\dataout_toggle_q[15:0] [1]
     2/14: $0\dataout_toggle_q[15:0] [0]
     3/14: $0\dataout_toggle_q[15:0] [15:2]
     4/14: $0\datain_toggle_q[15:0] [0]
     5/14: $0\datain_toggle_q[15:0] [15:2]
     6/14: $0\datain_toggle_q[15:0] [1]
     7/14: $0\in_byte_q[3:0]
     8/14: $0\crc16_q[15:0]
     9/14: $0\frame_q[10:0]
    10/14: $0\endp_q[3:0]
    11/14: $0\addr_q[6:0]
    12/14: $0\pid_q[3:0]
    13/14: $0\phy_state_q[3:0]
    14/14: $0\data_q[15:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1933'.
     1/4: $0\in_data_ack_q[0:0]
     2/4: $0\out_eop_q[0:0]
     3/4: $0\out_err_q[0:0]
     4/4: $0\delay_cnt_q[4:0]
Creating decoders for process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$2755'.
     1/2: $0\genblk1.u_gtex4_async_data.in_consumed_q[0:0]
     2/2: $0\genblk1.u_gtex4_async_data.in_data_q[7:0]
Creating decoders for process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2716'.
     1/19: $5$lookahead\in_fifo_q$2715[71:0]$2740
     2/19: $5$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$2677[71:0]$2739
     3/19: $5$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$2676[71:0]$2738
     4/19: $4$lookahead\in_fifo_q$2715[71:0]$2736
     5/19: $4$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$2677[71:0]$2735
     6/19: $4$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$2676[71:0]$2734
     7/19: $3$lookahead\in_fifo_q$2715[71:0]$2732
     8/19: $3$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$2677[71:0]$2731
     9/19: $3$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$2676[71:0]$2730
    10/19: $2$lookahead\in_fifo_q$2715[71:0]$2727
    11/19: $2$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$2677[71:0]$2726
    12/19: $2$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$2676[71:0]$2725
    13/19: $1$lookahead\in_fifo_q$2715[71:0]$2723
    14/19: $1$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$2677[71:0]$2722
    15/19: $1$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$2676[71:0]$2721
    16/19: $0\genblk1.u_gtex4_async_data.app_clk_sq[2:0]
    17/19: $0\genblk1.u_gtex4_async_data.in_ready_q[0:0]
    18/19: $0\delay_in_cnt_q[1:0]
    19/19: $0\in_last_q[3:0]
Creating decoders for process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2699'.
     1/2: $0\in_first_qq[3:0]
     2/2: $0\in_first_q[3:0]
Creating decoders for process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2681'.
     1/3: $0\in_req_q[0:0]
     2/3: $0\in_valid_q[0:0]
     3/3: $0\in_state_q[0:0]
Creating decoders for process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:207$2669'.
     1/1: $0\genblk1.u_gtex4_async_data.out_consumed_q[0:0]
Creating decoders for process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2653'.
     1/5: $0\genblk1.u_gtex4_async_data.app_clk_sq[2:0]
     2/5: $0\genblk1.u_gtex4_async_data.out_valid_q[0:0]
     3/5: $0\delay_out_cnt_q[1:0]
     4/5: $0\out_full_q[0:0]
     5/5: $0\out_first_q[3:0]
Creating decoders for process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2621'.
     1/23: $5\out_last_dd[3:0]
     2/23: $3\out_nak_d[0:0]
     3/23: $3\out_state_d[1:0]
     4/23: $3$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2618[71:0]$2635
     5/23: $3$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2617[71:0]$2634
     6/23: $4\out_last_dd[3:0]
     7/23: $3\out_fifo_d[71:0]
     8/23: $3\out_last_dd[3:0]
     9/23: $3\out_last_d[3:0]
    10/23: $2\out_last_dd[3:0]
    11/23: $2\out_last_d[3:0]
    12/23: $2\out_state_d[1:0]
    13/23: $2$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2618[71:0]$2629
    14/23: $2$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2617[71:0]$2628
    15/23: $2\out_nak_d[0:0]
    16/23: $2\out_fifo_d[71:0]
    17/23: $1\out_nak_d[0:0]
    18/23: $1\out_last_dd[3:0]
    19/23: $1\out_state_d[1:0]
    20/23: $1$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2618[71:0]$2626
    21/23: $1$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2617[71:0]$2625
    22/23: $1\out_last_d[3:0]
    23/23: $1\out_fifo_d[71:0]
Creating decoders for process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2619'.
     1/5: $0\out_nak_q[0:0]
     2/5: $0\out_last_qq[3:0]
     3/5: $0\out_last_q[3:0]
     4/5: $0\out_fifo_q[71:0]
     5/5: $0\out_state_q[1:0]
Creating decoders for process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2409'.
     1/187: $20\state_d[2:0]
     2/187: $19\state_d[2:0]
     3/187: $7\in_toggle_reset[0:0]
     4/187: $7\out_toggle_reset[0:0]
     5/187: $7\dev_state_dd[1:0]
     6/187: $6\dev_state_dd[1:0]
     7/187: $6\addr_dd[6:0]
     8/187: $6\out_toggle_reset[0:0]
     9/187: $6\in_toggle_reset[0:0]
    10/187: $18\state_d[2:0]
    11/187: $5\out_toggle_reset[0:0]
    12/187: $5\in_toggle_reset[0:0]
    13/187: $5\addr_dd[6:0]
    14/187: $5\dev_state_dd[1:0]
    15/187: $4\out_toggle_reset[0:0]
    16/187: $4\in_toggle_reset[0:0]
    17/187: $4\addr_dd[6:0]
    18/187: $4\dev_state_dd[1:0]
    19/187: $17\state_d[2:0]
    20/187: $10\in_valid[0:0]
    21/187: $4\in_zlp[0:0]
    22/187: $16\state_d[2:0]
    23/187: $15\state_d[2:0]
    24/187: $9\in_valid[0:0]
    25/187: $9\in_data[7:0]
    26/187: $8\in_valid[0:0]
    27/187: $8\in_data[7:0]
    28/187: $7\in_valid[0:0]
    29/187: $7\in_data[7:0]
    30/187: $8\byte_cnt_d[6:0]
    31/187: $14\state_d[2:0]
    32/187: $13\state_d[2:0]
    33/187: $12\state_d[2:0]
    34/187: $6\in_valid[0:0]
    35/187: $6\in_data[7:0]
    36/187: $7\byte_cnt_d[6:0]
    37/187: $11\state_d[2:0]
    38/187: $5\in_valid[0:0]
    39/187: $5\in_data[7:0]
    40/187: $6\byte_cnt_d[6:0]
    41/187: $4\in_valid[0:0]
    42/187: $4\in_data[7:0]
    43/187: $5\byte_cnt_d[6:0]
    44/187: $10\state_d[2:0]
    45/187: $9\state_d[2:0]
    46/187: $8\state_d[2:0]
    47/187: $7\state_d[2:0]
    48/187: $6\state_d[2:0]
    49/187: $65\req_d[3:0]
    50/187: $64\req_d[3:0]
    51/187: $63\req_d[3:0]
    52/187: $62\req_d[3:0]
    53/187: $9\max_length_d[6:0]
    54/187: $61\req_d[3:0]
    55/187: $60\req_d[3:0]
    56/187: $59\req_d[3:0]
    57/187: $8\max_length_d[6:0]
    58/187: $58\req_d[3:0]
    59/187: $57\req_d[3:0]
    60/187: $56\req_d[3:0]
    61/187: $55\req_d[3:0]
    62/187: $7\max_length_d[6:0]
    63/187: $54\req_d[3:0]
    64/187: $53\req_d[3:0]
    65/187: $52\req_d[3:0]
    66/187: $6\max_length_d[6:0]
    67/187: $51\req_d[3:0]
    68/187: $50\req_d[3:0]
    69/187: $49\req_d[3:0]
    70/187: $48\req_d[3:0]
    71/187: $47\req_d[3:0]
    72/187: $46\req_d[3:0]
    73/187: $45\req_d[3:0]
    74/187: $44\req_d[3:0]
    75/187: $43\req_d[3:0]
    76/187: $42\req_d[3:0]
    77/187: $41\req_d[3:0]
    78/187: $40\req_d[3:0]
    79/187: $39\req_d[3:0]
    80/187: $38\req_d[3:0]
    81/187: $37\req_d[3:0]
    82/187: $36\req_d[3:0]
    83/187: $35\req_d[3:0]
    84/187: $34\req_d[3:0]
    85/187: $33\req_d[3:0]
    86/187: $32\req_d[3:0]
    87/187: $31\req_d[3:0]
    88/187: $30\req_d[3:0]
    89/187: $29\req_d[3:0]
    90/187: $28\req_d[3:0]
    91/187: $27\req_d[3:0]
    92/187: $8\dev_state_d[1:0]
    93/187: $26\req_d[3:0]
    94/187: $7\dev_state_d[1:0]
    95/187: $25\req_d[3:0]
    96/187: $7\addr_d[6:0]
    97/187: $24\req_d[3:0]
    98/187: $23\req_d[3:0]
    99/187: $22\req_d[3:0]
   100/187: $21\req_d[3:0]
   101/187: $20\req_d[3:0]
   102/187: $19\req_d[3:0]
   103/187: $18\req_d[3:0]
   104/187: $6\dev_state_d[1:0]
   105/187: $6\addr_d[6:0]
   106/187: $17\req_d[3:0]
   107/187: $16\req_d[3:0]
   108/187: $15\req_d[3:0]
   109/187: $14\req_d[3:0]
   110/187: $13\req_d[3:0]
   111/187: $12\req_d[3:0]
   112/187: $11\req_d[3:0]
   113/187: $10\req_d[3:0]
   114/187: $9\req_d[3:0]
   115/187: $8\req_d[3:0]
   116/187: $7\req_d[3:0]
   117/187: $6\req_d[3:0]
   118/187: $5\req_d[3:0]
   119/187: $5\rec_d[1:0]
   120/187: $5\class_d[0:0]
   121/187: $5\in_dir_d[0:0]
   122/187: $5\in_endp_d[0:0]
   123/187: $5\dev_state_d[1:0]
   124/187: $5\max_length_d[6:0]
   125/187: $5\addr_d[6:0]
   126/187: $4\in_endp_d[0:0]
   127/187: $4\dev_state_d[1:0]
   128/187: $4\req_d[3:0]
   129/187: $4\rec_d[1:0]
   130/187: $4\class_d[0:0]
   131/187: $4\in_dir_d[0:0]
   132/187: $4\max_length_d[6:0]
   133/187: $4\addr_d[6:0]
   134/187: $4\byte_cnt_d[6:0]
   135/187: $5\state_d[2:0]
   136/187: $3\out_toggle_reset[0:0]
   137/187: $3\in_toggle_reset[0:0]
   138/187: $3\in_valid[0:0]
   139/187: $3\in_zlp[0:0]
   140/187: $3\in_data[7:0]
   141/187: $3\in_endp_d[0:0]
   142/187: $3\addr_dd[6:0]
   143/187: $3\dev_state_dd[1:0]
   144/187: $3\dev_state_d[1:0]
   145/187: $3\req_d[3:0]
   146/187: $3\rec_d[1:0]
   147/187: $3\class_d[0:0]
   148/187: $3\in_dir_d[0:0]
   149/187: $3\max_length_d[6:0]
   150/187: $3\byte_cnt_d[6:0]
   151/187: $4\state_d[2:0]
   152/187: $3\addr_d[6:0]
   153/187: $3\state_d[2:0]
   154/187: $2\out_toggle_reset[0:0]
   155/187: $2\in_toggle_reset[0:0]
   156/187: $2\in_valid[0:0]
   157/187: $2\in_zlp[0:0]
   158/187: $2\in_data[7:0]
   159/187: $2\in_endp_d[0:0]
   160/187: $2\addr_dd[6:0]
   161/187: $2\dev_state_dd[1:0]
   162/187: $2\dev_state_d[1:0]
   163/187: $2\req_d[3:0]
   164/187: $2\rec_d[1:0]
   165/187: $2\class_d[0:0]
   166/187: $2\in_dir_d[0:0]
   167/187: $2\max_length_d[6:0]
   168/187: $2\byte_cnt_d[6:0]
   169/187: $2\addr_d[6:0]
   170/187: $2\state_d[2:0]
   171/187: $1\state_d[2:0]
   172/187: $1\out_toggle_reset[0:0]
   173/187: $1\in_toggle_reset[0:0]
   174/187: $1\in_valid[0:0]
   175/187: $1\in_zlp[0:0]
   176/187: $1\in_data[7:0]
   177/187: $1\in_endp_d[0:0]
   178/187: $1\addr_dd[6:0]
   179/187: $1\dev_state_dd[1:0]
   180/187: $1\dev_state_d[1:0]
   181/187: $1\req_d[3:0]
   182/187: $1\rec_d[1:0]
   183/187: $1\class_d[0:0]
   184/187: $1\in_dir_d[0:0]
   185/187: $1\max_length_d[6:0]
   186/187: $1\byte_cnt_d[6:0]
   187/187: $1\addr_d[6:0]
Creating decoders for process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2407'.
     1/11: $0\in_endp_q[0:0]
     2/11: $0\addr_qq[6:0]
     3/11: $0\dev_state_q[1:0]
     4/11: $0\req_q[3:0]
     5/11: $0\rec_q[1:0]
     6/11: $0\class_q[0:0]
     7/11: $0\in_dir_q[0:0]
     8/11: $0\max_length_q[6:0]
     9/11: $0\byte_cnt_q[6:0]
    10/11: $0\state_q[2:0]
    11/11: $0\addr_q[6:0]
Creating decoders for process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:287$2398'.
     1/3: $0\usb_reset_q[0:0]
     2/3: $0\in_req_q[0:0]
     3/3: $0\dev_state_qq[1:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2388'.
     1/1: $0\u_async_app_rstn.app_rstn_sq[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1516'.
     1/48: $13\rx_state_d[2:0]
     2/48: $9\rx_valid_fd[0:0]
     3/48: $12\data_d[7:0]
     4/48: $9\stuffing_cnt_d[2:0]
     5/48: $11\data_d[8:8]
     6/48: $9\data_d[8:0] [8]
     7/48: $9\data_d[8:0] [7:0]
     8/48: $12\rx_state_d[2:0]
     9/48: $10\data_d[8:0]
    10/48: $7\rx_valid_fd[0:0]
    11/48: $11\rx_state_d[2:0]
    12/48: $8\rx_valid_fd[0:0]
    13/48: $8\stuffing_cnt_d[2:0]
    14/48: $6\rx_valid_fd[0:0]
    15/48: $10\rx_state_d[2:0]
    16/48: $7\stuffing_cnt_d[2:0]
    17/48: $8\data_d[8:0]
    18/48: $7\data_d[8:0]
    19/48: $5\rx_valid_fd[0:0]
    20/48: $9\rx_state_d[2:0]
    21/48: $8\rx_state_d[2:0]
    22/48: $4\rx_valid_fd[0:0]
    23/48: $6\data_d[8:0]
    24/48: $3\rx_valid_fd[0:0]
    25/48: $7\rx_state_d[2:0]
    26/48: $5\data_d[8:0]
    27/48: $6\stuffing_cnt_d[2:0]
    28/48: $2\rx_valid_fd[0:0]
    29/48: $6\rx_state_d[2:0]
    30/48: $5\stuffing_cnt_d[2:0]
    31/48: $4\data_d[8:0]
    32/48: $4\stuffing_cnt_d[2:0]
    33/48: $4\rx_valid_rd[0:0]
    34/48: $5\rx_state_d[2:0]
    35/48: $3\rx_valid_rd[0:0]
    36/48: $4\rx_state_d[2:0]
    37/48: $3\stuffing_cnt_d[2:0]
    38/48: $3\data_d[8:0]
    39/48: $3\rx_state_d[2:0]
    40/48: $2\rx_valid_rd[0:0]
    41/48: $2\stuffing_cnt_d[2:0]
    42/48: $2\data_d[8:0]
    43/48: $2\rx_state_d[2:0]
    44/48: $1\rx_state_d[2:0]
    45/48: $1\rx_valid_fd[0:0]
    46/48: $1\rx_valid_rd[0:0]
    47/48: $1\stuffing_cnt_d[2:0]
    48/48: $1\data_d[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1500'.
     1/9: $0\rx_en_q[0:0]
     2/9: $0\dp_pu_q[0:0]
     3/9: $0\cnt_q[17:0]
     4/9: $0\rx_valid_fq[0:0]
     5/9: $0\rx_valid_rq[0:0]
     6/9: $0\rx_state_q[2:0]
     7/9: $0\nrzi_q[3:0]
     8/9: $0\stuffing_cnt_q[2:0]
     9/9: $0\data_q[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1471'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1461'.
     1/3: $3\nrzi[1:0]
     2/3: $2\nrzi[1:0]
     3/3: $1\nrzi[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1459'.
     1/2: $0\dn_q[2:0]
     2/2: $0\dp_q[2:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1443'.
     1/41: $8\data_d[7:0]
     2/41: $8\bit_cnt_d[2:0]
     3/41: $8\tx_state_d[1:0]
     4/41: $6\tx_ready[0:0]
     5/41: $7\data_d[7:0]
     6/41: $7\bit_cnt_d[2:0]
     7/41: $7\tx_state_d[1:0]
     8/41: $5\tx_ready[0:0]
     9/41: $6\data_d[7:0]
    10/41: $6\bit_cnt_d[2:0]
    11/41: $6\tx_state_d[1:0]
    12/41: $4\tx_ready[0:0]
    13/41: $5\data_d[7:0]
    14/41: $5\bit_cnt_d[2:0]
    15/41: $5\tx_state_d[1:0]
    16/41: $6\nrzi_d[0:0]
    17/41: $5\stuffing_cnt_d[2:0]
    18/41: $3\tx_ready[0:0]
    19/41: $5\nrzi_d[0:0]
    20/41: $4\stuffing_cnt_d[2:0]
    21/41: $4\data_d[7:0]
    22/41: $4\bit_cnt_d[2:0]
    23/41: $4\tx_state_d[1:0]
    24/41: $3\tx_state_d[1:0]
    25/41: $4\nrzi_d[0:0]
    26/41: $3\data_d[7:0]
    27/41: $3\bit_cnt_d[2:0]
    28/41: $3\stuffing_cnt_d[2:0]
    29/41: $3\nrzi_d[0:0]
    30/41: $2\data_d[7:0]
    31/41: $2\bit_cnt_d[2:0]
    32/41: $2\tx_state_d[1:0]
    33/41: $2\tx_ready[0:0]
    34/41: $2\stuffing_cnt_d[2:0]
    35/41: $2\nrzi_d[0:0]
    36/41: $1\nrzi_d[0:0]
    37/41: $1\stuffing_cnt_d[2:0]
    38/41: $1\tx_ready[0:0]
    39/41: $1\data_d[7:0]
    40/41: $1\bit_cnt_d[2:0]
    41/41: $1\tx_state_d[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1441'.
     1/6: $0\tx_valid_q[0:0]
     2/6: $0\nrzi_q[0:0]
     3/6: $0\stuffing_cnt_q[2:0]
     4/6: $0\data_q[7:0]
     5/6: $0\bit_cnt_q[2:0]
     6/6: $0\tx_state_q[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1431'.
     1/1: $0\clk_cnt_q[1:0]

13.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\app.\data_d' from process `\app.$proc$../hdl/soc/app.v:87$1010'.
No latch inferred for signal `\app.\status_d' from process `\app.$proc$../hdl/soc/app.v:87$1010'.
No latch inferred for signal `\app.\fifo_irq_d' from process `\app.$proc$../hdl/soc/app.v:87$1010'.
No latch inferred for signal `\app.\cpu_wrdata' from process `\app.$proc$../hdl/soc/app.v:87$1010'.
No latch inferred for signal `\app.\cpu_addr' from process `\app.$proc$../hdl/soc/app.v:87$1010'.
No latch inferred for signal `\app.\cpu_rd' from process `\app.$proc$../hdl/soc/app.v:87$1010'.
No latch inferred for signal `\app.\cpu_wr' from process `\app.$proc$../hdl/soc/app.v:87$1010'.
No latch inferred for signal `\app.\fifo_sel' from process `\app.$proc$../hdl/soc/app.v:87$1010'.
No latch inferred for signal `\fifo_if.\rdata' from process `\fifo_if.$proc$../../common/hdl/fifo_if.v:104$999'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_data_ack' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_ready' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_req' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:382$1908' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:382$1909' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:416$1910.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:416$1910.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:416$1910.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:416$1911.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:416$1911.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:416$1911.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$1912.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$1912.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$1912.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$1912.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$1913.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$1913.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$1913.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$1913.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:453$1914' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:453$1915' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:462$1916' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:462$1917' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$1918.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$1918.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$1918.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$1918.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$1919.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$1919.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$1919.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$1919.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:530$1920.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:530$1920.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:530$1920.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:535$1921.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:535$1921.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:535$1921.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
No latch inferred for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_state_d' from process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2621'.
No latch inferred for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_fifo_d' from process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2621'.
No latch inferred for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_last_d' from process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2621'.
No latch inferred for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_last_dd' from process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2621'.
No latch inferred for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_nak_d' from process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2621'.
No latch inferred for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2617' from process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2621'.
No latch inferred for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2618' from process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2621'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\addr_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2409'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\state_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2409'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\byte_cnt_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2409'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\max_length_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2409'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_dir_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2409'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\class_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2409'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\rec_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2409'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\req_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2409'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\dev_state_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2409'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\dev_state_dd' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2409'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\addr_dd' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2409'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_endp_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2409'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_data' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2409'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_zlp' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2409'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_valid' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2409'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_toggle_reset' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2409'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\out_toggle_reset' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2409'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1516'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1516'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1516'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1516'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1516'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1461'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1443'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1443'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1443'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1443'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1443'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_ready' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1443'.

13.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1279'.
  created $adff cell `$procdff$12025' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1272'.
  created $dff cell `$procdff$12026' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1268'.
  created $adff cell `$procdff$12027' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1261'.
  created $dff cell `$procdff$12028' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1258'.
  created $adff cell `$procdff$12029' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1255'.
  created $dff cell `$procdff$12030' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1252'.
  created $adff cell `$procdff$12031' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1249'.
  created $dff cell `$procdff$12032' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1247'.
  created $dff cell `$procdff$12033' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1245'.
  created $dff cell `$procdff$12034' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1241'.
  created $adff cell `$procdff$12035' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1234'.
  created $dff cell `$procdff$12036' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1230'.
  created $adff cell `$procdff$12037' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1223'.
  created $dff cell `$procdff$12038' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1220'.
  created $adff cell `$procdff$12039' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1217'.
  created $dff cell `$procdff$12040' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1214'.
  created $adff cell `$procdff$12041' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1211'.
  created $dff cell `$procdff$12042' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1209'.
  created $dff cell `$procdff$12043' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1207'.
  created $dff cell `$procdff$12044' with positive edge clock.
Creating register for signal `\soc.\up_cnt' using process `\soc.$proc$../hdl/soc/soc.v:72$1029'.
  created $adff cell `$procdff$12045' with positive edge clock and negative level reset.
Creating register for signal `\soc.\sleep_sq' using process `\soc.$proc$../hdl/soc/soc.v:72$1029'.
  created $adff cell `$procdff$12046' with positive edge clock and negative level reset.
Creating register for signal `\soc.\rstn_sync' using process `\soc.$proc$../hdl/soc/soc.v:56$1028'.
  created $dff cell `$procdff$12047' with positive edge clock.
Creating register for signal `\app.\data_q' using process `\app.$proc$../hdl/soc/app.v:67$1008'.
  created $adff cell `$procdff$12048' with positive edge clock and negative level reset.
Creating register for signal `\app.\status_q' using process `\app.$proc$../hdl/soc/app.v:67$1008'.
  created $adff cell `$procdff$12049' with positive edge clock and negative level reset.
Creating register for signal `\app.\fifo_irq_q' using process `\app.$proc$../hdl/soc/app.v:67$1008'.
  created $adff cell `$procdff$12050' with positive edge clock and negative level reset.
Creating register for signal `\app.\rstn_sq' using process `\app.$proc$../hdl/soc/app.v:41$1002'.
  created $adff cell `$procdff$12051' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\addr_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$984'.
  created $adff cell `$procdff$12052' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\out_buffer_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$984'.
  created $adff cell `$procdff$12053' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\out_ready_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$984'.
  created $adff cell `$procdff$12054' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\out_irq_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$984'.
  created $adff cell `$procdff$12055' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\started_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$984'.
  created $adff cell `$procdff$12056' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\in_valid_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$975'.
  created $adff cell `$procdff$12057' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\in_buffer_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$975'.
  created $adff cell `$procdff$12058' with positive edge clock and negative level reset.
Creating register for signal `\fifo_if.\in_irq_q' using process `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$975'.
  created $adff cell `$procdff$12059' with positive edge clock and negative level reset.
Creating register for signal `\prescaler.\prescaler_cnt' using process `\prescaler.$proc$../../common/hdl/prescaler.v:14$972'.
  created $adff cell `$procdff$12060' with positive edge clock and negative level reset.
Creating register for signal `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.\rstn_sq' using process `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$2384'.
  created $adff cell `$procdff$12061' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1947'.
  created $adff cell `$procdff$12062' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1947'.
  created $adff cell `$procdff$12063' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1947'.
  created $adff cell `$procdff$12064' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1947'.
  created $adff cell `$procdff$12065' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1947'.
  created $adff cell `$procdff$12066' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1947'.
  created $adff cell `$procdff$12067' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1947'.
  created $adff cell `$procdff$12068' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1947'.
  created $adff cell `$procdff$12069' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1947'.
  created $adff cell `$procdff$12070' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1947'.
  created $adff cell `$procdff$12071' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\delay_cnt_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1933'.
  created $adff cell `$procdff$12072' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1933'.
  created $adff cell `$procdff$12073' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1933'.
  created $adff cell `$procdff$12074' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_data_ack_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1933'.
  created $adff cell `$procdff$12075' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\genblk1.u_gtex4_async_data.in_data_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$2755'.
  created $adff cell `$procdff$12076' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\genblk1.u_gtex4_async_data.in_consumed_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$2755'.
  created $adff cell `$procdff$12077' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\in_fifo_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2716'.
  created $adff cell `$procdff$12078' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\in_last_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2716'.
  created $adff cell `$procdff$12079' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\delay_in_cnt_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2716'.
  created $adff cell `$procdff$12080' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\genblk1.u_gtex4_async_data.app_clk_sq' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2716'.
  created $adff cell `$procdff$12081' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\genblk1.u_gtex4_async_data.in_ready_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2716'.
  created $adff cell `$procdff$12082' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$2676' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2716'.
  created $adff cell `$procdff$12083' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$2677' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2716'.
  created $adff cell `$procdff$12084' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$lookahead\in_fifo_q$2715' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2716'.
  created $adff cell `$procdff$12085' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\in_first_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2699'.
  created $adff cell `$procdff$12086' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\in_first_qq' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2699'.
  created $adff cell `$procdff$12087' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\in_req_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2681'.
  created $adff cell `$procdff$12088' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\in_state_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2681'.
  created $adff cell `$procdff$12089' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\in_valid_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2681'.
  created $adff cell `$procdff$12090' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\genblk1.u_gtex4_async_data.out_consumed_q' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:207$2669'.
  created $adff cell `$procdff$12091' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_first_q' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2653'.
  created $adff cell `$procdff$12092' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_full_q' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2653'.
  created $adff cell `$procdff$12093' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\delay_out_cnt_q' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2653'.
  created $adff cell `$procdff$12094' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\genblk1.u_gtex4_async_data.app_clk_sq' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2653'.
  created $adff cell `$procdff$12095' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\genblk1.u_gtex4_async_data.out_valid_q' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2653'.
  created $adff cell `$procdff$12096' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_state_q' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2619'.
  created $adff cell `$procdff$12097' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_fifo_q' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2619'.
  created $adff cell `$procdff$12098' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_last_q' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2619'.
  created $adff cell `$procdff$12099' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_last_qq' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2619'.
  created $adff cell `$procdff$12100' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_nak_q' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2619'.
  created $adff cell `$procdff$12101' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\addr_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2407'.
  created $adff cell `$procdff$12102' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\state_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2407'.
  created $adff cell `$procdff$12103' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\byte_cnt_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2407'.
  created $adff cell `$procdff$12104' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\max_length_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2407'.
  created $adff cell `$procdff$12105' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_dir_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2407'.
  created $adff cell `$procdff$12106' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\class_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2407'.
  created $adff cell `$procdff$12107' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\rec_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2407'.
  created $adff cell `$procdff$12108' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\req_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2407'.
  created $adff cell `$procdff$12109' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\dev_state_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2407'.
  created $adff cell `$procdff$12110' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\addr_qq' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2407'.
  created $adff cell `$procdff$12111' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_endp_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2407'.
  created $adff cell `$procdff$12112' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\dev_state_qq' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:287$2398'.
  created $adff cell `$procdff$12113' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_req_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:287$2398'.
  created $adff cell `$procdff$12114' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\usb_reset_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:287$2398'.
  created $adff cell `$procdff$12115' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\u_async_app_rstn.app_rstn_sq' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2388'.
  created $adff cell `$procdff$12116' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1500'.
  created $adff cell `$procdff$12117' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1500'.
  created $adff cell `$procdff$12118' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1500'.
  created $adff cell `$procdff$12119' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1500'.
  created $adff cell `$procdff$12120' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1500'.
  created $adff cell `$procdff$12121' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1500'.
  created $adff cell `$procdff$12122' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1500'.
  created $adff cell `$procdff$12123' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_pu_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1500'.
  created $adff cell `$procdff$12124' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_en_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1500'.
  created $adff cell `$procdff$12125' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1471'.
  created $adff cell `$procdff$12126' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1459'.
  created $adff cell `$procdff$12127' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dn_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1459'.
  created $adff cell `$procdff$12128' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1441'.
  created $adff cell `$procdff$12129' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1441'.
  created $adff cell `$procdff$12130' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1441'.
  created $adff cell `$procdff$12131' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1441'.
  created $adff cell `$procdff$12132' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1441'.
  created $adff cell `$procdff$12133' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_valid_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1441'.
  created $adff cell `$procdff$12134' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1431'.
  created $adff cell `$procdff$12135' with positive edge clock and negative level reset.

13.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

13.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1282'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1279'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1279'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1278'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1272'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1272'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1271'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1268'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1268'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1267'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1261'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1261'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1260'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1258'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1257'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1255'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1255'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1254'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1252'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1251'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1249'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1249'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1248'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1247'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1247'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1246'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1245'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1244'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1241'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1241'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1240'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1234'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1234'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1233'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1230'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1230'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1229'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1223'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1223'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1222'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1220'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1219'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1217'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1217'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1216'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1214'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1213'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1211'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1211'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1210'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1209'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1209'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1208'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1207'.
Removing empty process `soc.$proc$../hdl/soc/soc.v:50$1038'.
Found and cleaned up 2 empty switches in `\soc.$proc$../hdl/soc/soc.v:72$1029'.
Removing empty process `soc.$proc$../hdl/soc/soc.v:72$1029'.
Removing empty process `soc.$proc$../hdl/soc/soc.v:56$1028'.
Found and cleaned up 8 empty switches in `\app.$proc$../hdl/soc/app.v:87$1010'.
Removing empty process `app.$proc$../hdl/soc/app.v:87$1010'.
Removing empty process `app.$proc$../hdl/soc/app.v:67$1008'.
Removing empty process `app.$proc$../hdl/soc/app.v:41$1002'.
Found and cleaned up 1 empty switch in `\fifo_if.$proc$../../common/hdl/fifo_if.v:104$999'.
Removing empty process `fifo_if.$proc$../../common/hdl/fifo_if.v:104$999'.
Found and cleaned up 3 empty switches in `\fifo_if.$proc$../../common/hdl/fifo_if.v:79$984'.
Removing empty process `fifo_if.$proc$../../common/hdl/fifo_if.v:79$984'.
Found and cleaned up 3 empty switches in `\fifo_if.$proc$../../common/hdl/fifo_if.v:50$975'.
Removing empty process `fifo_if.$proc$../../common/hdl/fifo_if.v:50$975'.
Removing empty process `prescaler.$proc$../../common/hdl/prescaler.v:14$972'.
Removing empty process `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$2384'.
Found and cleaned up 76 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$1949'.
Found and cleaned up 1 empty switch in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1947'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$1947'.
Found and cleaned up 3 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1933'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$1933'.
Found and cleaned up 1 empty switch in `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$2755'.
Removing empty process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$2755'.
Found and cleaned up 6 empty switches in `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2716'.
Removing empty process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2716'.
Found and cleaned up 5 empty switches in `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2699'.
Removing empty process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2699'.
Found and cleaned up 6 empty switches in `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2681'.
Removing empty process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2681'.
Removing empty process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:207$2669'.
Found and cleaned up 6 empty switches in `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2653'.
Removing empty process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2653'.
Found and cleaned up 5 empty switches in `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2621'.
Removing empty process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2621'.
Found and cleaned up 1 empty switch in `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2619'.
Removing empty process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2619'.
Found and cleaned up 90 empty switches in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2409'.
Removing empty process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2409'.
Found and cleaned up 1 empty switch in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2407'.
Removing empty process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2407'.
Found and cleaned up 2 empty switches in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:287$2398'.
Removing empty process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:287$2398'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2388'.
Found and cleaned up 15 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1516'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1516'.
Found and cleaned up 11 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1500'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1500'.
Found and cleaned up 2 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1471'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1471'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1461'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1461'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1459'.
Found and cleaned up 9 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1443'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1443'.
Found and cleaned up 1 empty switch in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1441'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1441'.
Found and cleaned up 2 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1431'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1431'.
Cleaned up 281 empty switches.

13.3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~1 debug messages>
Optimizing module app.
<suppressed ~2 debug messages>
Optimizing module fifo_if.
<suppressed ~10 debug messages>
Optimizing module prescaler.
Optimizing module $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.
<suppressed ~7 debug messages>
Optimizing module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
<suppressed ~150 debug messages>
Optimizing module $paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.
<suppressed ~35 debug messages>
Optimizing module $paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.
<suppressed ~28 debug messages>
Optimizing module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
<suppressed ~124 debug messages>
Optimizing module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Optimizing module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~24 debug messages>
Optimizing module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~23 debug messages>

13.4. Executing FLATTEN pass (flatten design).
Deleting now unused module app.
Deleting now unused module fifo_if.
Deleting now unused module prescaler.
Deleting now unused module $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.
Deleting now unused module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Deleting now unused module $paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.
Deleting now unused module $paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.
Deleting now unused module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
Deleting now unused module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Deleting now unused module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~11 debug messages>

13.5. Executing TRIBUF pass.

13.6. Executing DEMINOUT pass (demote inout ports to input or output).

13.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~32 debug messages>

13.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 471 unused cells and 3261 unused wires.
<suppressed ~489 debug messages>

13.9. Executing CHECK pass (checking for obvious problems).
Checking module soc...
Found and reported 0 problems.

13.10. Executing OPT pass (performing simple optimizations).

13.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~2424 debug messages>
Removed a total of 808 cells.

13.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7135: \u_usb_cdc.u_bulk_endp.u_in_fifo.in_state_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7138: \u_usb_cdc.u_bulk_endp.u_in_fifo.in_state_q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_app.\u_fifo_if.$procmux$2972: \u_app.u_fifo_if.in_valid_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_app.\u_fifo_if.$procmux$2969: \u_app.u_fifo_if.in_valid_q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11583: \u_usb_cdc.u_sie.u_phy_rx.cnt_q -> { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7377.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7379.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7381.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7384.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7387.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7397.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7399.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7401.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7403.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7406.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7409.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7420.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7422.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7424.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7426.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7429.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7432.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7441.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7443.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7445.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7448.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7451.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7461.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7463.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7465.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7468.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7471.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7480.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7482.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7484.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7487.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7490.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7499.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7501.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7503.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7506.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7509.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7516.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7518.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7521.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7524.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7531.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7533.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7536.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7539.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7546.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7548.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7551.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7554.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7561.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7563.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7566.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7569.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7576.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7578.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7581.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7584.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7590.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7593.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7596.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7602.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7605.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7608.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7614.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7617.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7620.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7626.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7629.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7632.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7638.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7641.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7644.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7650.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7662.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7665.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7668.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7676.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7679.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7681.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7684.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7687.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7695.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7697.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7700.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7703.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7717.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7719.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7722.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7725.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7727.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7729.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7732.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7735.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7749.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7751.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7754.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7757.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7759.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7761.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7764.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7767.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7780.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7783.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7786.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7788.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7790.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7793.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7796.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7809.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7812.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7815.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7817.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7819.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7822.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7825.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7838.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7841.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7843.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7845.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7848.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7851.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7864.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7867.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7869.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7871.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7874.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7877.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7886.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7889.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7891.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7893.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7896.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7899.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7909.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7911.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7914.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7916.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7918.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7921.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7924.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7933.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7936.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7938.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7940.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7943.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7946.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7955.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7957.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7959.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7962.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7965.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7974.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7976.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7978.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7981.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7984.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7993.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7995.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7997.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8000.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8003.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8012.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8014.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8016.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6980.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8019.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8022.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8030.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8032.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6982.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8035.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8038.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8046.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8048.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$6985.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8051.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8054.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8062.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8064.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8067.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8070.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8078.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8080.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7015.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8083.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8086.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8093.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7018.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8096.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8099.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8106.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8109.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8112.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8119.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7042.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8122.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8125.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8132.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8135.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8138.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8148.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8151.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8153.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8156.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8158.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8161.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8164.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8174.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8176.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8179.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8181.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8184.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8187.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8196.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8199.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8201.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8204.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8207.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8216.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8218.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8221.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8224.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8235.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8237.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8239.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8241.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8244.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8247.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8259.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8261.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8263.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8265.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8268.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8271.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8284.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8286.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8288.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8290.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8293.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8296.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8310.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8312.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8314.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8316.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8319.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8322.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8337.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8339.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8341.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8343.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8346.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8349.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8365.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8367.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8369.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8371.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8374.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8377.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8394.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8396.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8398.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8400.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8403.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8406.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8421.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8423.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8425.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8428.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8431.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7342.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8445.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8447.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8449.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8452.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8455.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8467.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8469.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8471.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8473.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8476.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8479.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8492.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8494.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8496.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8498.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8501.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8504.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8518.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8520.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8522.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8524.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8527.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8530.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8545.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8547.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8549.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8551.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8554.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8557.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8573.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7344.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8575.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8577.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8579.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8582.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8585.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8602.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8604.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8606.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8608.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8611.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8614.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8632.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8634.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8636.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8638.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8641.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8644.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8660.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8662.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8664.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8667.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8670.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8685.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8687.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8689.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8692.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8695.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8708.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8710.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8712.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8714.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8717.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8720.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8734.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8736.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8738.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8740.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8743.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8746.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8761.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8763.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7181.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8765.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8767.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7184.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8770.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8773.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8789.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7187.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8791.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8793.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8795.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7193.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8798.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8801.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8818.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7347.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7196.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8820.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7202.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8822.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8824.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7205.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8827.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8830.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8848.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8850.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7229.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8852.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8854.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7232.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8857.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8860.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8879.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8881.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7238.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8883.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8885.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7241.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8888.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8891.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7247.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7250.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7350.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7256.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7259.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7265.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8909.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8911.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8913.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7271.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8916.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8919.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8933.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8935.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7277.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8937.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8939.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8942.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8945.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8960.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7295.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8962.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8966.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7301.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8969.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8972.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8988.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8990.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8992.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8994.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8997.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9000.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9017.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9019.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9021.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9023.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9026.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9029.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9047.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9049.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9051.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9053.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9056.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9059.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9078.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9080.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9082.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9084.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9087.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9090.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9110.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9112.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9114.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9116.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9119.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9122.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7357.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7359.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9141.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9143.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9145.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9148.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9151.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9166.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9168.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9170.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9172.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9175.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9178.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9194.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9196.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9198.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9200.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9203.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9206.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9223.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9225.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2862.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9227.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9229.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9232.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9235.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9253.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9255.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2875.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9257.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9259.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9262.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9265.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9285.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9287.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9289.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9291.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9293.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9296.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9299.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9318.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9320.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9322.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9324.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9327.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9330.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9350.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9352.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9354.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9356.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9359.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9362.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9383.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9385.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9387.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9389.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2889.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9392.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9395.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9415.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9417.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9419.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9422.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9425.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9442.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9444.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9446.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9448.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9450.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9453.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9456.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9473.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9475.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9477.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9479.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9481.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9484.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9487.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9503.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9505.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9507.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9509.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9512.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9515.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9531.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9533.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9535.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9537.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9540.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9543.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9560.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9562.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9564.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9566.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9569.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9572.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9589.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9591.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9593.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9595.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9598.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9601.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9619.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9621.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9623.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9625.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9628.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9631.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9650.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9652.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9654.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9656.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9659.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9662.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9682.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9684.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9686.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9688.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9691.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9694.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9715.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9717.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9719.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9721.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9724.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9727.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9749.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9751.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9753.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9755.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9758.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9761.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7362.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9782.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9784.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9786.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9789.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9792.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9807.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9809.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9811.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9814.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9817.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9833.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9835.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9837.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9840.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9843.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9861.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9863.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9865.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9867.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9869.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9872.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9875.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9894.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9896.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9898.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9900.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9902.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9904.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9907.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9910.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9930.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9932.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9934.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9936.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9938.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9940.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9943.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9946.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9967.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9969.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9971.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9973.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9975.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9977.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9980.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9983.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10005.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10007.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10009.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10011.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10013.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7365.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10015.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10018.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10021.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10044.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10046.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10048.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10050.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10052.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10054.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10057.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7375.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10060.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3069.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10084.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3081.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10086.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10088.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10090.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10092.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10094.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3166.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3169.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3177.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10097.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3180.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10100.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3194.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3204.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3207.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3209.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3212.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3222.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3225.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3227.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10125.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3230.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3240.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3243.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3245.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3248.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3258.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3260.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10127.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3263.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3273.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3275.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10129.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3278.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3288.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3290.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10131.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3293.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3303.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3305.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3308.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3317.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10133.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3320.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3329.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10135.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3332.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3341.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3344.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3353.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10138.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3356.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10141.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3369.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2815.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3480.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3482.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3485.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3487.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3490.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3503.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3505.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3508.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3510.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10165.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3513.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3571.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3574.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3576.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10167.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3579.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3631.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3634.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3636.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10169.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3639.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3651.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3654.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3656.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3659.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10171.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3731.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3734.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3736.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10173.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3739.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3785.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3787.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3790.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3802.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3804.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10176.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3807.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3819.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3821.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10179.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3824.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3870.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3872.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3875.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3887.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3889.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10196.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3892.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10198.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10200.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10202.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10205.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10208.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4039.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10224.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4042.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4165.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4168.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4179.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10226.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4182.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4193.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10228.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4196.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4207.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4210.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4221.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10231.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4224.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10234.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10251.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10253.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10255.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4347.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10258.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4350.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4360.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4363.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4365.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10261.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4368.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4385.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4387.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4390.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4392.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4394.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4396.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4399.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4416.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4418.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4421.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4423.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4425.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4427.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4430.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4446.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4449.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4451.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4453.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4455.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4458.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4474.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4477.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4479.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4481.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4483.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4486.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4502.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4505.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4507.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4509.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4511.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4514.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4530.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4533.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4535.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4537.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4539.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4542.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4558.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4560.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4562.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4564.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4567.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4583.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4585.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4587.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4589.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4592.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4608.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4610.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4612.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4614.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4617.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4633.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4635.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4637.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4639.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10277.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4642.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4679.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4681.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4683.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10279.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4686.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4701.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4703.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4705.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4708.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4723.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4725.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4727.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10282.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4730.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4745.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4747.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4749.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10285.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4752.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4767.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4769.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4771.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4774.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4789.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4791.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4793.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4796.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4810.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4812.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10301.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4815.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4829.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4831.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10303.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4834.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4848.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4850.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4853.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4886.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4888.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10306.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4891.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4905.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4907.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10309.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4910.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4924.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4926.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4929.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10325.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10327.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10330.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10333.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10349.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10351.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5151.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10354.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5154.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5167.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10357.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5170.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5183.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5186.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5215.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5218.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5231.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10369.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5234.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5247.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10371.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5250.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5347.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5349.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5352.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5354.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5356.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5358.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5361.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10374.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10377.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5434.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5468.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5471.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5485.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5488.
    dead port 1/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5505.
    dead port 2/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5505.
    dead port 3/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$5505.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5509.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5511.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10391.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5514.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5532.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5534.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10393.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5536.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5538.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5541.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5559.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5561.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10396.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5563.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5565.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10399.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5568.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5586.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5588.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5590.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5592.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5595.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5714.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5716.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5718.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10409.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5721.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5738.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10411.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5740.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5742.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5745.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5762.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10414.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5764.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5766.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10417.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5769.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5786.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5788.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5790.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5793.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5812.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5814.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10431.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5816.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5818.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10433.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5821.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5839.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5841.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5843.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10436.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5846.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5865.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10439.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5867.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5869.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5872.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10447.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10450.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5890.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5892.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10453.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5895.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5953.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5955.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10461.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5958.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5974.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5976.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10464.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5979.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10467.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5995.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5997.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6000.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6051.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10475.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6054.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6069.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6072.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6087.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10478.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6090.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6105.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10481.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6108.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6123.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6126.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6142.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6145.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6162.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6165.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10489.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10492.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10495.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10503.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10506.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10509.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6181.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6229.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10517.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6558.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10520.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10523.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6567.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10531.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6577.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10534.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10537.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10545.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6587.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10548.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6602.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10551.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10559.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6615.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6626.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10562.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6637.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10565.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6646.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6658.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10573.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6661.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6669.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6672.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10576.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10579.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10585.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6684.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10588.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6710.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6723.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10594.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10597.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6734.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6750.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6752.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6755.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10604.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10607.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10613.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10616.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10623.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10626.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10634.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10637.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2823.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10643.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10646.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10652.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10655.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10953.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10960.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10969.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10972.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10975.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10978.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10980.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10989.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10992.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10995.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10998.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11000.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10663.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11009.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11012.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11015.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11018.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11020.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10666.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11029.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11032.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11035.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11037.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11046.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11049.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11052.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11054.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11063.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11066.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11069.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11072.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11074.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10674.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11083.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11086.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11089.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11092.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11094.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10677.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11103.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11106.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11109.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11111.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11120.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11123.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11126.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11128.
    dead port 1/2 on $mux $flatten\u_app.$procmux$2834.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11137.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11140.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11143.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11146.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11148.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10685.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11157.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11160.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11163.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11165.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10688.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11174.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11177.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11179.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11188.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11191.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11193.
    dead port 1/2 on $mux $flatten\u_app.$procmux$2837.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11202.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11205.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11207.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10696.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11216.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11219.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11221.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10699.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11231.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11233.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11236.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11238.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11248.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11250.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11253.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11255.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2839.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11265.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11267.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11270.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11272.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10707.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11281.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11284.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11286.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10710.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11295.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11298.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11300.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11309.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11312.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11314.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11323.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11325.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10718.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11334.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11336.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10721.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11345.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11347.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11356.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11358.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11366.
    dead port 1/2 on $mux $flatten\u_app.$procmux$2850.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11374.
    dead port 2/2 on $mux $flatten\u_app.$procmux$2852.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11382.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10729.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11390.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10732.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11400.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11403.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11405.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11415.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11418.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11420.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11430.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11433.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11435.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11445.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11447.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11457.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11459.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11469.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11471.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11481.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11483.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11492.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11501.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10741.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11510.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10744.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11519.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11529.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10752.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10755.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10761.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10767.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10773.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10779.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10785.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10791.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11626.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11629.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11635.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10797.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10803.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10809.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10815.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11643.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10821.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11646.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11651.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11654.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11659.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10827.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11662.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11669.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11671.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11674.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11681.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11683.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11686.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11693.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11695.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10833.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11698.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11705.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11707.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11710.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11716.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10839.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11719.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11725.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11728.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11734.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10845.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11737.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11743.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11746.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11754.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11756.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11759.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11767.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11769.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10851.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11772.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11779.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11781.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11784.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11792.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11794.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10857.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11797.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11805.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11807.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11810.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11818.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11820.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10863.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11823.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11830.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11833.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11840.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11843.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11850.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11853.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11863.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11870.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11873.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11880.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11883.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11891.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11894.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11902.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11905.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11913.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11916.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11924.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11927.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11935.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11943.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11951.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11959.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11967.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7339.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11975.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11981.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11987.
Removed 1314 multiplexer ports.
<suppressed ~172 debug messages>

13.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2904: $auto$opt_reduce.cc:134:opt_mux$12139
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$5430: $auto$opt_reduce.cc:134:opt_mux$12141
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2916: $auto$opt_reduce.cc:134:opt_mux$12143
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2921: { $flatten\u_app.$procmux$2902_CMP $flatten\u_app.$procmux$2899_CMP $auto$opt_reduce.cc:134:opt_mux$12145 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6554: $auto$opt_reduce.cc:134:opt_mux$12147
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6570: $auto$opt_reduce.cc:134:opt_mux$12149
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6677: { $flatten\u_usb_cdc.\u_sie.$procmux$3366_CMP $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$1938_Y $auto$opt_reduce.cc:134:opt_mux$12151 $flatten\u_usb_cdc.\u_sie.$procmux$3090_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2933: $auto$opt_reduce.cc:134:opt_mux$12153
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11539: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10981_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1486_Y $auto$opt_reduce.cc:134:opt_mux$12155 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$3364: $auto$opt_reduce.cc:134:opt_mux$12157
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11929: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11757_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11672_CMP $auto$opt_reduce.cc:134:opt_mux$12159 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11969: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11757_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11672_CMP $auto$opt_reduce.cc:134:opt_mux$12161 }
  Optimizing cells in module \soc.
Performed a total of 12 changes.

13.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~144 debug messages>
Removed a total of 48 cells.

13.10.6. Executing OPT_DFF pass (perform DFF optimizations).

13.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 2157 unused wires.
<suppressed ~1 debug messages>

13.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.10.9. Rerunning OPT passes. (Maybe there is more to do..)

13.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~179 debug messages>

13.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8414: $auto$opt_reduce.cc:134:opt_mux$12163
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8653: { $auto$opt_reduce.cc:134:opt_mux$12167 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8285_CMP $auto$opt_reduce.cc:134:opt_mux$12165 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8901: $auto$opt_reduce.cc:134:opt_mux$12169
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9133: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7376_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8311_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8285_CMP $auto$opt_reduce.cc:134:opt_mux$12171 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9407: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9288_CMP $auto$opt_reduce.cc:134:opt_mux$12173 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9774: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7376_CMP $auto$opt_reduce.cc:134:opt_mux$12175 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7421_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7439_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$5886: { $flatten\u_usb_cdc.\u_sie.$procmux$5508_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5507_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11953: { $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2358_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11672_CMP $auto$opt_reduce.cc:134:opt_mux$12177 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11969: { $auto$opt_reduce.cc:134:opt_mux$12179 $auto$opt_reduce.cc:134:opt_mux$12159 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$12168: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8311_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8285_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7720_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7439_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7421_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7376_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:681$2588_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:680$2584_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$12170: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7720_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7439_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7421_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:681$2588_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:680$2584_Y }
  Optimizing cells in module \soc.
Performed a total of 11 changes.

13.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

13.10.13. Executing OPT_DFF pass (perform DFF optimizations).

13.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

13.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.10.16. Rerunning OPT passes. (Maybe there is more to do..)

13.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~179 debug messages>

13.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

13.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.10.20. Executing OPT_DFF pass (perform DFF optimizations).

13.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.10.23. Finished OPT passes. (There is nothing left to do.)

13.11. Executing FSM pass (extract and optimize FSM).

13.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking soc.u_app.status_q as FSM state register:
    Circuit seems to be self-resetting.
Found FSM state register soc.u_app.u_fifo_if.addr_q.
Found FSM state register soc.u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q.
Not marking soc.u_usb_cdc.u_ctrl_endp.dev_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register soc.u_usb_cdc.u_ctrl_endp.req_q.
Found FSM state register soc.u_usb_cdc.u_ctrl_endp.state_q.
Found FSM state register soc.u_usb_cdc.u_sie.phy_state_q.
Found FSM state register soc.u_usb_cdc.u_sie.u_phy_rx.rx_state_q.
Found FSM state register soc.u_usb_cdc.u_sie.u_phy_tx.tx_state_q.

13.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_app.u_fifo_if.addr_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_app.\u_fifo_if.$procdff$12052
  root of input selection tree: $flatten\u_app.\u_fifo_if.$0\addr_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: $flatten\u_app.\u_fifo_if.$logic_and$../../common/hdl/fifo_if.v:88$988_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$12145
  found ctrl input: $flatten\u_app.$procmux$2899_CMP
  found ctrl input: $flatten\u_app.$procmux$2902_CMP
  found state code: 2'01
  found state code: 2'11
  found state code: 2'10
  found ctrl output: $flatten\u_app.\u_fifo_if.$procmux$2946_CMP
  found ctrl output: $flatten\u_app.\u_fifo_if.$procmux$2947_CMP
  found ctrl output: $flatten\u_app.\u_fifo_if.$procmux$2948_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_mux$12145 $flatten\u_app.$procmux$2899_CMP $flatten\u_app.$procmux$2902_CMP $flatten\u_app.\u_fifo_if.$logic_and$../../common/hdl/fifo_if.v:88$988_Y }
  ctrl outputs: { $flatten\u_app.\u_fifo_if.$procmux$2948_CMP $flatten\u_app.\u_fifo_if.$procmux$2947_CMP $flatten\u_app.\u_fifo_if.$procmux$2946_CMP $flatten\u_app.\u_fifo_if.$0\addr_q[1:0] }
  transition:       2'00 4'---0 ->       2'00 5'00000
  transition:       2'00 4'0001 ->       2'00 5'00000
  transition:       2'00 4'--11 ->       2'10 5'00010
  transition:       2'00 4'-1-1 ->       2'11 5'00011
  transition:       2'00 4'1--1 ->       2'01 5'00001
  transition:       2'10 4'---0 ->       2'10 5'01010
  transition:       2'10 4'0001 ->       2'00 5'01000
  transition:       2'10 4'--11 ->       2'10 5'01010
  transition:       2'10 4'-1-1 ->       2'11 5'01011
  transition:       2'10 4'1--1 ->       2'01 5'01001
  transition:       2'01 4'---0 ->       2'01 5'10001
  transition:       2'01 4'0001 ->       2'00 5'10000
  transition:       2'01 4'--11 ->       2'10 5'10010
  transition:       2'01 4'-1-1 ->       2'11 5'10011
  transition:       2'01 4'1--1 ->       2'01 5'10001
  transition:       2'11 4'---0 ->       2'11 5'00111
  transition:       2'11 4'0001 ->       2'00 5'00100
  transition:       2'11 4'--11 ->       2'10 5'00110
  transition:       2'11 4'-1-1 ->       2'11 5'00111
  transition:       2'11 4'1--1 ->       2'01 5'00101
Extracting FSM `\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$12097
  root of input selection tree: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_in_fifo.out_ready_i
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2633_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2632_Y
  ctrl inputs: { \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2633_Y \u_usb_cdc.u_bulk_endp.u_in_fifo.out_ready_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2632_Y }
  transition:       2'00 4'---0 ->       2'00 3'000
  transition:       2'00 4'00-1 ->       2'00 3'000
  transition:       2'00 4'0101 ->       2'01 3'010
  transition:       2'00 4'0111 ->       2'10 3'100
  transition:       2'00 4'1--1 ->       2'00 3'000
  transition:       2'10 4'---0 ->       2'10 3'101
  transition:       2'10 4'00-1 ->       2'00 3'001
  transition:       2'10 4'0101 ->       2'01 3'011
  transition:       2'10 4'0111 ->       2'10 3'101
  transition:       2'10 4'1--1 ->       2'00 3'001
  transition:       2'01 4'---0 ->       2'01 3'010
  transition:       2'01 4'00-1 ->       2'00 3'000
  transition:       2'01 4'0101 ->       2'01 3'010
  transition:       2'01 4'0111 ->       2'10 3'100
  transition:       2'01 4'1--1 ->       2'00 3'000
Extracting FSM `\u_usb_cdc.u_ctrl_endp.req_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12109
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10016_CMP
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10269_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10270_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10271_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10272_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10273_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10274_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10012_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10252_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$12163
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:436$2465_Y
  found state code: 4'1011
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$12165
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8285_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$12167
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:604$2556_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:592$2551_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$12169
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$12171
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8311_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7376_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:530$2529_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:526$2507_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:511$2499_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9288_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:460$2474_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:482$2480_Y
  found state code: 4'0101
  found state code: 4'0100
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7439_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7421_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$12175
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:458$2473_Y
  found ctrl input: \u_usb_cdc.u_sie.data_q [15]
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:432$2462_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:385$2421_Y
  found ctrl input: \u_usb_cdc.u_ctrl_endp.class_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10158_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10159_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10006_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10045_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10085_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:413$2449_Y
  found state code: 4'1001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:409$2444_Y
  found state code: 4'1000
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:405$2441_Y
  found state code: 4'0111
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:401$2438_Y
  found state code: 4'0110
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:393$2428_Y
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:393$2430_Y
  found state code: 4'0010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:389$2425_Y
  found state code: 4'0001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:420$2458_Y
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:378$2420_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:385$2421_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:660$2577_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:680$2584_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:681$2588_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7376_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7421_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7439_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7720_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8285_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8311_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9288_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_mux$12163 \u_usb_cdc.setup \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_sie.data_q [15] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10274_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10273_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10272_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10271_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10270_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10269_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10252_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10159_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10158_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10085_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10045_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10016_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10012_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10006_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:604$2556_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:592$2551_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:530$2529_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:526$2507_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:511$2499_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:482$2480_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:460$2474_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:458$2473_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:436$2465_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:432$2462_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:420$2458_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:413$2449_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:409$2444_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:405$2441_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:401$2438_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:393$2430_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:393$2428_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:389$2425_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:378$2420_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.class_q \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i $auto$opt_reduce.cc:134:opt_mux$12165 $auto$opt_reduce.cc:134:opt_mux$12167 $auto$opt_reduce.cc:134:opt_mux$12169 $auto$opt_reduce.cc:134:opt_mux$12171 $auto$opt_reduce.cc:134:opt_mux$12175 }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9288_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8311_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8285_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7720_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7439_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7421_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7376_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:681$2588_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:680$2584_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:660$2577_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:385$2421_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] }
  transition:     4'0000 45'-------------------------------------0------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00------------0---------------------1------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00------------1---------------------1-0----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00-0000000----10--------------------1-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00-------1----1--------------------01-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00-------1----1--------------------11-1----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00--------0000110------00-----------101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00------------11-------1----------0-101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00------------11-------1----------1-101----- ->     4'0001 15'000000000010001
  transition:     4'0000 45'-00----------1-11----------------0---101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00----------1-11----------------1---101----- ->     4'0010 15'000000000010010
  transition:     4'0000 45'-00-----------111-----------------0--101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00-----------111-----------------1--101----- ->     4'0011 15'000000000010011
  transition:     4'0000 45'-00------------111--------------0----101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00------------111--------------1----101----- ->     4'0110 15'000000000010110
  transition:     4'0000 45'-00------------11--------1-----0-----101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00------------11--------1-----1-----101----- ->     4'0111 15'000000000010111
  transition:     4'0000 45'-00--------1---11-------------0------101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00--------1---11-------------1------101----- ->     4'1000 15'000000000011000
  transition:     4'0000 45'-00---------1--11------------0-------101----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00---------1--11------------1-------101----- ->     4'1001 15'000000000011001
  transition:     4'0000 45'-00------------11-----------0--------111----- ->     4'1011 15'000000000011011
  transition:     4'0000 45'-00------------11-----------1--------111----- ->     4'1010 15'000000000011010
  transition:     4'0000 45'-00-1----------1---------------------1-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00--1---------1---------------------1-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00---1--------1---------------------1-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00----1-------1---------------------1-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00-----1------1---------------------1-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-00------1-----1---------------------1-1----- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-10----------------------------------1------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'--1----------------------------------1------- ->     4'0000 15'000000000010000
  transition:     4'1000 45'-------------------------------------0------- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-00------------0---------------------1------- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-00------------1---------------------1-0----- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-00-0000000----10--------------------1-1----- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-00-------1----1--------------------01-1----- ->     4'0000 15'000001000000000
  transition:     4'1000 45'-00-------1----1--------------------11-1----- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-00------------11--------------------1-1----- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-0001----------1---------------------1-1----- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-0011----------1---------------------1-1----- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-00--1---------1----------0----------1-1----- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-00--1---------1----------1----------1-1----- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-00---1--------1----------0----------1-1----- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-00---1--------1----------1----------1-1----- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-00----1-------1----------0----------1-1----- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-00----1-------1----------1----------1-1----- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-00-----1------1----------0----------1-1-0--- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-00-----1------1----------1----------1-1-0--- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-00------1-----1----------0----------1-1----- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-00------1-----1----------1----------1-1----- ->     4'1011 15'000001000001011
  transition:     4'1000 45'-10----------------------------------1------- ->     4'1000 15'000001000001000
  transition:     4'1000 45'--1----------------------------------1------- ->     4'1000 15'000001000001000
  transition:     4'0100 45'-------------------------------------0------- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-00------------0---------------------1------- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-00------------1---------------------1-0----- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-00-0000000----10--------------------1-1----- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-00-------1----1--------------------01-1----- ->     4'0000 15'000000001000000
  transition:     4'0100 45'-00-------1----1--------------------11-1----- ->     4'1011 15'000000001001011
  transition:     4'0100 45'-00------------11--------------------1-1----- ->     4'1011 15'000000001001011
  transition:     4'0100 45'-00-1----------1---------------------1-1----- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-00--1---------1---------------------1-1----- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-00---1--------1----------0----------1-1----- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-00---1--------1----------1----------1-1----- ->     4'1011 15'000000001001011
  transition:     4'0100 45'-00----1-------1----------0----------1-1----- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-00----1-------1----------1----------1-1----- ->     4'1011 15'000000001001011
  transition:     4'0100 45'-00-----1------1---------------------1-1----- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-00------1-----1---------------------1-1----- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-10----------------------------------1------- ->     4'0100 15'000000001000100
  transition:     4'0100 45'--1----------------------------------1------- ->     4'0100 15'000000001000100
  transition:     4'0010 45'-------------------------------------0------- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-00------------0---------------------1------- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-00------------1---------------------1-0----- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-00-0000000----10--------------------1-1----- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-00-------1----1--------------------01-1----- ->     4'0000 15'000100000000000
  transition:     4'0010 45'-00-------1----1--------------------11-1----- ->     4'1011 15'000100000001011
  transition:     4'0010 45'-00------------11--------------------1-1----- ->     4'1011 15'000100000001011
  transition:     4'0010 45'-00-1----------1----------0----------1-1----- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-00-1----------1----------1----------1-1----- ->     4'1011 15'000100000001011
  transition:     4'0010 45'-00--1---------1----------0----------1-1----- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-00--1---------1----------1----------1-1----- ->     4'1011 15'000100000001011
  transition:     4'0010 45'-00---1--------1----------0----------1-1----- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-00---1--------1----------1----------1-1----- ->     4'1011 15'000100000001011
  transition:     4'0010 45'-00----1-------1----------0----------1-1----- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-00----1-------1----------1----------1-1----- ->     4'1011 15'000100000001011
  transition:     4'0010 45'-00-----1------1---0-----------------1-1----- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-00-----1------1---1-----------------1-1----- ->     4'1011 15'000100000001011
  transition:     4'0010 45'-00------1-----1----------0----------1-1----- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-00------1-----1----------1----------1-1----- ->     4'1011 15'000100000001011
  transition:     4'0010 45'-10----------------------------------1------- ->     4'0010 15'000100000000010
  transition:     4'0010 45'--1----------------------------------1------- ->     4'0010 15'000100000000010
  transition:     4'1010 45'-------------------------------------0------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00------------0---------------------1------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00------------1---------------------1-0----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00-0000000----10--------------------1-1----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00-------1----1--------------------01-1----- ->     4'0000 15'000000000000000
  transition:     4'1010 45'-00-------1----1--------------------11-1----- ->     4'1011 15'000000000001011
  transition:     4'1010 45'-00------------11--------------------1-1----- ->     4'1011 15'000000000001011
  transition:     4'1010 45'-00-1----------1---------------------1-1----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00--1---------1---------------------1-1----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00---1--------1---------------------1-1----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00----1-------1---------------------1-1----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00-----1------1---------------------1-1----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-00------1-----1---------------------1-1----- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-10----------------------------------1------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'--1----------------------------------1------- ->     4'1010 15'000000000001010
  transition:     4'0110 45'-------------------------------------0------- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00------------0---------------------1------- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00------------1---------------------1-0----- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00-0000000----10--------------------1-1----- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00-------1----1--------------------01-1----- ->     4'0000 15'010000000000000
  transition:     4'0110 45'-00-------1----1--------------------11-1----- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-00------------11--------------------1-1----- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-00-1----------1----------0----------1-1----- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00-1----------1----------1----------1-1----- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-00--1---------1----------0----------1-1----- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00--1---------1----------1----------1-1----- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-00---1--------1-----0---------------1-1----- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-00---1--------1-----1---------------1-1----- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00----1-------1----------0----------1-1----- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00----1-------1----------1----------1-1----- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-00-----1------1---0-----------------1-1----- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00-----1------1---1-----------------1-1----- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-00------1-----1----------0----------1-1----- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-00------1-----1----------1----------1-1----- ->     4'1011 15'010000000001011
  transition:     4'0110 45'-10----------------------------------1------- ->     4'0110 15'010000000000110
  transition:     4'0110 45'--1----------------------------------1------- ->     4'0110 15'010000000000110
  transition:     4'0001 45'-------------------------------------0------- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-00------------0---------------------1------- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-00------------1---------------------1-0----- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-00-0000000----10--------------------1-1----- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-00-------1----1--------------------01-1----- ->     4'0000 15'000000100000000
  transition:     4'0001 45'-00-------1----1--------------------11-1----- ->     4'1011 15'000000100001011
  transition:     4'0001 45'-00------------11--------------------1-1----- ->     4'1011 15'000000100001011
  transition:     4'0001 45'-00-1----------1-----------0---------1-1----- ->     4'1011 15'000000100001011
  transition:     4'0001 45'-00-1----------1-----------1---------1-1----- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-00--1---------1----------0----------1-1----- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-00--1---------1----------1----------1-1----- ->     4'1011 15'000000100001011
  transition:     4'0001 45'-00---1--------1------0--------------1-1----- ->     4'1011 15'000000100001011
  transition:     4'0001 45'-00---1--------1------1--------------1-1----- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-00----1-------1----------0----------1-1----- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-00----1-------1----------1----------1-1----- ->     4'1011 15'000000100001011
  transition:     4'0001 45'-00-----1------1----------0----------1-1-0--- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-00-----1------1----------1----------1-1-0--- ->     4'1011 15'000000100001011
  transition:     4'0001 45'-00------1-----1----------0----------1-1----- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-00------1-----1----------1----------1-1----- ->     4'1011 15'000000100001011
  transition:     4'0001 45'-10----------------------------------1------- ->     4'0001 15'000000100000001
  transition:     4'0001 45'--1----------------------------------1------- ->     4'0001 15'000000100000001
  transition:     4'1001 45'-------------------------------------0------- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-00------------0---------------------1------- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-00------------1---------------------1-0----- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-00-0000000----10--------------------1-1----- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-00-------1----1--------------------01-1----- ->     4'0000 15'000010000000000
  transition:     4'1001 45'-00-------1----1--------------------11-1----- ->     4'1011 15'000010000001011
  transition:     4'1001 45'-00------------11--------------------1-1----- ->     4'1011 15'000010000001011
  transition:     4'1001 45'-00-1----------1--------00-----------1-1----- ->     4'1011 15'000010000001011
  transition:     4'1001 45'-00-1----------1--------1------------1-1----- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-00-1----------1---------1-----------1-1----- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-00--1---------1----------0----------1-1----- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-00--1---------1----------1----------1-1----- ->     4'1011 15'000010000001011
  transition:     4'1001 45'-00---1--------1----------0----------1-1----- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-00---1--------1----------1----------1-1----- ->     4'1011 15'000010000001011
  transition:     4'1001 45'-00----1-------1----------0----------1-1----- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-00----1-------1----------1----------1-1----- ->     4'1011 15'000010000001011
  transition:     4'1001 45'-00-----1------1----------0----------1-1-0--- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-00-----1------1----------1----------1-1-0--- ->     4'1011 15'000010000001011
  transition:     4'1001 45'-00------1-----1----------0----------1-1----- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-00------1-----1----------1----------1-1----- ->     4'1011 15'000010000001011
  transition:     4'1001 45'-10----------------------------------1------- ->     4'1001 15'000010000001001
  transition:     4'1001 45'--1----------------------------------1------- ->     4'1001 15'000010000001001
  transition:     4'0101 45'-------------------------------------0------- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-00------------0---------------------1------- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-00------------1---------------------1-0----- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-00-0000000----10--------------------1-1----- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-00-------1----1--------------------01-1----- ->     4'0000 15'000000010000000
  transition:     4'0101 45'-00-------1----1--------------------11-1----- ->     4'1011 15'000000010001011
  transition:     4'0101 45'-00------------11--------------------1-1----- ->     4'1011 15'000000010001011
  transition:     4'0101 45'-00-1----------1---------------------1-1----- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-00--1---------1---------------------1-1----- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-00---1--------1----------0----------1-1----- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-00---1--------1----------1----------1-1----- ->     4'1011 15'000000010001011
  transition:     4'0101 45'-00----1-------1----------0----------1-1----- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-00----1-------1----------1----------1-1----- ->     4'1011 15'000000010001011
  transition:     4'0101 45'-00-----1------1---------------------1-1----- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-00------1-----1---------------------1-1----- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-10----------------------------------1------- ->     4'0101 15'000000010000101
  transition:     4'0101 45'--1----------------------------------1------- ->     4'0101 15'000000010000101
  transition:     4'0011 45'-------------------------------------0------- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-00------------0---------------------1------- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-00------------1---------------------1-0----- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-00-0000000----10--------------------1-1----- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-00-------1----1--------------------01-1----- ->     4'0000 15'100000000000000
  transition:     4'0011 45'-00-------1----1--------------------11-1----- ->     4'1011 15'100000000001011
  transition:     4'0011 45'-00------------11--------------------1-1----- ->     4'1011 15'100000000001011
  transition:     4'0011 45'-00-1----------1----------0----------1-1----- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-00-1----------1----------1----------1-1----- ->     4'1011 15'100000000001011
  transition:     4'0011 45'-00--1---------1-------00------------1-1----- ->     4'1011 15'100000000001011
  transition:     4'0011 45'-00--1---------1-------10------------1-1----- ->     4'0101 15'100000000000101
  transition:     4'0011 45'-00--1---------1--------1------------1-1----- ->     4'0100 15'100000000000100
  transition:     4'0011 45'-00---1--------1---------------------1-1----- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-00----1-------1---------------------1-1----- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-00-----1------1---------------------1-1----- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-00------1-----1---------------------1-1----- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-10----------------------------------1------- ->     4'0011 15'100000000000011
  transition:     4'0011 45'--1----------------------------------1------- ->     4'0011 15'100000000000011
  transition:     4'1011 45'-------------------------------------0------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00------------0---------------------1------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00------------1---------------------1-0----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-0000000----10--------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-------1----1--------------------01-1----- ->     4'0000 15'000000000100000
  transition:     4'1011 45'-00-------1----1--------------------11-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00------------11--------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-1----------1---------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00--1---------1---------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00---1--------1---------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00----1-------1---------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00-----1------1---------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-00------1-----1---------------------1-1----- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-10----------------------------------1------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'--1----------------------------------1------- ->     4'1011 15'000000000101011
  transition:     4'0111 45'-------------------------------------0------- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00------------0---------------------1------- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00------------1---------------------1-0----- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00-0000000----10--------------------1-1----- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00-------1----1--------------------01-1----- ->     4'0000 15'001000000000000
  transition:     4'0111 45'-00-------1----1--------------------11-1----- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-00------------11--------------------1-1----- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-00-1----------1----------0----------1-1----- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00-1----------1----------1----------1-1----- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-00--1---------1----------0----------1-1----- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00--1---------1----------1----------1-1----- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-00---1--------1----0----------------1-1----- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-00---1--------1----1----------------1-1----- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00----1-------1----------0----------1-1----- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00----1-------1----------1----------1-1----- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-00-----1------1--0------------------1-1----- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00-----1------1--1------------------1-1----- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-00------1-----1----------0----------1-1----- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-00------1-----1----------1----------1-1----- ->     4'1011 15'001000000001011
  transition:     4'0111 45'-10----------------------------------1------- ->     4'0111 15'001000000000111
  transition:     4'0111 45'--1----------------------------------1------- ->     4'0111 15'001000000000111
Extracting FSM `\u_usb_cdc.u_ctrl_endp.state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12103
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10583_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10602_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10016_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10739_CTRL
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_dir_q
  found ctrl input: \u_usb_cdc.u_sie.in_data_ack_q
  found state code: 3'001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:763$2610_Y
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_req_q
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:679$2590_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2576_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:660$2577_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:665$2579_Y
  found state code: 3'011
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:362$2411_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:278$2393_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:362$2411_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10016_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10583_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10602_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10739_CMP [0]
  ctrl inputs: { \u_usb_cdc.setup \u_usb_cdc.u_sie.in_data_ack_q \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10739_CTRL $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:763$2610_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:679$2590_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:665$2579_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:660$2577_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2576_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.in_req_q \u_usb_cdc.u_ctrl_endp.in_dir_q \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10739_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10602_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10583_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10016_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:362$2411_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:278$2393_Y }
  transition:      3'000 13'---------0--- ->      3'000 9'100010000
  transition:      3'000 13'0-0------1--- ->      3'000 9'100010000
  transition:      3'000 13'1-0------1--- ->      3'010 9'100010100
  transition:      3'000 13'--1------1--- ->      3'000 9'100010000
  transition:      3'100 13'---------0--- ->      3'100 9'001011000
  transition:      3'100 13'000------1-0- ->      3'001 9'001010010
  transition:      3'100 13'010------1-0- ->      3'000 9'001010000
  transition:      3'100 13'0-0-0----1-10 ->      3'100 9'001011000
  transition:      3'100 13'0-0-0----1-11 ->      3'001 9'001010010
  transition:      3'100 13'0-0-1----1-1- ->      3'000 9'001010000
  transition:      3'100 13'1-0------1--- ->      3'010 9'001010100
  transition:      3'100 13'--1------1--- ->      3'000 9'001010000
  transition:      3'010 13'---------0--- ->      3'010 9'000110100
  transition:      3'010 13'0-0-----01--0 ->      3'001 9'000110010
  transition:      3'010 13'0-0---0011-00 ->      3'011 9'000110110
  transition:      3'010 13'0-0---1011-00 ->      3'100 9'000111000
  transition:      3'010 13'0-0----011-10 ->      3'011 9'000110110
  transition:      3'010 13'0-0----111--0 ->      3'001 9'000110010
  transition:      3'010 13'0-0------1--1 ->      3'010 9'000110100
  transition:      3'010 13'1-0------1--- ->      3'010 9'000110100
  transition:      3'010 13'--1------1--- ->      3'000 9'000110000
  transition:      3'001 13'---------0--- ->      3'001 9'000000011
  transition:      3'001 13'0-0------1--- ->      3'001 9'000000011
  transition:      3'001 13'1-0------1--- ->      3'010 9'000000101
  transition:      3'001 13'--1------1--- ->      3'001 9'000000011
  transition:      3'011 13'---------0--- ->      3'011 9'010010110
  transition:      3'011 13'0-0------1000 ->      3'100 9'010011000
  transition:      3'011 13'0-0------1001 ->      3'011 9'010010110
  transition:      3'011 13'0-0------110- ->      3'001 9'010010010
  transition:      3'011 13'0-0--0---1-10 ->      3'011 9'010010110
  transition:      3'011 13'000--1---1010 ->      3'011 9'010010110
  transition:      3'011 13'010--1---1010 ->      3'100 9'010011000
  transition:      3'011 13'0-0--1---1110 ->      3'001 9'010010010
  transition:      3'011 13'0-0------1-11 ->      3'001 9'010010010
  transition:      3'011 13'1-0------1--- ->      3'010 9'010010100
  transition:      3'011 13'--1------1--- ->      3'000 9'010010000
Extracting FSM `\u_usb_cdc.u_sie.phy_state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.$procdff$12063
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_err
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$6170_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3090_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3210_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$1938_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3366_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1936_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3367_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1935_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$6143_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$6163_CMP
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:516$2322_Y
  found state code: 4'1010
  found ctrl input: \u_usb_cdc.stall
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:485$2308_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:501$2313_Y
  found state code: 4'1001
  found ctrl input: \u_usb_cdc.u_sie.rx_valid
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:450$2225_Y
  found state code: 4'0111
  found state code: 4'0101
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:416$2146_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2147_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:422$2148_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:423$2149_Y
  found state code: 4'1000
  found state code: 4'0110
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:356$2058_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5507_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$5508_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:368$2073_Y
  found state code: 4'0100
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1935_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1936_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$1938_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3090_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3210_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3366_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3367_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6143_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6163_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6170_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6571_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$6575_CMP
  ctrl inputs: { \u_usb_cdc.stall \u_usb_cdc.u_sie.u_phy_rx.rx_err $flatten\u_usb_cdc.\u_sie.$procmux$5508_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5507_CMP $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:516$2322_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:501$2313_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:485$2308_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:450$2225_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:423$2149_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:422$2148_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2147_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:416$2146_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:368$2073_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:356$2058_Y \u_usb_cdc.u_sie.clk_gate \u_usb_cdc.u_sie.rx_valid }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.$procmux$6575_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6571_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6170_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6163_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6143_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3367_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3366_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3210_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3090_CMP $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$1938_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1936_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1935_Y }
  transition:     4'0000 16'--------------0- ->     4'0000 16'0000100000000000
  transition:     4'0000 16'-0------------10 ->     4'0000 16'0000100000000000
  transition:     4'0000 16'-0------------11 ->     4'0001 16'0000100000001000
  transition:     4'0000 16'-1------------1- ->     4'0000 16'0000100000000000
  transition:     4'1000 16'--------------0- ->     4'1000 16'0000000101000000
  transition:     4'1000 16'00---00-------1- ->     4'1001 16'0000000101001000
  transition:     4'1000 16'00---10-------1- ->     4'1010 16'0000000101010000
  transition:     4'1000 16'00----1-------1- ->     4'0000 16'0000000100000000
  transition:     4'1000 16'10------------1- ->     4'0000 16'0000000100000000
  transition:     4'1000 16'-1------------1- ->     4'0000 16'0000000100000000
  transition:     4'0100 16'--------------0- ->     4'0100 16'0000001000100000
  transition:     4'0100 16'-0------------10 ->     4'0000 16'0000001000000000
  transition:     4'0100 16'-0------------11 ->     4'0101 16'0000001000101000
  transition:     4'0100 16'-1------------1- ->     4'0000 16'0000001000000000
  transition:     4'0010 16'--------------0- ->     4'0010 16'0000010000010000
  transition:     4'0010 16'-0------------10 ->     4'0000 16'0000010000000000
  transition:     4'0010 16'-0------------11 ->     4'0011 16'0000010000011000
  transition:     4'0010 16'-1------------1- ->     4'0000 16'0000010000000000
  transition:     4'1010 16'--------------0- ->     4'1010 16'0010000001010000
  transition:     4'1010 16'-0------------1- ->     4'1011 16'0010000001011000
  transition:     4'1010 16'-1------------1- ->     4'0000 16'0010000000000000
  transition:     4'0110 16'--------------0- ->     4'0110 16'0001000000110000
  transition:     4'0110 16'-0------------10 ->     4'0000 16'0001000000000000
  transition:     4'0110 16'-0------------11 ->     4'0110 16'0001000000110000
  transition:     4'0110 16'-1------------1- ->     4'0000 16'0001000000000000
  transition:     4'0001 16'--------------0- ->     4'0001 16'0000000000001001
  transition:     4'0001 16'-0-----------010 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-----------011 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-000---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-000---------111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-01----------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-01----------111 ->     4'0010 16'0000000000010001
  transition:     4'0001 16'-0-1---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-1--------0111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-0-1--------1111 ->     4'0100 16'0000000000100001
  transition:     4'0001 16'-1------------1- ->     4'0000 16'0000000000000001
  transition:     4'1001 16'--------------0- ->     4'1001 16'0000000011001000
  transition:     4'1001 16'-0--0---------1- ->     4'1001 16'0000000011001000
  transition:     4'1001 16'-0--1---------1- ->     4'1010 16'0000000011010000
  transition:     4'1001 16'-1------------1- ->     4'0000 16'0000000010000000
  transition:     4'0101 16'--------------0- ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-0-----0------10 ->     4'0000 16'0000000000000100
  transition:     4'0101 16'-0-----1------10 ->     4'0111 16'0000000000111100
  transition:     4'0101 16'-0------------11 ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-1------------1- ->     4'0000 16'0000000000000100
  transition:     4'0011 16'--------------0- ->     4'0011 16'0000000000011010
  transition:     4'0011 16'-0---------0--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0-------001--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------0101--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------1101--10 ->     4'1000 16'0000000001000010
  transition:     4'0011 16'-0--------11--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------------11 ->     4'0110 16'0000000000110010
  transition:     4'0011 16'-1------------1- ->     4'0000 16'0000000000000010
  transition:     4'1011 16'--------------0- ->     4'1011 16'0100000001011000
  transition:     4'1011 16'-0------------1- ->     4'0000 16'0100000000000000
  transition:     4'1011 16'-1------------1- ->     4'0000 16'0100000000000000
  transition:     4'0111 16'--------------0- ->     4'0111 16'1000000000111000
  transition:     4'0111 16'-0------------1- ->     4'0000 16'1000000000000000
  transition:     4'0111 16'-1------------1- ->     4'0000 16'1000000000000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.rx_state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12120
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$1502_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1484_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1486_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10981_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11406_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11530_CMP
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1487_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$1520_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$1514_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$1535_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$1536_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$1523_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$1531_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1482_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$1522_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$1526_Y
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$1519_Y
  found state code: 3'001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11530_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11406_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10981_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1486_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1484_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_rx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1482_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1487_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$1502_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$1514_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$1519_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$1520_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$1522_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$1523_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$1526_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$1531_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$1535_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$1536_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1484_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1486_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10981_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11406_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11530_CMP }
  transition:      3'000 13'0------------ ->      3'000 8'00000001
  transition:      3'000 13'1--0--------- ->      3'000 8'00000001
  transition:      3'000 13'1--1-0------- ->      3'000 8'00000001
  transition:      3'000 13'1--1-1------- ->      3'001 8'00001001
  transition:      3'100 13'0------------ ->      3'100 8'10100000
  transition:      3'100 13'1--0--------- ->      3'000 8'10000000
  transition:      3'100 13'1--1--------- ->      3'000 8'10000000
  transition:      3'010 13'0------------ ->      3'010 8'00010100
  transition:      3'010 13'1--0--------- ->      3'000 8'00000100
  transition:      3'010 13'1--10-0----00 ->      3'010 8'00010100
  transition:      3'010 13'1--10-0-0--01 ->      3'010 8'00010100
  transition:      3'010 13'1--10-0-1--01 ->      3'100 8'00100100
  transition:      3'010 13'1--10-0----1- ->      3'100 8'00100100
  transition:      3'010 13'10-11-0---0-- ->      3'100 8'00100100
  transition:      3'010 13'11-11-0---0-- ->      3'010 8'00010100
  transition:      3'010 13'1--11-0---1-- ->      3'011 8'00011100
  transition:      3'010 13'1--1--1------ ->      3'100 8'00100100
  transition:      3'001 13'0------------ ->      3'001 8'00001010
  transition:      3'001 13'1--0--------- ->      3'000 8'00000010
  transition:      3'001 13'1--1---00---- ->      3'001 8'00001010
  transition:      3'001 13'1--1---010--- ->      3'000 8'00000010
  transition:      3'001 13'1--1---011--- ->      3'010 8'00010010
  transition:      3'001 13'1--1---1----- ->      3'000 8'00000010
  transition:      3'011 13'0------------ ->      3'011 8'01011000
  transition:      3'011 13'1--0--------- ->      3'000 8'01000000
  transition:      3'011 13'1-01--------- ->      3'100 8'01100000
  transition:      3'011 13'1-11--------- ->      3'000 8'01000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_tx.tx_state_q' from module `\soc'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12129
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1444_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1422_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11672_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11757_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2358_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1452_Y
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2358_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11757_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11672_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1422_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q \u_usb_cdc.u_sie.u_phy_tx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1444_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1452_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1422_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11672_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11757_CMP $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2358_Y }
  transition:       2'00 4'-0-- ->       2'00 6'000001
  transition:       2'00 4'010- ->       2'00 6'000001
  transition:       2'00 4'110- ->       2'01 6'001001
  transition:       2'00 4'-11- ->       2'00 6'000001
  transition:       2'10 4'-0-- ->       2'10 6'010100
  transition:       2'10 4'-100 ->       2'10 6'010100
  transition:       2'10 4'0101 ->       2'11 6'011100
  transition:       2'10 4'1101 ->       2'10 6'010100
  transition:       2'10 4'-11- ->       2'10 6'010100
  transition:       2'01 4'-0-- ->       2'01 6'001010
  transition:       2'01 4'-100 ->       2'01 6'001010
  transition:       2'01 4'0101 ->       2'00 6'000010
  transition:       2'01 4'1101 ->       2'10 6'010010
  transition:       2'01 4'-11- ->       2'01 6'001010
  transition:       2'11 4'-0-- ->       2'11 6'111000
  transition:       2'11 4'-100 ->       2'11 6'111000
  transition:       2'11 4'-101 ->       2'00 6'100000
  transition:       2'11 4'-11- ->       2'11 6'111000

13.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12230' from module `\soc'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12223' from module `\soc'.
  Merging pattern 13'1--0--------- and 13'1--1--------- from group (1 0 8'10000000).
  Merging pattern 13'1--1--------- and 13'1--0--------- from group (1 0 8'10000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$12209' from module `\soc'.
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (11 0 16'1000000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (11 0 16'1000000000000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$12201' from module `\soc'.
  Removing unused input signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10739_CTRL.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$12188' from module `\soc'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$12163.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$12165.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$12169.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$12171.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$12175.
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$12185' from module `\soc'.
Optimizing FSM `$fsm$\u_app.u_fifo_if.addr_q$12180' from module `\soc'.

13.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 165 unused cells and 165 unused wires.
<suppressed ~172 debug messages>

13.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_app.u_fifo_if.addr_q$12180' from module `\soc'.
  Removing unused output signal $flatten\u_app.\u_fifo_if.$0\addr_q[1:0] [0].
  Removing unused output signal $flatten\u_app.\u_fifo_if.$0\addr_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$12185' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$12188' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:385$2421_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8285_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9288_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$12201' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:362$2411_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10739_CMP [0].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$12209' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$6143_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$6163_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12223' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12230' from module `\soc'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [1].

13.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_app.u_fifo_if.addr_q$12180' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$12185' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$12188' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$12201' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$12209' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12223' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12230' from module `\soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

13.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_app.u_fifo_if.addr_q$12180' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_app.u_fifo_if.addr_q$12180 (\u_app.u_fifo_if.addr_q):

  Number of input signals:    4
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: $flatten\u_app.\u_fifo_if.$logic_and$../../common/hdl/fifo_if.v:88$988_Y
    1: $flatten\u_app.$procmux$2902_CMP
    2: $flatten\u_app.$procmux$2899_CMP
    3: $auto$opt_reduce.cc:134:opt_mux$12145

  Output signals:
    0: $flatten\u_app.\u_fifo_if.$procmux$2946_CMP
    1: $flatten\u_app.\u_fifo_if.$procmux$2947_CMP
    2: $flatten\u_app.\u_fifo_if.$procmux$2948_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 3'000
      1:     0 4'0001   ->     0 3'000
      2:     0 4'--11   ->     1 3'000
      3:     0 4'1--1   ->     2 3'000
      4:     0 4'-1-1   ->     3 3'000
      5:     1 4'0001   ->     0 3'010
      6:     1 4'---0   ->     1 3'010
      7:     1 4'--11   ->     1 3'010
      8:     1 4'1--1   ->     2 3'010
      9:     1 4'-1-1   ->     3 3'010
     10:     2 4'0001   ->     0 3'100
     11:     2 4'--11   ->     1 3'100
     12:     2 4'---0   ->     2 3'100
     13:     2 4'1--1   ->     2 3'100
     14:     2 4'-1-1   ->     3 3'100
     15:     3 4'0001   ->     0 3'001
     16:     3 4'--11   ->     1 3'001
     17:     3 4'1--1   ->     2 3'001
     18:     3 4'---0   ->     3 3'001
     19:     3 4'-1-1   ->     3 3'001

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$12185' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$12185 (\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q):

  Number of input signals:    4
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.u_in_fifo.out_ready_i
    1: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2633_Y
    2: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
    3: \u_usb_cdc.u_sie.out_err_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2632_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 1'0
      1:     0 4'00-1   ->     0 1'0
      2:     0 4'1--1   ->     0 1'0
      3:     0 4'0111   ->     1 1'0
      4:     0 4'0101   ->     2 1'0
      5:     1 4'00-1   ->     0 1'1
      6:     1 4'1--1   ->     0 1'1
      7:     1 4'---0   ->     1 1'1
      8:     1 4'0111   ->     1 1'1
      9:     1 4'0101   ->     2 1'1
     10:     2 4'00-1   ->     0 1'0
     11:     2 4'1--1   ->     0 1'0
     12:     2 4'0111   ->     1 1'0
     13:     2 4'---0   ->     2 1'0
     14:     2 4'0101   ->     2 1'0

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$12188' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.req_q$12188 (\u_usb_cdc.u_ctrl_endp.req_q):

  Number of input signals:   40
  Number of output signals:   8
  Number of state bits:      12

  Input signals:
    0: $auto$opt_reduce.cc:134:opt_mux$12167
    1: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
    2: \u_usb_cdc.u_ctrl_endp.class_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:378$2420_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:389$2425_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:393$2428_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:393$2430_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:401$2438_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:405$2441_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:409$2444_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:413$2449_Y
   12: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:420$2458_Y
   13: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:432$2462_Y
   14: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:436$2465_Y
   15: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:458$2473_Y
   16: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:460$2474_Y
   17: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:482$2480_Y
   18: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:511$2499_Y
   19: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:526$2507_Y
   20: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:530$2529_Y
   21: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:592$2551_Y
   22: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:604$2556_Y
   23: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10006_CMP
   24: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10012_CMP
   25: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10016_CMP
   26: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10045_CMP
   27: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10085_CMP
   28: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10158_CMP
   29: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10159_CMP
   30: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10252_CMP
   31: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10269_CMP
   32: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10270_CMP
   33: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10271_CMP
   34: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10272_CMP
   35: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10273_CMP
   36: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10274_CMP
   37: \u_usb_cdc.u_sie.data_q [15]
   38: \u_usb_cdc.u_sie.out_err_q
   39: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:660$2577_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:680$2584_Y
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:681$2588_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7376_CMP
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7421_CMP
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7439_CMP
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7720_CMP
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8311_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 40'00------------1---------------------1-0-   ->     0 8'00000000
      1:     0 40'00-------1----1--------------------01-1-   ->     0 8'00000000
      2:     0 40'00-0000000----10--------------------1-1-   ->     0 8'00000000
      3:     0 40'00------1-----1---------------------1-1-   ->     0 8'00000000
      4:     0 40'00-----1------1---------------------1-1-   ->     0 8'00000000
      5:     0 40'00----1-------1---------------------1-1-   ->     0 8'00000000
      6:     0 40'00---1--------1---------------------1-1-   ->     0 8'00000000
      7:     0 40'00--1---------1---------------------1-1-   ->     0 8'00000000
      8:     0 40'00-1----------1---------------------1-1-   ->     0 8'00000000
      9:     0 40'------------------------------------0---   ->     0 8'00000000
     10:     0 40'00------------0---------------------1---   ->     0 8'00000000
     11:     0 40'10----------------------------------1---   ->     0 8'00000000
     12:     0 40'-1----------------------------------1---   ->     0 8'00000000
     13:     0 40'00--------1---11-------------1------101-   ->     1 8'00000000
     14:     0 40'00----------1-11----------------1---101-   ->     3 8'00000000
     15:     0 40'00------------11-----------1--------111-   ->     4 8'00000000
     16:     0 40'00------------111--------------1----101-   ->     5 8'00000000
     17:     0 40'00------------11-------1----------1-101-   ->     6 8'00000000
     18:     0 40'00---------1--11------------1-------101-   ->     7 8'00000000
     19:     0 40'00-----------111-----------------1--101-   ->     9 8'00000000
     20:     0 40'00------------11-------1----------0-101-   ->    10 8'00000000
     21:     0 40'00-----------111-----------------0--101-   ->    10 8'00000000
     22:     0 40'00----------1-11----------------0---101-   ->    10 8'00000000
     23:     0 40'00------------111--------------0----101-   ->    10 8'00000000
     24:     0 40'00------------11--------1-----0-----101-   ->    10 8'00000000
     25:     0 40'00--------1---11-------------0------101-   ->    10 8'00000000
     26:     0 40'00---------1--11------------0-------101-   ->    10 8'00000000
     27:     0 40'00--------0000110------00-----------101-   ->    10 8'00000000
     28:     0 40'00------------11-----------0--------111-   ->    10 8'00000000
     29:     0 40'00-------1----1--------------------11-1-   ->    10 8'00000000
     30:     0 40'00------------11--------1-----1-----101-   ->    11 8'00000000
     31:     1 40'00-------1----1--------------------01-1-   ->     0 8'00010000
     32:     1 40'00-----1------1----------0----------1-10   ->     1 8'00010000
     33:     1 40'00------------1---------------------1-0-   ->     1 8'00010000
     34:     1 40'00------1-----1----------0----------1-1-   ->     1 8'00010000
     35:     1 40'00----1-------1----------0----------1-1-   ->     1 8'00010000
     36:     1 40'00---1--------1----------0----------1-1-   ->     1 8'00010000
     37:     1 40'00--1---------1----------0----------1-1-   ->     1 8'00010000
     38:     1 40'00-0000000----10--------------------1-1-   ->     1 8'00010000
     39:     1 40'0001----------1---------------------1-1-   ->     1 8'00010000
     40:     1 40'------------------------------------0---   ->     1 8'00010000
     41:     1 40'00------------0---------------------1---   ->     1 8'00010000
     42:     1 40'10----------------------------------1---   ->     1 8'00010000
     43:     1 40'-1----------------------------------1---   ->     1 8'00010000
     44:     1 40'00-----1------1----------1----------1-10   ->    10 8'00010000
     45:     1 40'00-------1----1--------------------11-1-   ->    10 8'00010000
     46:     1 40'00------1-----1----------1----------1-1-   ->    10 8'00010000
     47:     1 40'00----1-------1----------1----------1-1-   ->    10 8'00010000
     48:     1 40'00---1--------1----------1----------1-1-   ->    10 8'00010000
     49:     1 40'00--1---------1----------1----------1-1-   ->    10 8'00010000
     50:     1 40'00------------11--------------------1-1-   ->    10 8'00010000
     51:     1 40'0011----------1---------------------1-1-   ->    10 8'00010000
     52:     2 40'00-------1----1--------------------01-1-   ->     0 8'00000010
     53:     2 40'00------------1---------------------1-0-   ->     2 8'00000010
     54:     2 40'00----1-------1----------0----------1-1-   ->     2 8'00000010
     55:     2 40'00---1--------1----------0----------1-1-   ->     2 8'00000010
     56:     2 40'00-0000000----10--------------------1-1-   ->     2 8'00000010
     57:     2 40'00------1-----1---------------------1-1-   ->     2 8'00000010
     58:     2 40'00-----1------1---------------------1-1-   ->     2 8'00000010
     59:     2 40'00--1---------1---------------------1-1-   ->     2 8'00000010
     60:     2 40'00-1----------1---------------------1-1-   ->     2 8'00000010
     61:     2 40'------------------------------------0---   ->     2 8'00000010
     62:     2 40'00------------0---------------------1---   ->     2 8'00000010
     63:     2 40'10----------------------------------1---   ->     2 8'00000010
     64:     2 40'-1----------------------------------1---   ->     2 8'00000010
     65:     2 40'00-------1----1--------------------11-1-   ->    10 8'00000010
     66:     2 40'00----1-------1----------1----------1-1-   ->    10 8'00000010
     67:     2 40'00---1--------1----------1----------1-1-   ->    10 8'00000010
     68:     2 40'00------------11--------------------1-1-   ->    10 8'00000010
     69:     3 40'00-------1----1--------------------01-1-   ->     0 8'01000000
     70:     3 40'00------------1---------------------1-0-   ->     3 8'01000000
     71:     3 40'00------1-----1----------0----------1-1-   ->     3 8'01000000
     72:     3 40'00----1-------1----------0----------1-1-   ->     3 8'01000000
     73:     3 40'00---1--------1----------0----------1-1-   ->     3 8'01000000
     74:     3 40'00--1---------1----------0----------1-1-   ->     3 8'01000000
     75:     3 40'00-1----------1----------0----------1-1-   ->     3 8'01000000
     76:     3 40'00-----1------1---0-----------------1-1-   ->     3 8'01000000
     77:     3 40'00-0000000----10--------------------1-1-   ->     3 8'01000000
     78:     3 40'------------------------------------0---   ->     3 8'01000000
     79:     3 40'00------------0---------------------1---   ->     3 8'01000000
     80:     3 40'10----------------------------------1---   ->     3 8'01000000
     81:     3 40'-1----------------------------------1---   ->     3 8'01000000
     82:     3 40'00-------1----1--------------------11-1-   ->    10 8'01000000
     83:     3 40'00------1-----1----------1----------1-1-   ->    10 8'01000000
     84:     3 40'00----1-------1----------1----------1-1-   ->    10 8'01000000
     85:     3 40'00---1--------1----------1----------1-1-   ->    10 8'01000000
     86:     3 40'00--1---------1----------1----------1-1-   ->    10 8'01000000
     87:     3 40'00-1----------1----------1----------1-1-   ->    10 8'01000000
     88:     3 40'00-----1------1---1-----------------1-1-   ->    10 8'01000000
     89:     3 40'00------------11--------------------1-1-   ->    10 8'01000000
     90:     4 40'00-------1----1--------------------01-1-   ->     0 8'00000000
     91:     4 40'00------------1---------------------1-0-   ->     4 8'00000000
     92:     4 40'00-0000000----10--------------------1-1-   ->     4 8'00000000
     93:     4 40'00------1-----1---------------------1-1-   ->     4 8'00000000
     94:     4 40'00-----1------1---------------------1-1-   ->     4 8'00000000
     95:     4 40'00----1-------1---------------------1-1-   ->     4 8'00000000
     96:     4 40'00---1--------1---------------------1-1-   ->     4 8'00000000
     97:     4 40'00--1---------1---------------------1-1-   ->     4 8'00000000
     98:     4 40'00-1----------1---------------------1-1-   ->     4 8'00000000
     99:     4 40'------------------------------------0---   ->     4 8'00000000
    100:     4 40'00------------0---------------------1---   ->     4 8'00000000
    101:     4 40'10----------------------------------1---   ->     4 8'00000000
    102:     4 40'-1----------------------------------1---   ->     4 8'00000000
    103:     4 40'00-------1----1--------------------11-1-   ->    10 8'00000000
    104:     4 40'00------------11--------------------1-1-   ->    10 8'00000000
    105:     5 40'00-------1----1--------------------01-1-   ->     0 8'10000000
    106:     5 40'00------------1---------------------1-0-   ->     5 8'10000000
    107:     5 40'00------1-----1----------0----------1-1-   ->     5 8'10000000
    108:     5 40'00----1-------1----------0----------1-1-   ->     5 8'10000000
    109:     5 40'00--1---------1----------0----------1-1-   ->     5 8'10000000
    110:     5 40'00-1----------1----------0----------1-1-   ->     5 8'10000000
    111:     5 40'00---1--------1-----1---------------1-1-   ->     5 8'10000000
    112:     5 40'00-----1------1---0-----------------1-1-   ->     5 8'10000000
    113:     5 40'00-0000000----10--------------------1-1-   ->     5 8'10000000
    114:     5 40'------------------------------------0---   ->     5 8'10000000
    115:     5 40'00------------0---------------------1---   ->     5 8'10000000
    116:     5 40'10----------------------------------1---   ->     5 8'10000000
    117:     5 40'-1----------------------------------1---   ->     5 8'10000000
    118:     5 40'00-------1----1--------------------11-1-   ->    10 8'10000000
    119:     5 40'00------1-----1----------1----------1-1-   ->    10 8'10000000
    120:     5 40'00----1-------1----------1----------1-1-   ->    10 8'10000000
    121:     5 40'00--1---------1----------1----------1-1-   ->    10 8'10000000
    122:     5 40'00-1----------1----------1----------1-1-   ->    10 8'10000000
    123:     5 40'00---1--------1-----0---------------1-1-   ->    10 8'10000000
    124:     5 40'00-----1------1---1-----------------1-1-   ->    10 8'10000000
    125:     5 40'00------------11--------------------1-1-   ->    10 8'10000000
    126:     6 40'00-------1----1--------------------01-1-   ->     0 8'00001000
    127:     6 40'00-----1------1----------0----------1-10   ->     6 8'00001000
    128:     6 40'00------------1---------------------1-0-   ->     6 8'00001000
    129:     6 40'00-1----------1-----------1---------1-1-   ->     6 8'00001000
    130:     6 40'00------1-----1----------0----------1-1-   ->     6 8'00001000
    131:     6 40'00----1-------1----------0----------1-1-   ->     6 8'00001000
    132:     6 40'00--1---------1----------0----------1-1-   ->     6 8'00001000
    133:     6 40'00---1--------1------1--------------1-1-   ->     6 8'00001000
    134:     6 40'00-0000000----10--------------------1-1-   ->     6 8'00001000
    135:     6 40'------------------------------------0---   ->     6 8'00001000
    136:     6 40'00------------0---------------------1---   ->     6 8'00001000
    137:     6 40'10----------------------------------1---   ->     6 8'00001000
    138:     6 40'-1----------------------------------1---   ->     6 8'00001000
    139:     6 40'00-----1------1----------1----------1-10   ->    10 8'00001000
    140:     6 40'00-------1----1--------------------11-1-   ->    10 8'00001000
    141:     6 40'00-1----------1-----------0---------1-1-   ->    10 8'00001000
    142:     6 40'00------1-----1----------1----------1-1-   ->    10 8'00001000
    143:     6 40'00----1-------1----------1----------1-1-   ->    10 8'00001000
    144:     6 40'00--1---------1----------1----------1-1-   ->    10 8'00001000
    145:     6 40'00---1--------1------0--------------1-1-   ->    10 8'00001000
    146:     6 40'00------------11--------------------1-1-   ->    10 8'00001000
    147:     7 40'00-------1----1--------------------01-1-   ->     0 8'00100000
    148:     7 40'00-----1------1----------0----------1-10   ->     7 8'00100000
    149:     7 40'00------------1---------------------1-0-   ->     7 8'00100000
    150:     7 40'00------1-----1----------0----------1-1-   ->     7 8'00100000
    151:     7 40'00----1-------1----------0----------1-1-   ->     7 8'00100000
    152:     7 40'00---1--------1----------0----------1-1-   ->     7 8'00100000
    153:     7 40'00--1---------1----------0----------1-1-   ->     7 8'00100000
    154:     7 40'00-1----------1---------1-----------1-1-   ->     7 8'00100000
    155:     7 40'00-1----------1--------1------------1-1-   ->     7 8'00100000
    156:     7 40'00-0000000----10--------------------1-1-   ->     7 8'00100000
    157:     7 40'------------------------------------0---   ->     7 8'00100000
    158:     7 40'00------------0---------------------1---   ->     7 8'00100000
    159:     7 40'10----------------------------------1---   ->     7 8'00100000
    160:     7 40'-1----------------------------------1---   ->     7 8'00100000
    161:     7 40'00-----1------1----------1----------1-10   ->    10 8'00100000
    162:     7 40'00-------1----1--------------------11-1-   ->    10 8'00100000
    163:     7 40'00------1-----1----------1----------1-1-   ->    10 8'00100000
    164:     7 40'00----1-------1----------1----------1-1-   ->    10 8'00100000
    165:     7 40'00---1--------1----------1----------1-1-   ->    10 8'00100000
    166:     7 40'00--1---------1----------1----------1-1-   ->    10 8'00100000
    167:     7 40'00-1----------1--------00-----------1-1-   ->    10 8'00100000
    168:     7 40'00------------11--------------------1-1-   ->    10 8'00100000
    169:     8 40'00-------1----1--------------------01-1-   ->     0 8'00000100
    170:     8 40'00------------1---------------------1-0-   ->     8 8'00000100
    171:     8 40'00----1-------1----------0----------1-1-   ->     8 8'00000100
    172:     8 40'00---1--------1----------0----------1-1-   ->     8 8'00000100
    173:     8 40'00-0000000----10--------------------1-1-   ->     8 8'00000100
    174:     8 40'00------1-----1---------------------1-1-   ->     8 8'00000100
    175:     8 40'00-----1------1---------------------1-1-   ->     8 8'00000100
    176:     8 40'00--1---------1---------------------1-1-   ->     8 8'00000100
    177:     8 40'00-1----------1---------------------1-1-   ->     8 8'00000100
    178:     8 40'------------------------------------0---   ->     8 8'00000100
    179:     8 40'00------------0---------------------1---   ->     8 8'00000100
    180:     8 40'10----------------------------------1---   ->     8 8'00000100
    181:     8 40'-1----------------------------------1---   ->     8 8'00000100
    182:     8 40'00-------1----1--------------------11-1-   ->    10 8'00000100
    183:     8 40'00----1-------1----------1----------1-1-   ->    10 8'00000100
    184:     8 40'00---1--------1----------1----------1-1-   ->    10 8'00000100
    185:     8 40'00------------11--------------------1-1-   ->    10 8'00000100
    186:     9 40'00-------1----1--------------------01-1-   ->     0 8'00000000
    187:     9 40'00--1---------1--------1------------1-1-   ->     2 8'00000000
    188:     9 40'00--1---------1-------10------------1-1-   ->     8 8'00000000
    189:     9 40'00------------1---------------------1-0-   ->     9 8'00000000
    190:     9 40'00-1----------1----------0----------1-1-   ->     9 8'00000000
    191:     9 40'00-0000000----10--------------------1-1-   ->     9 8'00000000
    192:     9 40'00------1-----1---------------------1-1-   ->     9 8'00000000
    193:     9 40'00-----1------1---------------------1-1-   ->     9 8'00000000
    194:     9 40'00----1-------1---------------------1-1-   ->     9 8'00000000
    195:     9 40'00---1--------1---------------------1-1-   ->     9 8'00000000
    196:     9 40'------------------------------------0---   ->     9 8'00000000
    197:     9 40'00------------0---------------------1---   ->     9 8'00000000
    198:     9 40'10----------------------------------1---   ->     9 8'00000000
    199:     9 40'-1----------------------------------1---   ->     9 8'00000000
    200:     9 40'00-------1----1--------------------11-1-   ->    10 8'00000000
    201:     9 40'00-1----------1----------1----------1-1-   ->    10 8'00000000
    202:     9 40'00--1---------1-------00------------1-1-   ->    10 8'00000000
    203:     9 40'00------------11--------------------1-1-   ->    10 8'00000000
    204:    10 40'00-------1----1--------------------01-1-   ->     0 8'00000001
    205:    10 40'00------------1---------------------1-0-   ->    10 8'00000001
    206:    10 40'00-------1----1--------------------11-1-   ->    10 8'00000001
    207:    10 40'00-0000000----10--------------------1-1-   ->    10 8'00000001
    208:    10 40'00------------11--------------------1-1-   ->    10 8'00000001
    209:    10 40'00------1-----1---------------------1-1-   ->    10 8'00000001
    210:    10 40'00-----1------1---------------------1-1-   ->    10 8'00000001
    211:    10 40'00----1-------1---------------------1-1-   ->    10 8'00000001
    212:    10 40'00---1--------1---------------------1-1-   ->    10 8'00000001
    213:    10 40'00--1---------1---------------------1-1-   ->    10 8'00000001
    214:    10 40'00-1----------1---------------------1-1-   ->    10 8'00000001
    215:    10 40'------------------------------------0---   ->    10 8'00000001
    216:    10 40'00------------0---------------------1---   ->    10 8'00000001
    217:    10 40'10----------------------------------1---   ->    10 8'00000001
    218:    10 40'-1----------------------------------1---   ->    10 8'00000001
    219:    11 40'00-------1----1--------------------01-1-   ->     0 8'00000000
    220:    11 40'00-------1----1--------------------11-1-   ->    10 8'00000000
    221:    11 40'00------1-----1----------1----------1-1-   ->    10 8'00000000
    222:    11 40'00----1-------1----------1----------1-1-   ->    10 8'00000000
    223:    11 40'00--1---------1----------1----------1-1-   ->    10 8'00000000
    224:    11 40'00-1----------1----------1----------1-1-   ->    10 8'00000000
    225:    11 40'00---1--------1----0----------------1-1-   ->    10 8'00000000
    226:    11 40'00-----1------1--1------------------1-1-   ->    10 8'00000000
    227:    11 40'00------------11--------------------1-1-   ->    10 8'00000000
    228:    11 40'00------------1---------------------1-0-   ->    11 8'00000000
    229:    11 40'00------1-----1----------0----------1-1-   ->    11 8'00000000
    230:    11 40'00----1-------1----------0----------1-1-   ->    11 8'00000000
    231:    11 40'00--1---------1----------0----------1-1-   ->    11 8'00000000
    232:    11 40'00-1----------1----------0----------1-1-   ->    11 8'00000000
    233:    11 40'00---1--------1----1----------------1-1-   ->    11 8'00000000
    234:    11 40'00-----1------1--0------------------1-1-   ->    11 8'00000000
    235:    11 40'00-0000000----10--------------------1-1-   ->    11 8'00000000
    236:    11 40'------------------------------------0---   ->    11 8'00000000
    237:    11 40'00------------0---------------------1---   ->    11 8'00000000
    238:    11 40'10----------------------------------1---   ->    11 8'00000000
    239:    11 40'-1----------------------------------1---   ->    11 8'00000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$12201' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.state_q$12201 (\u_usb_cdc.u_ctrl_endp.state_q):

  Number of input signals:   12
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.in_dir_q
    2: \u_usb_cdc.u_ctrl_endp.in_req_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2576_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:660$2577_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:665$2579_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:679$2590_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:763$2610_Y
    9: \u_usb_cdc.u_sie.out_err_q
   10: \u_usb_cdc.u_sie.in_data_ack_q
   11: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:278$2393_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10016_CMP
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10583_CMP
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10602_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 12'--------0---   ->     0 4'0000
      1:     0 12'0-0-----1---   ->     0 4'0000
      2:     0 12'--1-----1---   ->     0 4'0000
      3:     0 12'1-0-----1---   ->     2 4'0000
      4:     1 12'010-----1-0-   ->     0 4'0100
      5:     1 12'0-01----1-1-   ->     0 4'0100
      6:     1 12'--1-----1---   ->     0 4'0100
      7:     1 12'0-00----1-10   ->     1 4'0100
      8:     1 12'--------0---   ->     1 4'0100
      9:     1 12'1-0-----1---   ->     2 4'0100
     10:     1 12'0-00----1-11   ->     3 4'0100
     11:     1 12'000-----1-0-   ->     3 4'0100
     12:     2 12'--1-----1---   ->     0 4'0010
     13:     2 12'0-0--1011-00   ->     1 4'0010
     14:     2 12'0-0-----1--1   ->     2 4'0010
     15:     2 12'--------0---   ->     2 4'0010
     16:     2 12'1-0-----1---   ->     2 4'0010
     17:     2 12'0-0----01--0   ->     3 4'0010
     18:     2 12'0-0---111--0   ->     3 4'0010
     19:     2 12'0-0--0011-00   ->     4 4'0010
     20:     2 12'0-0---011-10   ->     4 4'0010
     21:     3 12'1-0-----1---   ->     2 4'0001
     22:     3 12'--------0---   ->     3 4'0001
     23:     3 12'0-0-----1---   ->     3 4'0001
     24:     3 12'--1-----1---   ->     3 4'0001
     25:     4 12'--1-----1---   ->     0 4'1000
     26:     4 12'0-0-----1000   ->     1 4'1000
     27:     4 12'010-1---1010   ->     1 4'1000
     28:     4 12'1-0-----1---   ->     2 4'1000
     29:     4 12'0-0-1---1110   ->     3 4'1000
     30:     4 12'0-0-----1-11   ->     3 4'1000
     31:     4 12'0-0-----110-   ->     3 4'1000
     32:     4 12'000-1---1010   ->     4 4'1000
     33:     4 12'0-0-0---1-10   ->     4 4'1000
     34:     4 12'0-0-----1001   ->     4 4'1000
     35:     4 12'--------0---   ->     4 4'1000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$12209' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.phy_state_q$12209 (\u_usb_cdc.u_sie.phy_state_q):

  Number of input signals:   16
  Number of output signals:  10
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_sie.rx_valid
    1: \u_usb_cdc.u_sie.clk_gate
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:356$2058_Y
    3: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:368$2073_Y
    4: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:416$2146_Y
    5: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2147_Y
    6: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:422$2148_Y
    7: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:423$2149_Y
    8: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:450$2225_Y
    9: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:485$2308_Y
   10: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:501$2313_Y
   11: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:516$2322_Y
   12: $flatten\u_usb_cdc.\u_sie.$procmux$5507_CMP
   13: $flatten\u_usb_cdc.\u_sie.$procmux$5508_CMP
   14: \u_usb_cdc.u_sie.u_phy_rx.rx_err
   15: \u_usb_cdc.stall

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1935_Y
    1: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$1936_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$1938_Y
    3: $flatten\u_usb_cdc.\u_sie.$procmux$3090_CMP
    4: $flatten\u_usb_cdc.\u_sie.$procmux$3210_CMP
    5: $flatten\u_usb_cdc.\u_sie.$procmux$3366_CMP
    6: $flatten\u_usb_cdc.\u_sie.$procmux$3367_CMP
    7: $flatten\u_usb_cdc.\u_sie.$procmux$6170_CMP
    8: $flatten\u_usb_cdc.\u_sie.$procmux$6571_CMP
    9: $flatten\u_usb_cdc.\u_sie.$procmux$6575_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 16'-0------------10   ->     0 10'0000000000
      1:     0 16'--------------0-   ->     0 10'0000000000
      2:     0 16'-1------------1-   ->     0 10'0000000000
      3:     0 16'-0------------11   ->     6 10'0000000000
      4:     1 16'00----1-------1-   ->     0 10'0000010000
      5:     1 16'10------------1-   ->     0 10'0000010000
      6:     1 16'-1------------1-   ->     0 10'0000010000
      7:     1 16'--------------0-   ->     1 10'0000010000
      8:     1 16'00---10-------1-   ->     4 10'0000010000
      9:     1 16'00---00-------1-   ->     7 10'0000010000
     10:     2 16'-0------------10   ->     0 10'0000100000
     11:     2 16'-1------------1-   ->     0 10'0000100000
     12:     2 16'--------------0-   ->     2 10'0000100000
     13:     2 16'-0------------11   ->     8 10'0000100000
     14:     3 16'-0------------10   ->     0 10'0001000000
     15:     3 16'-1------------1-   ->     0 10'0001000000
     16:     3 16'--------------0-   ->     3 10'0001000000
     17:     3 16'-0------------11   ->     9 10'0001000000
     18:     4 16'-1------------1-   ->     0 10'0010000000
     19:     4 16'--------------0-   ->     4 10'0010000000
     20:     4 16'-0------------1-   ->    10 10'0010000000
     21:     5 16'-0------------10   ->     0 10'0000000000
     22:     5 16'-1------------1-   ->     0 10'0000000000
     23:     5 16'-0------------11   ->     5 10'0000000000
     24:     5 16'--------------0-   ->     5 10'0000000000
     25:     6 16'-0-----------010   ->     0 10'0000000001
     26:     6 16'-000---------110   ->     0 10'0000000001
     27:     6 16'-0-1---------110   ->     0 10'0000000001
     28:     6 16'-01----------110   ->     0 10'0000000001
     29:     6 16'-1------------1-   ->     0 10'0000000001
     30:     6 16'-0-1--------1111   ->     2 10'0000000001
     31:     6 16'-01----------111   ->     3 10'0000000001
     32:     6 16'-0-----------011   ->     5 10'0000000001
     33:     6 16'-0-1--------0111   ->     5 10'0000000001
     34:     6 16'-000---------111   ->     5 10'0000000001
     35:     6 16'--------------0-   ->     6 10'0000000001
     36:     7 16'-1------------1-   ->     0 10'0000001000
     37:     7 16'-0--1---------1-   ->     4 10'0000001000
     38:     7 16'--------------0-   ->     7 10'0000001000
     39:     7 16'-0--0---------1-   ->     7 10'0000001000
     40:     8 16'-0-----0------10   ->     0 10'0000000100
     41:     8 16'-1------------1-   ->     0 10'0000000100
     42:     8 16'-0------------11   ->     8 10'0000000100
     43:     8 16'--------------0-   ->     8 10'0000000100
     44:     8 16'-0-----1------10   ->    11 10'0000000100
     45:     9 16'-0---------0--10   ->     0 10'0000000010
     46:     9 16'-0-------001--10   ->     0 10'0000000010
     47:     9 16'-0------0101--10   ->     0 10'0000000010
     48:     9 16'-0--------11--10   ->     0 10'0000000010
     49:     9 16'-1------------1-   ->     0 10'0000000010
     50:     9 16'-0------1101--10   ->     1 10'0000000010
     51:     9 16'-0------------11   ->     5 10'0000000010
     52:     9 16'--------------0-   ->     9 10'0000000010
     53:    10 16'--------------1-   ->     0 10'0100000000
     54:    10 16'--------------0-   ->    10 10'0100000000
     55:    11 16'--------------1-   ->     0 10'1000000000
     56:    11 16'--------------0-   ->    11 10'1000000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12223' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12223 (\u_usb_cdc.u_sie.u_phy_rx.rx_state_q):

  Number of input signals:   13
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$1536_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$1535_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$1531_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$1526_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$1523_Y
    5: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$1522_Y
    6: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$1520_Y
    7: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$1519_Y
    8: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$1514_Y
    9: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$1502_Y
   10: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1487_Y
   11: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1482_Y
   12: \u_usb_cdc.u_sie.u_phy_rx.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11530_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11406_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10981_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1486_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1484_Y

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'1--1-0-------   ->     0 5'00001
      1:     0 13'1--0---------   ->     0 5'00001
      2:     0 13'0------------   ->     0 5'00001
      3:     0 13'1--1-1-------   ->     3 5'00001
      4:     1 13'1------------   ->     0 5'10000
      5:     1 13'0------------   ->     1 5'10000
      6:     2 13'1--0---------   ->     0 5'00100
      7:     2 13'1--10-0-1--01   ->     1 5'00100
      8:     2 13'1--10-0----1-   ->     1 5'00100
      9:     2 13'10-11-0---0--   ->     1 5'00100
     10:     2 13'1--1--1------   ->     1 5'00100
     11:     2 13'1--10-0----00   ->     2 5'00100
     12:     2 13'1--10-0-0--01   ->     2 5'00100
     13:     2 13'11-11-0---0--   ->     2 5'00100
     14:     2 13'0------------   ->     2 5'00100
     15:     2 13'1--11-0---1--   ->     4 5'00100
     16:     3 13'1--1---010---   ->     0 5'00010
     17:     3 13'1--1---1-----   ->     0 5'00010
     18:     3 13'1--0---------   ->     0 5'00010
     19:     3 13'1--1---011---   ->     2 5'00010
     20:     3 13'1--1---00----   ->     3 5'00010
     21:     3 13'0------------   ->     3 5'00010
     22:     4 13'1--0---------   ->     0 5'01000
     23:     4 13'1-11---------   ->     0 5'01000
     24:     4 13'1-01---------   ->     1 5'01000
     25:     4 13'0------------   ->     4 5'01000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12230' from module `soc':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12230 (\u_usb_cdc.u_sie.u_phy_tx.tx_state_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1452_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1444_Y
    2: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
    3: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2358_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11757_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11672_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1422_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'010-   ->     0 4'0001
      1:     0 4'-11-   ->     0 4'0001
      2:     0 4'-0--   ->     0 4'0001
      3:     0 4'110-   ->     2 4'0001
      4:     1 4'-100   ->     1 4'0100
      5:     1 4'1101   ->     1 4'0100
      6:     1 4'-11-   ->     1 4'0100
      7:     1 4'-0--   ->     1 4'0100
      8:     1 4'0101   ->     3 4'0100
      9:     2 4'0101   ->     0 4'0010
     10:     2 4'1101   ->     1 4'0010
     11:     2 4'-100   ->     2 4'0010
     12:     2 4'-11-   ->     2 4'0010
     13:     2 4'-0--   ->     2 4'0010
     14:     3 4'-101   ->     0 4'1000
     15:     3 4'-100   ->     3 4'1000
     16:     3 4'-11-   ->     3 4'1000
     17:     3 4'-0--   ->     3 4'1000

-------------------------------------

13.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_app.u_fifo_if.addr_q$12180' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$12185' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$12188' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$12201' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$12209' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$12223' from module `\soc'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$12230' from module `\soc'.

13.12. Executing OPT pass (performing simple optimizations).

13.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~47 debug messages>

13.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~483 debug messages>
Removed a total of 161 cells.

13.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~170 debug messages>

13.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

13.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$12045 ($adff) from module soc (D = $0\up_cnt[21:0], Q = \up_cnt).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12134 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_i, Q = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12133 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_tx.nrzi_d, Q = \u_usb_cdc.u_sie.u_phy_tx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12132 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12131 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_tx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$12130 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\bit_cnt_d[2:0], Q = \u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12125 ($adff) from module soc (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_en_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12124 ($adff) from module soc (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.dp_pu_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12123 ($adff) from module soc (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11591_Y [5] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11591_Y [2] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [5] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [2] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12123 ($adff) from module soc (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11591_Y [17:6] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11591_Y [4:3] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11591_Y [1:0] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12122 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11599_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12121 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$not$../../../usb_cdc/phy_rx.v:221$1527_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12119 ($adff) from module soc (D = { \u_usb_cdc.u_sie.u_phy_rx.nrzi \u_usb_cdc.u_sie.u_phy_rx.nrzi_q [3:2] }, Q = \u_usb_cdc.u_sie.u_phy_rx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12118 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$12117 ($adff) from module soc (D = \u_usb_cdc.u_sie.u_phy_rx.data_d, Q = \u_usb_cdc.u_sie.u_phy_rx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12075 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$0\in_data_ack_q[0:0], Q = \u_usb_cdc.u_sie.in_data_ack_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12074 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$0\out_eop_q[0:0], Q = \u_usb_cdc.u_sie.out_eop_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12073 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$0\out_err_q[0:0], Q = \u_usb_cdc.u_sie.out_err_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12072 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$0\delay_cnt_q[4:0], Q = \u_usb_cdc.u_sie.delay_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12071 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$2\in_byte_d[3:0], Q = \u_usb_cdc.u_sie.in_byte_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12070 ($adff) from module soc (D = { 14'00000000000000 \u_usb_cdc.u_sie.dataout_toggle_d [1] }, Q = \u_usb_cdc.u_sie.dataout_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12070 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.dataout_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13599 ($adffe) from module soc.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13599 ($adffe) from module soc.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$13599 ($adffe) from module soc.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$13599 ($adffe) from module soc.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$13599 ($adffe) from module soc.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$13599 ($adffe) from module soc.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$13599 ($adffe) from module soc.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$13599 ($adffe) from module soc.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$13599 ($adffe) from module soc.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$13599 ($adffe) from module soc.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$13599 ($adffe) from module soc.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$13599 ($adffe) from module soc.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$13599 ($adffe) from module soc.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$13599 ($adffe) from module soc.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12069 ($adff) from module soc (D = { 14'00000000000000 \u_usb_cdc.u_sie.datain_toggle_d [1] }, Q = \u_usb_cdc.u_sie.datain_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12069 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.datain_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13624 ($adffe) from module soc.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13624 ($adffe) from module soc.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$13624 ($adffe) from module soc.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$13624 ($adffe) from module soc.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$13624 ($adffe) from module soc.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$13624 ($adffe) from module soc.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$13624 ($adffe) from module soc.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$13624 ($adffe) from module soc.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$13624 ($adffe) from module soc.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$13624 ($adffe) from module soc.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$13624 ($adffe) from module soc.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$13624 ($adffe) from module soc.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$13624 ($adffe) from module soc.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$13624 ($adffe) from module soc.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12068 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$2\crc16_d[15:0], Q = \u_usb_cdc.u_sie.crc16_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12066 ($adff) from module soc (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15] }, Q = \u_usb_cdc.u_sie.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12065 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_sie.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12064 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_sie.$2\pid_d[3:0], Q = \u_usb_cdc.u_sie.pid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$12062 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_d, Q = \u_usb_cdc.u_sie.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12113 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10944_Y, Q = \u_usb_cdc.u_ctrl_endp.dev_state_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12112 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12111 ($adff) from module soc (D = \u_usb_cdc.u_ctrl_endp.addr_q, Q = \u_usb_cdc.u_ctrl_endp.addr_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12110 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0], Q = \u_usb_cdc.u_ctrl_endp.dev_state_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12108 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [9:8], Q = \u_usb_cdc.u_ctrl_endp.rec_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12107 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [13], Q = \u_usb_cdc.u_ctrl_endp.class_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12106 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_dir_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12105 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_ctrl_endp.$5\max_length_d[6:0], Q = \u_usb_cdc.u_ctrl_endp.max_length_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12104 ($adff) from module soc (D = \u_usb_cdc.u_ctrl_endp.byte_cnt_d, Q = \u_usb_cdc.u_ctrl_endp.byte_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$12102 ($adff) from module soc (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_ctrl_endp.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$12101 ($adff) from module soc (D = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_nak_d, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$12100 ($adff) from module soc (D = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_dd, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$12099 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$12098 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$or$../../../usb_cdc/out_fifo.v:0$2645_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$12096 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7142_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.genblk1.u_gtex4_async_data.out_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$12094 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\delay_out_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.delay_out_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$12093 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2661_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_full_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$12092 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7166_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$12090 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$0\in_valid_q[0:0], Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$12087 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7113_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$12086 ($adff) from module soc (D = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$12082 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7068_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_ready_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$12080 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$0\delay_in_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.delay_in_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$12079 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7095_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$12078 ($adff) from module soc (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$or$../../../usb_cdc/in_fifo.v:0$2750_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$12076 ($adff) from module soc (D = \u_app.u_fifo_if.in_buffer_q, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_data_q).
Adding EN signal on $flatten\u_app.\u_fifo_if.$procdff$12058 ($adff) from module soc (D = \u_app.u_fifo_if.data_i, Q = \u_app.u_fifo_if.in_buffer_q).
Adding EN signal on $flatten\u_app.\u_fifo_if.$procdff$12054 ($adff) from module soc (D = $flatten\u_app.\u_fifo_if.$0\out_ready_q[0:0], Q = \u_app.u_fifo_if.out_ready_q).
Adding EN signal on $flatten\u_app.\u_fifo_if.$procdff$12053 ($adff) from module soc (D = \u_app.u_fifo_if.out_data_i, Q = \u_app.u_fifo_if.out_buffer_q).
Adding EN signal on $flatten\u_app.$procdff$12049 ($adff) from module soc (D = \u_app.status_d, Q = \u_app.status_q).
Adding EN signal on $flatten\u_app.$procdff$12048 ($adff) from module soc (D = \u_app.data_d, Q = \u_app.data_q).

13.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 137 unused cells and 359 unused wires.
<suppressed ~156 debug messages>

13.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~17 debug messages>

13.12.9. Rerunning OPT passes. (Maybe there is more to do..)

13.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~147 debug messages>

13.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

13.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~156 debug messages>
Removed a total of 52 cells.

13.12.13. Executing OPT_DFF pass (perform DFF optimizations).

13.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 52 unused wires.
<suppressed ~1 debug messages>

13.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.12.16. Rerunning OPT passes. (Maybe there is more to do..)

13.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~148 debug messages>

13.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

13.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.12.20. Executing OPT_DFF pass (perform DFF optimizations).

13.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.12.23. Finished OPT passes. (There is nothing left to do.)

13.13. Executing WREDUCE pass (reducing word size of cells).
Removed cell soc.$procmux$2805 ($mux).
Removed top 31 bits (of 32) from port B of cell soc.$add$../hdl/soc/soc.v:79$1032 ($add).
Removed top 10 bits (of 32) from port Y of cell soc.$add$../hdl/soc/soc.v:79$1032 ($add).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$974 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$974 ($add).
Removed top 1 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12286 ($eq).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_app.\u_fifo_if.$eq$../../common/hdl/fifo_if.v:63$982 ($eq).
Removed cell soc.$flatten\u_app.\u_fifo_if.$procmux$2951 ($mux).
Removed top 3 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2902_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2899_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2898_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2896_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2890_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell soc.$flatten\u_app.$procmux$2887 ($mux).
Removed cell soc.$flatten\u_app.$procmux$2873 ($mux).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_app.$procmux$2840_CMP0 ($eq).
Removed cell soc.$flatten\u_app.$procmux$2831 ($mux).
Removed top 2 bits (of 4) from mux cell soc.$flatten\u_app.$procmux$2821 ($mux).
Removed cell soc.$flatten\u_app.$procmux$2813 ($mux).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_app.$eq$../hdl/soc/app.v:134$1026 ($eq).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_app.$add$../hdl/soc/app.v:133$1025 ($add).
Removed top 24 bits (of 32) from port Y of cell soc.$flatten\u_app.$add$../hdl/soc/app.v:133$1025 ($add).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_app.$le$../hdl/soc/app.v:132$1023 ($le).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_app.$ge$../hdl/soc/app.v:132$1022 ($ge).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_app.$xor$../hdl/soc/app.v:131$1021 ($xor).
Removed top 1 bits (of 8) from port B of cell soc.$flatten\u_app.$le$../hdl/soc/app.v:130$1018 ($le).
Removed top 1 bits (of 8) from port B of cell soc.$flatten\u_app.$ge$../hdl/soc/app.v:130$1017 ($ge).
Removed top 1 bits (of 8) from port B of cell soc.$flatten\u_app.$le$../hdl/soc/app.v:129$1015 ($le).
Removed top 1 bits (of 8) from port B of cell soc.$flatten\u_app.$ge$../hdl/soc/app.v:129$1014 ($ge).
Removed top 2 bits (of 4) from port B of cell soc.$flatten\u_app.$eq$../hdl/soc/app.v:65$1004 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12567 ($eq).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13523 ($ne).
Removed top 2 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12277 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12304 ($eq).
Removed top 1 bits (of 7) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13608 ($ne).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12624 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12628 ($eq).
Removed top 2 bits (of 3) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13610 ($ne).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12587 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12591 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12644 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12293 ($eq).
Removed top 2 bits (of 5) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13612 ($ne).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12900 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12904 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12908 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12912 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12918 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12926 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12932 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12936 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12940 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12944 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12948 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12952 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12956 ($eq).
Removed top 2 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12977 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12981 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12985 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12989 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12993 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12997 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13001 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13005 ($eq).
Removed top 9 bits (of 13) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13009 ($eq).
Removed top 3 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13017 ($eq).
Removed top 1 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13034 ($eq).
Removed top 2 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13038 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13057 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13061 ($eq).
Removed top 1 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13065 ($eq).
Removed top 3 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13069 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13078 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13089 ($eq).
Removed top 3 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13093 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13097 ($eq).
Removed top 3 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13101 ($eq).
Removed top 2 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13105 ($eq).
Removed top 2 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13109 ($eq).
Removed top 3 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13113 ($eq).
Removed top 2 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13121 ($eq).
Removed top 4 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13130 ($eq).
Removed top 3 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13134 ($eq).
Removed top 3 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13138 ($eq).
Removed top 3 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13142 ($eq).
Removed top 2 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13146 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13159 ($eq).
Removed top 3 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13163 ($eq).
Removed top 1 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13167 ($eq).
Removed top 1 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13171 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13175 ($eq).
Removed top 3 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13179 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13183 ($eq).
Removed top 1 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13187 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13191 ($eq).
Removed top 1 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13195 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13205 ($eq).
Removed top 1 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13222 ($eq).
Removed top 1 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13231 ($eq).
Removed top 1 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13240 ($eq).
Removed top 2 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13253 ($eq).
Removed top 1 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13257 ($eq).
Removed top 2 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13262 ($eq).
Removed top 1 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13266 ($eq).
Removed top 3 bits (of 6) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13270 ($eq).
Removed top 4 bits (of 5) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13298 ($eq).
Removed top 2 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13302 ($eq).
Removed top 1 bits (of 8) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13694 ($ne).
Removed top 1 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13318 ($eq).
Removed top 5 bits (of 6) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13696 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13331 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13336 ($eq).
Removed top 1 bits (of 3) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13456 ($eq).
Removed top 1 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$13509 ($eq).
Removed top 3 bits (of 5) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13698 ($ne).
Removed top 2 bits (of 3) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13766 ($ne).
Removed top 4 bits (of 7) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13768 ($ne).
Removed top 2 bits (of 6) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13770 ($ne).
Removed top 2 bits (of 5) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13772 ($ne).
Removed top 3 bits (of 4) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13774 ($ne).
Removed top 1 bits (of 3) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13793 ($ne).
Removed top 3 bits (of 4) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13821 ($ne).
Removed top 3 bits (of 4) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13860 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13891 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13893 ($ne).
Removed top 3 bits (of 4) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13900 ($ne).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12669 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12677 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12697 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12701 ($eq).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13633 ($ne).
Removed top 1 bits (of 3) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13635 ($ne).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12734 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12738 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12783 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12828 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12838 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12840 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12842 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12844 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12846 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12848 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12850 ($eq).
Removed top 6 bits (of 14) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12852 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12854 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12856 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12858 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12862 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12868 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12874 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12880 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12886 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12892 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12896 ($eq).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12359 ($eq).
Removed top 3 bits (of 4) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12245 ($eq).
Removed top 3 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12383 ($eq).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7127 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7111 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7086 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7084 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$7082 ($mux).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$2752 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$2752 ($add).
Removed top 25 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$shl$../../../usb_cdc/in_fifo.v:0$2747 ($shl).
Removed top 64 bits (of 72) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$2744 ($and).
Removed top 25 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$shl$../../../usb_cdc/in_fifo.v:0$2743 ($shl).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$2728 ($add).
Removed top 30 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$2728 ($add).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711 ($sub).
Removed top 27 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711 ($sub).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2707 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2707 ($add).
Removed top 24 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$shiftx$../../../usb_cdc/in_fifo.v:0$2680 ($shiftx).
Removed top 2 bits (of 3) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13604 ($ne).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7292 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7226 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7157 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7155 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$7153 ($mux).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$2666 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$2666 ($add).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658 ($sub).
Removed top 27 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658 ($sub).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$2656 ($add).
Removed top 30 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$2656 ($add).
Removed top 24 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$2652 ($shiftx).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2647 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2647 ($add).
Removed top 25 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$shl$../../../usb_cdc/out_fifo.v:0$2642 ($shl).
Removed top 64 bits (of 72) from port Y of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$2639 ($and).
Removed top 25 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$shl$../../../usb_cdc/out_fifo.v:0$2638 ($shl).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:372$2414 ($add).
Removed top 25 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:372$2414 ($add).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:389$2424 ($ne).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:401$2435 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:421$2451 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:422$2452 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:423$2454 ($eq).
Removed top 2 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:424$2456 ($eq).
Removed top 7 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:460$2474 ($eq).
Removed top 6 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:482$2480 ($eq).
Removed top 7 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:592$2551 ($ne).
Removed top 6 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:604$2556 ($ne).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10890 ($mux).
Removed top 3 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2576 ($eq).
Removed top 2 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:680$2583 ($eq).
Removed top 21 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2599 ($shiftx).
Removed top 21 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2602 ($shiftx).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7574 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7624 ($mux).
Removed top 7 bits (of 8) from mux cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7746 ($mux).
Removed top 7 bits (of 8) from mux cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7807 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$7883 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8009 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8076 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8117 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8335 ($mux).
Removed top 2 bits (of 8) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12514 ($eq).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8443 ($mux).
Removed top 1 bits (of 2) from port B of cell soc.$auto$opt_dff.cc:198:make_patterns_logic$13591 ($ne).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9439 ($mux).
Removed top 1 bits (of 2) from mux cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9501 ($mux).
Removed top 4 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10006_CMP0 ($eq).
Removed top 6 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10012_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10045_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10085_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10158_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10159_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10269_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10270_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10271_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10272_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10273_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10274_CMP0 ($eq).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10649 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10806 ($mux).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$1945 ($add).
Removed top 27 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$1945 ($add).
Removed top 3 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:369$2069 ($eq).
Removed top 15 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:382$2085 ($not).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2089 ($and).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2108 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2112 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2116 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2120 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2124 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2128 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2132 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2136 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2140 ($xor).
Removed top 2 bits (of 5) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2144 ($xor).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2147 ($eq).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6893 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6890 ($mux).
Removed top 15 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:453$2241 ($not).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2245 ($and).
Removed top 15 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2256 ($shl).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6968 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6963 ($mux).
Removed top 3 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$ne$../../../usb_cdc/sie.v:485$2295 ($ne).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6948 ($mux).
Removed top 1 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:517$2316 ($eq).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2355 ($add).
Removed top 28 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2355 ($add).
Removed top 14 bits (of 15) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3066 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3089 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3092 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3100 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3103 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3111 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3114 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3122 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3125 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3133 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3136 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3144 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3147 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3155 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3158 ($mux).
Removed top 2 bits (of 9) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12461 ($eq).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3380 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3383 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3394 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3397 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3408 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3411 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3422 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3425 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3436 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3439 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3450 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3453 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3464 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3467 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3671 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3674 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3676 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3679 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3799 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3904 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3906 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3909 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3921 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3923 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3926 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3938 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3940 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3943 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3955 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3957 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3960 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3972 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3974 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3977 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3989 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3991 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3994 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4006 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4008 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4011 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4023 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4025 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4028 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4191 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4205 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4242 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4245 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4257 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4260 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4272 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4275 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4287 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4290 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4302 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4305 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4317 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4320 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4332 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4335 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4382 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4413 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4500 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4528 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4580 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4605 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4699 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4721 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4827 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4846 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4943 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4945 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4948 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4962 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4964 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4967 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4981 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4983 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$4986 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5000 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5002 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5005 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5019 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5021 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5024 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5038 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5040 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5043 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5057 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5059 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5062 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5076 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5078 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5081 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5095 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5097 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5100 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5114 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5116 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5119 ($mux).
Removed top 2 bits (of 5) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5131 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5133 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5135 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5138 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5165 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5181 ($mux).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5508_CMP0 ($eq).
Removed top 14 bits (of 15) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6226 ($mux).
Removed top 12 bits (of 18) from mux cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11583 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11293 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11245 ($mux).
Removed top 1 bits (of 9) from mux cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11228 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11135 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11100 ($mux).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11081 ($mux).
Removed top 2 bits (of 7) from port B of cell soc.$auto$fsm_map.cc:77:implement_pattern_cache$12416 ($eq).
Removed cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$10958 ($mux).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1528 ($add).
Removed top 29 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1528 ($add).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:210$1517 ($eq).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1509 ($add).
Removed top 14 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1509 ($add).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1487 ($eq).
Removed top 1 bits (of 2) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:136$1478 ($eq).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1477 ($add).
Removed top 30 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1477 ($add).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1449 ($add).
Removed top 29 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1449 ($add).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1446 ($sub).
Removed top 29 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1446 ($sub).
Removed top 31 bits (of 32) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1437 ($add).
Removed top 30 bits (of 32) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1437 ($add).
Removed top 3 bits (of 4) from port B of cell soc.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:81$2364 ($eq).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3782 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$6085 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3629 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5993 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3500 ($mux).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5760 ($mux).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2259 ($or).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2259 ($or).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2259 ($or).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$5584 ($mux).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2090 ($or).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2090 ($or).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2090 ($or).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2256 ($shl).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2258 ($and).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2258 ($and).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2258 ($and).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2087 ($shl).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2089 ($and).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2089 ($and).
Removed top 14 bits (of 16) from mux cell soc.$flatten\u_usb_cdc.\u_sie.$procmux$3669 ($mux).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2246 ($or).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2246 ($or).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2246 ($or).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2243 ($shl).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2245 ($and).
Removed top 14 bits (of 16) from port B of cell soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2245 ($and).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2088 ($not).
Removed top 14 bits (of 16) from port A of cell soc.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2088 ($not).
Removed top 14 bits (of 16) from port Y of cell soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2082 ($shl).
Removed top 10 bits (of 32) from wire soc.$add$../hdl/soc/soc.v:79$1032_Y.
Removed top 1 bits (of 4) from wire soc.$flatten\u_app.$2\status_d[3:0].
Removed top 2 bits (of 4) from wire soc.$flatten\u_app.$4\status_d[3:0].
Removed top 24 bits (of 32) from wire soc.$flatten\u_app.$add$../hdl/soc/app.v:133$1025_Y.
Removed top 28 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2707_Y.
Removed top 30 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$2728_Y.
Removed top 28 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$2752_Y.
Removed top 64 bits (of 72) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$2744_Y.
Removed top 28 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2647_Y.
Removed top 30 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$2656_Y.
Removed top 28 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$2666_Y.
Removed top 64 bits (of 72) from wire soc.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$2639_Y.
Removed top 1 bits (of 2) from wire soc.$flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0].
Removed top 7 bits (of 8) from wire soc.$flatten\u_usb_cdc.\u_ctrl_endp.$8\in_data[7:0].
Removed top 7 bits (of 8) from wire soc.$flatten\u_usb_cdc.\u_ctrl_endp.$9\in_data[7:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$10\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$11\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$12\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$13\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$14\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0].
Removed top 2 bits (of 5) from wire soc.$flatten\u_usb_cdc.\u_sie.$4\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2103.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$4\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$5\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$6\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$7\datain_toggle_d[15:0].
Removed top 28 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2355_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2089_Y.
Removed top 15 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$extend$../../../usb_cdc/sie.v:382$2084_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2088_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$procmux$3669_Y.
Removed top 2 bits (of 5) from wire soc.$flatten\u_usb_cdc.\u_sie.$procmux$5131_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2082_Y.
Removed top 14 bits (of 16) from wire soc.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2087_Y.
Removed top 1 bits (of 9) from wire soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0].
Removed top 30 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1477_Y.
Removed top 14 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1509_Y.
Removed top 29 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1528_Y.
Removed top 12 bits (of 18) from wire soc.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11583_Y.
Removed top 29 bits (of 32) from wire soc.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1449_Y.
Removed top 2 bits (of 3) from wire soc.led.

13.14. Executing PEEPOPT pass (run peephole optimizers).

13.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 196 unused wires.
<suppressed ~1 debug messages>

13.16. Executing SHARE pass (SAT-based resource sharing).

13.17. Executing TECHMAP pass (map to technology primitives).

13.17.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

13.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~166 debug messages>

13.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~5 debug messages>

13.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 1 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

13.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module soc:
  creating $macc model for $add$../hdl/soc/soc.v:79$1032 ($add).
  creating $macc model for $flatten\u_app.$add$../hdl/soc/app.v:133$1025 ($add).
  creating $macc model for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$974 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2707 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$2728 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$2752 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2647 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$2656 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$2666 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:372$2414 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$1945 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2355 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1477 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1509 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1528 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1449 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1437 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1446 ($sub).
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1446.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1437.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1449.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1528.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1509.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1477.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2355.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$1945.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:372$2414.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$2666.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$2656.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2647.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$2752.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$2728.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2707.
  creating $alu model for $macc $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$974.
  creating $alu model for $macc $flatten\u_app.$add$../hdl/soc/app.v:133$1025.
  creating $alu model for $macc $add$../hdl/soc/soc.v:79$1032.
  creating $alu model for $flatten\u_app.$ge$../hdl/soc/app.v:129$1014 ($ge): new $alu
  creating $alu model for $flatten\u_app.$ge$../hdl/soc/app.v:130$1017 ($ge): new $alu
  creating $alu model for $flatten\u_app.$ge$../hdl/soc/app.v:132$1022 ($ge): new $alu
  creating $alu model for $flatten\u_app.$le$../hdl/soc/app.v:129$1015 ($le): new $alu
  creating $alu model for $flatten\u_app.$le$../hdl/soc/app.v:130$1018 ($le): new $alu
  creating $alu model for $flatten\u_app.$le$../hdl/soc/app.v:132$1023 ($le): new $alu
  creating $alu cell for $flatten\u_app.$le$../hdl/soc/app.v:132$1023: $auto$alumacc.cc:485:replace_alu$13954
  creating $alu cell for $flatten\u_app.$le$../hdl/soc/app.v:130$1018: $auto$alumacc.cc:485:replace_alu$13967
  creating $alu cell for $flatten\u_app.$le$../hdl/soc/app.v:129$1015: $auto$alumacc.cc:485:replace_alu$13980
  creating $alu cell for $flatten\u_app.$ge$../hdl/soc/app.v:132$1022: $auto$alumacc.cc:485:replace_alu$13993
  creating $alu cell for $flatten\u_app.$ge$../hdl/soc/app.v:130$1017: $auto$alumacc.cc:485:replace_alu$14002
  creating $alu cell for $flatten\u_app.$ge$../hdl/soc/app.v:129$1014: $auto$alumacc.cc:485:replace_alu$14011
  creating $alu cell for $add$../hdl/soc/soc.v:79$1032: $auto$alumacc.cc:485:replace_alu$14020
  creating $alu cell for $flatten\u_app.$add$../hdl/soc/app.v:133$1025: $auto$alumacc.cc:485:replace_alu$14023
  creating $alu cell for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$974: $auto$alumacc.cc:485:replace_alu$14026
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2707: $auto$alumacc.cc:485:replace_alu$14029
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$2728: $auto$alumacc.cc:485:replace_alu$14032
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$2752: $auto$alumacc.cc:485:replace_alu$14035
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711: $auto$alumacc.cc:485:replace_alu$14038
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2647: $auto$alumacc.cc:485:replace_alu$14041
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$2656: $auto$alumacc.cc:485:replace_alu$14044
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$2666: $auto$alumacc.cc:485:replace_alu$14047
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658: $auto$alumacc.cc:485:replace_alu$14050
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:372$2414: $auto$alumacc.cc:485:replace_alu$14053
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$1945: $auto$alumacc.cc:485:replace_alu$14056
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2355: $auto$alumacc.cc:485:replace_alu$14059
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1477: $auto$alumacc.cc:485:replace_alu$14062
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1509: $auto$alumacc.cc:485:replace_alu$14065
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1528: $auto$alumacc.cc:485:replace_alu$14068
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1449: $auto$alumacc.cc:485:replace_alu$14071
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1437: $auto$alumacc.cc:485:replace_alu$14074
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1446: $auto$alumacc.cc:485:replace_alu$14077
  created 26 $alu and 0 $macc cells.

13.21. Executing OPT pass (performing simple optimizations).

13.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

13.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~142 debug messages>

13.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$2893: { $flatten\u_app.$procmux$2902_CMP $flatten\u_app.$procmux$2890_CMP $flatten\u_app.$procmux$2899_CMP $flatten\u_app.$procmux$2898_CMP $flatten\u_app.$procmux$2896_CMP $flatten\u_app.$procmux$2824_CMP $auto$opt_reduce.cc:134:opt_mux$14081 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11539: $auto$opt_reduce.cc:134:opt_mux$12155
  Optimizing cells in module \soc.
Performed a total of 2 changes.

13.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~174 debug messages>
Removed a total of 58 cells.

13.21.6. Executing OPT_DFF pass (perform DFF optimizations).

13.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 70 unused wires.
<suppressed ~1 debug messages>

13.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.21.9. Rerunning OPT passes. (Maybe there is more to do..)

13.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~125 debug messages>

13.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6677: { $auto$opt_reduce.cc:134:opt_mux$12151 $auto$opt_reduce.cc:134:opt_mux$14083 }
  Optimizing cells in module \soc.
Performed a total of 1 changes.

13.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.21.13. Executing OPT_DFF pass (perform DFF optimizations).

13.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.21.16. Rerunning OPT passes. (Maybe there is more to do..)

13.21.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~125 debug messages>

13.21.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

13.21.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.21.20. Executing OPT_DFF pass (perform DFF optimizations).

13.21.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.21.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.21.23. Finished OPT passes. (There is nothing left to do.)

13.22. Executing MEMORY pass.

13.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

13.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

13.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

13.22.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

13.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.22.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

13.22.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

13.22.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.22.9. Executing MEMORY_COLLECT pass (generating $mem cells).

13.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

13.25. Executing TECHMAP pass (map to technology primitives).

13.25.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

13.25.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

13.26. Executing ICE40_BRAMINIT pass.

13.27. Executing OPT pass (performing simple optimizations).

13.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~181 debug messages>

13.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

13.27.3. Executing OPT_DFF pass (perform DFF optimizations).

13.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 1 unused cells and 104 unused wires.
<suppressed ~2 debug messages>

13.27.5. Finished fast OPT passes.

13.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

13.29. Executing OPT pass (performing simple optimizations).

13.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~107 debug messages>

13.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$2887:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:454:run$13904 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$13904 [2] $auto$wreduce.cc:454:run$13904 [0] }
      New connections: $auto$wreduce.cc:454:run$13904 [1] = $auto$wreduce.cc:454:run$13904 [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2711_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2712_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2658_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2659_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3087:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2174 [14] $auto$opt_expr.cc:205:group_cell_inputs$14183 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2174 [1] $auto$opt_expr.cc:205:group_cell_inputs$14183 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14183 [14] $auto$opt_expr.cc:205:group_cell_inputs$14183 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$14183 [13] $auto$opt_expr.cc:205:group_cell_inputs$14183 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1913.$result[15:0]$2219 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$14190 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1913.$result[15:0]$2219 [1] $auto$opt_expr.cc:205:group_cell_inputs$14190 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2174 [14] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2174 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14183 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1913.$result[15:0]$2219 [15] $auto$opt_expr.cc:205:group_cell_inputs$14190 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1913.$result[15:0]$2219 [14] $auto$opt_expr.cc:205:group_cell_inputs$14190 [12:2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1913.$result[15:0]$2219 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14183 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3098:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2170 [14] $auto$opt_expr.cc:205:group_cell_inputs$14176 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2170 [1] $auto$opt_expr.cc:205:group_cell_inputs$14176 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14176 [14] $auto$opt_expr.cc:205:group_cell_inputs$14176 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$14176 [13] $auto$opt_expr.cc:205:group_cell_inputs$14176 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2174 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$14183 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2174 [1] $auto$opt_expr.cc:205:group_cell_inputs$14183 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2170 [14] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2170 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14176 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2174 [15] $auto$opt_expr.cc:205:group_cell_inputs$14183 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2174 [14] $auto$opt_expr.cc:205:group_cell_inputs$14183 [12:2] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2174 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14176 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3109:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2166 [14] $auto$opt_expr.cc:205:group_cell_inputs$14169 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2166 [1] $auto$opt_expr.cc:205:group_cell_inputs$14169 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14169 [14] $auto$opt_expr.cc:205:group_cell_inputs$14169 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$14169 [13] $auto$opt_expr.cc:205:group_cell_inputs$14169 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2170 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$14176 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2170 [1] $auto$opt_expr.cc:205:group_cell_inputs$14176 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2166 [14] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2166 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14169 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2170 [15] $auto$opt_expr.cc:205:group_cell_inputs$14176 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2170 [14] $auto$opt_expr.cc:205:group_cell_inputs$14176 [12:2] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2170 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14169 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3120:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2162 [14] $auto$opt_expr.cc:205:group_cell_inputs$14162 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2162 [1] $auto$opt_expr.cc:205:group_cell_inputs$14162 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14162 [14] $auto$opt_expr.cc:205:group_cell_inputs$14162 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$14162 [13] $auto$opt_expr.cc:205:group_cell_inputs$14162 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2166 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$14169 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2166 [1] $auto$opt_expr.cc:205:group_cell_inputs$14169 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2162 [14] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2162 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14162 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2166 [15] $auto$opt_expr.cc:205:group_cell_inputs$14169 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2166 [14] $auto$opt_expr.cc:205:group_cell_inputs$14169 [12:2] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2166 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14162 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3131:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2158 [14] $auto$opt_expr.cc:205:group_cell_inputs$14155 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2158 [1] $auto$opt_expr.cc:205:group_cell_inputs$14155 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14155 [14] $auto$opt_expr.cc:205:group_cell_inputs$14155 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$14155 [13] $auto$opt_expr.cc:205:group_cell_inputs$14155 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2162 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$14162 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2162 [1] $auto$opt_expr.cc:205:group_cell_inputs$14162 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2158 [14] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2158 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14155 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2162 [15] $auto$opt_expr.cc:205:group_cell_inputs$14162 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2162 [14] $auto$opt_expr.cc:205:group_cell_inputs$14162 [12:2] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2162 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14155 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3142:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2154 [14] $auto$opt_expr.cc:205:group_cell_inputs$14148 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2154 [1] $auto$opt_expr.cc:205:group_cell_inputs$14148 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14148 [14] $auto$opt_expr.cc:205:group_cell_inputs$14148 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$14148 [13] $auto$opt_expr.cc:205:group_cell_inputs$14148 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2158 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$14155 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2158 [1] $auto$opt_expr.cc:205:group_cell_inputs$14155 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2154 [14] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2154 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14148 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2158 [15] $auto$opt_expr.cc:205:group_cell_inputs$14155 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2158 [14] $auto$opt_expr.cc:205:group_cell_inputs$14155 [12:2] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2158 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14148 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3219:
      Old ports: A=8'11000011, B=8'01001011, Y=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [6:4] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [2:0] } = 6'100011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3237:
      Old ports: A=4'0011, B=4'1011, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [2:0] = 3'011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3477:
      Old ports: A=4'0010, B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3901:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1913.$result[15:0]$2219 [14] $auto$opt_expr.cc:205:group_cell_inputs$14190 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1913.$result[15:0]$2219 [1] $auto$opt_expr.cc:205:group_cell_inputs$14190 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14190 [14] $auto$opt_expr.cc:205:group_cell_inputs$14190 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$14190 [13] $auto$opt_expr.cc:205:group_cell_inputs$14190 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2182
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1913.$result[15:0]$2219 [14] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$1913.$result[15:0]$2219 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14190 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2182 [15] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2182 [2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2182 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2182 [14:3] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2182 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14190 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4020:
      Old ports: A={ \u_usb_cdc.u_sie.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14141 [14] \u_usb_cdc.u_sie.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$14141 [13] \u_usb_cdc.u_sie.crc16_q [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2154 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$14148 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2154 [1] $auto$opt_expr.cc:205:group_cell_inputs$14148 [0] }
      New ports: A={ \u_usb_cdc.u_sie.crc16_q [14] \u_usb_cdc.u_sie.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14141 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2154 [15] $auto$opt_expr.cc:205:group_cell_inputs$14148 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2154 [14] $auto$opt_expr.cc:205:group_cell_inputs$14148 [12:2] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$1912.$result[15:0]$2154 [1] } = { \u_usb_cdc.u_sie.crc16_q [13:2] \u_usb_cdc.u_sie.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4941:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14136 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2139 [1] $auto$opt_expr.cc:205:group_cell_inputs$14136 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14136 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$14136 [3] $auto$opt_expr.cc:205:group_cell_inputs$14136 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2143
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2139 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14136 [3] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2143 [2] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2143 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2143 [4:3] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2143 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14136 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4960:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14131 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2135 [1] $auto$opt_expr.cc:205:group_cell_inputs$14131 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14131 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$14131 [3] $auto$opt_expr.cc:205:group_cell_inputs$14131 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2139 [4] $auto$opt_expr.cc:205:group_cell_inputs$14136 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2139 [1] $auto$opt_expr.cc:205:group_cell_inputs$14136 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2135 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14131 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$14136 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2139 [4] $auto$opt_expr.cc:205:group_cell_inputs$14136 [2] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2139 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14131 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4979:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14126 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2131 [1] $auto$opt_expr.cc:205:group_cell_inputs$14126 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14126 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$14126 [3] $auto$opt_expr.cc:205:group_cell_inputs$14126 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2135 [4] $auto$opt_expr.cc:205:group_cell_inputs$14131 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2135 [1] $auto$opt_expr.cc:205:group_cell_inputs$14131 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2131 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14126 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$14131 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2135 [4] $auto$opt_expr.cc:205:group_cell_inputs$14131 [2] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2135 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14126 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4998:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14121 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2127 [1] $auto$opt_expr.cc:205:group_cell_inputs$14121 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14121 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$14121 [3] $auto$opt_expr.cc:205:group_cell_inputs$14121 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2131 [4] $auto$opt_expr.cc:205:group_cell_inputs$14126 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2131 [1] $auto$opt_expr.cc:205:group_cell_inputs$14126 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2127 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14121 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$14126 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2131 [4] $auto$opt_expr.cc:205:group_cell_inputs$14126 [2] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2131 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14121 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5017:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14116 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2123 [1] $auto$opt_expr.cc:205:group_cell_inputs$14116 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14116 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$14116 [3] $auto$opt_expr.cc:205:group_cell_inputs$14116 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2127 [4] $auto$opt_expr.cc:205:group_cell_inputs$14121 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2127 [1] $auto$opt_expr.cc:205:group_cell_inputs$14121 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2123 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14116 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$14121 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2127 [4] $auto$opt_expr.cc:205:group_cell_inputs$14121 [2] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2127 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14116 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5036:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14111 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2119 [1] $auto$opt_expr.cc:205:group_cell_inputs$14111 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14111 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$14111 [3] $auto$opt_expr.cc:205:group_cell_inputs$14111 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2123 [4] $auto$opt_expr.cc:205:group_cell_inputs$14116 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2123 [1] $auto$opt_expr.cc:205:group_cell_inputs$14116 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2119 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14111 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$14116 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2123 [4] $auto$opt_expr.cc:205:group_cell_inputs$14116 [2] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2123 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14111 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5055:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14106 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2115 [1] $auto$opt_expr.cc:205:group_cell_inputs$14106 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14106 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$14106 [3] $auto$opt_expr.cc:205:group_cell_inputs$14106 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2119 [4] $auto$opt_expr.cc:205:group_cell_inputs$14111 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2119 [1] $auto$opt_expr.cc:205:group_cell_inputs$14111 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2115 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14106 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$14111 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2119 [4] $auto$opt_expr.cc:205:group_cell_inputs$14111 [2] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2119 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14106 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5074:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14101 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2111 [1] $auto$opt_expr.cc:205:group_cell_inputs$14101 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14101 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$14101 [3] $auto$opt_expr.cc:205:group_cell_inputs$14101 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2115 [4] $auto$opt_expr.cc:205:group_cell_inputs$14106 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2115 [1] $auto$opt_expr.cc:205:group_cell_inputs$14106 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2111 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14101 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$14106 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2115 [4] $auto$opt_expr.cc:205:group_cell_inputs$14106 [2] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2115 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14101 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5093:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14096 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2107 [1] $auto$opt_expr.cc:205:group_cell_inputs$14096 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14096 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$14096 [3] $auto$opt_expr.cc:205:group_cell_inputs$14096 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2111 [4] $auto$opt_expr.cc:205:group_cell_inputs$14101 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2111 [1] $auto$opt_expr.cc:205:group_cell_inputs$14101 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2107 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$14096 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$14101 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2111 [4] $auto$opt_expr.cc:205:group_cell_inputs$14101 [2] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2111 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$14096 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5112:
      Old ports: A={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$14091 [1] $auto$opt_expr.cc:205:group_cell_inputs$14091 [2] $auto$opt_expr.cc:205:group_cell_inputs$14091 [0] 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$14091 [1] $auto$wreduce.cc:454:run$13925 [1] $auto$opt_expr.cc:205:group_cell_inputs$14091 [0] 1'0 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2107 [4] $auto$opt_expr.cc:205:group_cell_inputs$14096 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2107 [1] $auto$opt_expr.cc:205:group_cell_inputs$14096 [0] }
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$14091 [2] 1'1 }, B={ $auto$wreduce.cc:454:run$13925 [1] 1'0 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$14096 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2107 [4] $auto$opt_expr.cc:205:group_cell_inputs$14096 [2] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$1910.$result[4:0]$2107 [1] } = { 1'1 $auto$opt_expr.cc:205:group_cell_inputs$14091 [1:0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5131:
      Old ports: A=3'011, B=3'110, Y={ $auto$opt_expr.cc:205:group_cell_inputs$14091 [1] $auto$wreduce.cc:454:run$13925 [1] $auto$opt_expr.cc:205:group_cell_inputs$14091 [0] }
      New ports: A=2'01, B=2'10, Y=$auto$opt_expr.cc:205:group_cell_inputs$14091 [1:0]
      New connections: $auto$wreduce.cc:454:run$13925 [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11228:
      Old ports: A=8'00000000, B=8'10000000, Y=$auto$wreduce.cc:454:run$13938 [7:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$13938 [7]
      New connections: $auto$wreduce.cc:454:run$13938 [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11307:
      Old ports: A={ 1'1 $auto$wreduce.cc:454:run$13938 [7:0] }, B=9'100000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0]
      New ports: A=$auto$wreduce.cc:454:run$13938 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [8] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11583:
      Old ports: A=6'1xx1xx, B=6'000000, Y=$auto$wreduce.cc:454:run$13942 [5:0]
      New ports: A=2'1x, B=2'00, Y={ $auto$wreduce.cc:454:run$13942 [2] $auto$wreduce.cc:454:run$13942 [0] }
      New connections: { $auto$wreduce.cc:454:run$13942 [5:3] $auto$wreduce.cc:454:run$13942 [1] } = { $auto$wreduce.cc:454:run$13942 [2] $auto$wreduce.cc:454:run$13942 [0] $auto$wreduce.cc:454:run$13942 [0] $auto$wreduce.cc:454:run$13942 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11623:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [1] = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$11691:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [2]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [1:0] = 2'11
  Optimizing cells in module \soc.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3270:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0], B=8'01011010, Y=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] 1'0 $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] 1'1 }, B=4'0110, Y={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [6:5] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [2:1] } = 4'1001
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3285:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0], B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3] 1'1 }, B=2'10, Y={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3569:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [3:2]
      New connections: $flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$11307:
      Old ports: A=$auto$wreduce.cc:454:run$13938 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New ports: A=$auto$wreduce.cc:454:run$13938 [7], B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [6:0] = 7'0000000
  Optimizing cells in module \soc.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3327:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0], B=8'00011110, Y=$flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] 1'1 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] 1'0 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }, B=6'001110, Y={ $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [4:2] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [5] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3339:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] 1'0 $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }, B=3'110, Y={ $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [3:2] $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [1] = 1'1
  Optimizing cells in module \soc.
Performed a total of 36 changes.

13.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

13.29.6. Executing OPT_DFF pass (perform DFF optimizations).

13.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

13.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~5 debug messages>

13.29.9. Rerunning OPT passes. (Maybe there is more to do..)

13.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~107 debug messages>

13.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

13.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.29.13. Executing OPT_DFF pass (perform DFF optimizations).

13.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

13.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.29.16. Rerunning OPT passes. (Maybe there is more to do..)

13.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~107 debug messages>

13.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc.
Performed a total of 0 changes.

13.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.29.20. Executing OPT_DFF pass (perform DFF optimizations).

13.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.29.23. Finished OPT passes. (There is nothing left to do.)

13.30. Executing ICE40_WRAPCARRY pass (wrap carries).

13.31. Executing TECHMAP pass (map to technology primitives).

13.31.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

13.31.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

13.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$33afdd83bf3811dac2de7a968d39eea5718691bc\_90_pmux for cells of type $pmux.
Using template $paramod$dfca81329cbbac01700318224209a5f2318c7128\_80_ice40_alu for cells of type $alu.
Using template $paramod$c4905825bb8ecc38b98eb4167e8b007447af7884\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$150d098cb9cca1819459bc5073194c8c53d2862d\_80_ice40_alu for cells of type $alu.
Using template $paramod$080e6a70eb8bfa1ccf22d9718e795074645029a4\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$dde52db7035cb02b3cc5e73865788532339e3bcb\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:d706445b01d30e7e39c300843f011860ca2fe277$paramod$4cab501b307a93c2d80616155318b09503c0bdfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:055ddd148d72874b0eef92b3fb8db7ea91555f2d$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$constmap:a613a988efaee6fe68bd2154434accbfa7125b32$paramod$c414f9c4e0e82e8c11577c1142e59cbae97a9ea8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:66238140670a84ed07c7d89f723c4d7c895acfde$paramod$ca62cfdb92da5685ea9fec16e4f8f797c2bd1e14\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:cc753177e9e8bffd8b532faf7c0c91f2b219af97$paramod$0ce2d64320caea7c7ad9926dc0b17e0a25fc2cca\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:006c8a602c6573ea77dba12a1a2e26f798c1b5c2$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:58cf7e6babd57877aa1d2cbe56a5d5853f8eb1a1$paramod$580d2522be23e58e745a0a8e1a08059c8b2646c4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr'.

13.31.75. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4986 debug messages>

13.31.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~5 debug messages>
Removed 0 unused cells and 7 unused wires.
Using template $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_80_ice40_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~868 debug messages>

13.32. Executing OPT pass (performing simple optimizations).

13.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~13390 debug messages>

13.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~11925 debug messages>
Removed a total of 3975 cells.

13.32.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$14513 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [7], Q = \u_app.data_q [7]).
Adding EN signal on $auto$ff.cc:262:slice$14506 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [0], Q = \u_app.data_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$14507 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [1], Q = \u_app.data_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$14508 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [2], Q = \u_app.data_q [2]).
Adding EN signal on $auto$ff.cc:262:slice$14509 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [3], Q = \u_app.data_q [3]).
Adding EN signal on $auto$ff.cc:262:slice$14510 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [4], Q = \u_app.data_q [4]).
Adding EN signal on $auto$ff.cc:262:slice$14512 ($_DFFE_PN0P_) from module soc (D = \u_app.data_d [6], Q = \u_app.data_q [6]).

13.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 3478 unused cells and 2498 unused wires.
<suppressed ~3479 debug messages>

13.32.5. Rerunning OPT passes. (Removed registers in this run.)

13.32.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~23 debug messages>

13.32.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

13.32.8. Executing OPT_DFF pass (perform DFF optimizations).

13.32.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 26 unused wires.
<suppressed ~1 debug messages>

13.32.10. Finished fast OPT passes.

13.33. Executing ICE40_OPT pass (performing simple optimizations).

13.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13954.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$13954.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13967.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$13954.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13980.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$13954.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$13993.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$13954.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14002.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$13954.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14011.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$13954.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14020.slice[0].carry: CO=\up_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14023.slice[0].carry: CO=\u_app.data_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14026.slice[0].carry: CO=\u_prescaler.prescaler_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14029.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14035.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_in_fifo.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14038.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14038.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$14038.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14041.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14047.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14050.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14050.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$14050.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14053.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14056.slice[0].carry: CO=\u_usb_cdc.u_sie.delay_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14059.slice[0].carry: CO=\u_usb_cdc.u_sie.in_byte_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14065.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14068.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14071.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) soc.$auto$alumacc.cc:485:replace_alu$14077.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q [0]

13.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~98 debug messages>

13.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~57 debug messages>
Removed a total of 19 cells.

13.33.4. Executing OPT_DFF pass (perform DFF optimizations).

13.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 2 unused cells and 6 unused wires.
<suppressed ~3 debug messages>

13.33.6. Rerunning OPT passes. (Removed registers in this run.)

13.33.7. Running ICE40 specific optimizations.

13.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.33.10. Executing OPT_DFF pass (perform DFF optimizations).

13.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.33.12. Finished OPT passes. (There is nothing left to do.)

13.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

13.35. Executing TECHMAP pass (map to technology primitives).

13.35.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

13.35.2. Continuing TECHMAP pass.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
No more expansions possible.
<suppressed ~491 debug messages>

13.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14020.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14023.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14026.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14029.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14035.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14038.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14038.slice[4].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14041.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14047.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14050.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14050.slice[4].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14053.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14056.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14059.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14065.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14068.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14071.slice[0].carry ($lut).
Mapping soc.$auto$alumacc.cc:485:replace_alu$14077.slice[0].carry ($lut).

13.38. Executing ICE40_OPT pass (performing simple optimizations).

13.38.1. Running ICE40 specific optimizations.

13.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.
<suppressed ~698 debug messages>

13.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
<suppressed ~1479 debug messages>
Removed a total of 493 cells.

13.38.4. Executing OPT_DFF pass (perform DFF optimizations).

13.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..
Removed 0 unused cells and 3286 unused wires.
<suppressed ~1 debug messages>

13.38.6. Rerunning OPT passes. (Removed registers in this run.)

13.38.7. Running ICE40 specific optimizations.

13.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc.

13.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc'.
Removed a total of 0 cells.

13.38.10. Executing OPT_DFF pass (perform DFF optimizations).

13.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc..

13.38.12. Finished OPT passes. (There is nothing left to do.)

13.39. Executing TECHMAP pass (map to technology primitives).

13.39.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

13.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

13.40. Executing ABC pass (technology mapping using ABC).

13.40.1. Extracting gate netlist of module `\soc' to `<abc-temp-dir>/input.blif'..
Extracted 4115 gates and 4627 wires to a netlist network with 510 inputs and 461 outputs.

13.40.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     692.
ABC: Participating nodes from both networks       =    1536.
ABC: Participating nodes from the first network   =     692. (  62.06 % of nodes)
ABC: Participating nodes from the second network  =     844. (  75.70 % of nodes)
ABC: Node pairs (any polarity)                    =     692. (  62.06 % of names can be moved)
ABC: Node pairs (same polarity)                   =     590. (  52.91 % of names can be moved)
ABC: Total runtime =     0.13 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

13.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1114
ABC RESULTS:        internal signals:     3656
ABC RESULTS:           input signals:      510
ABC RESULTS:          output signals:      461
Removing temp directory.

13.41. Executing ICE40_WRAPCARRY pass (wrap carries).

13.42. Executing TECHMAP pass (map to technology primitives).

13.42.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

13.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 54 unused cells and 2669 unused wires.

13.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1197
  1-LUT               20
  2-LUT              230
  3-LUT              336
  4-LUT              611
  with \SB_CARRY    (#0)   71
  with \SB_CARRY    (#1)   72

Eliminating LUTs.
Number of LUTs:     1197
  1-LUT               20
  2-LUT              230
  3-LUT              336
  4-LUT              611
  with \SB_CARRY    (#0)   71
  with \SB_CARRY    (#1)   72

Combining LUTs.
Number of LUTs:     1161
  1-LUT               20
  2-LUT              189
  3-LUT              312
  4-LUT              640
  with \SB_CARRY    (#0)   71
  with \SB_CARRY    (#1)   72

Eliminated 0 LUTs.
Combined 36 LUTs.
<suppressed ~6215 debug messages>

13.44. Executing TECHMAP pass (map to technology primitives).

13.44.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

13.44.2. Continuing TECHMAP pass.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$0a3771672c6891ba44b2354bdc7d8e7df66ee918\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010011 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$c453d1b618145b2b2622be8d8bbd4338beec80d3\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$7843e8c123bb8acf2cb35298776a29dcf1524827\$lut for cells of type $lut.
Using template $paramod$f65ee35bb015c193ac754df333e0228f2afffa0c\$lut for cells of type $lut.
Using template $paramod$b38f14cbf649de888742c8d9c245315a16ac4233\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$b7c08b3e56c034c48622a65b854ff95f0da654e6\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$506e03709b10468255f3d8819b486cd1340ca5e5\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$96288e699aa5aef3f78113f3d61a81ccebbd5b8c\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$2d73cf21e7a3b53006ebbae47ecc48e73975ec46\$lut for cells of type $lut.
Using template $paramod$d119410bab96963da0139669592048db2c09198b\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$9d5b68c8da3340b77f1f858b0659185c5f0c4481\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$8de075b78551be2f87c0462616ee7cb01d276e89\$lut for cells of type $lut.
Using template $paramod$17353202acd85413c157354269332acedc0139e0\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$5037893c2f0202cbda412b45a61ab57b51500aee\$lut for cells of type $lut.
Using template $paramod$5898ae4e52b22eca363a418fa94151158a507d30\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$9119230fb968102e295516c9a2b2b6b11cf52499\$lut for cells of type $lut.
Using template $paramod$8e020ada9f82301d4c48e2caec46e68acdfaec5c\$lut for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod$ffa2c3035f7f4404aac6cc2bdc1275876c9ed078\$lut for cells of type $lut.
Using template $paramod$d567bba3e8ea5142deb2586d5045a7f7828e2b2a\$lut for cells of type $lut.
Using template $paramod$8174465cd93a8ce374b1105bcdb85c35e7883167\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$acb55385383eb6e0dd46a2fd1eab59cbc9d127ed\$lut for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$a4058b430c463ad21b4d22b28785b4fbc0bd9842\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$fec5a3e586b1930427fa7af9f5aac7fd41e707a1\$lut for cells of type $lut.
Using template $paramod$d3afbb90878580c83bdadaa1b3571bf27380c44c\$lut for cells of type $lut.
Using template $paramod$38a207c707820f72f67386d2619ee46ee88964f9\$lut for cells of type $lut.
Using template $paramod$10b0fe3049cfd7e6d38533387eb2b0cfded868cf\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$b9948a73a231c58d0ab55a22f9f8db02fd7396db\$lut for cells of type $lut.
Using template $paramod$e7757b2d317771cca578effc1d1433759b825f83\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$ecc6a65b93b0f202abee5fe231bbde1c0907d35a\$lut for cells of type $lut.
Using template $paramod$f551e3ea739035536482f324add53c20fa272a6b\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod$05f19d9c2311a3d1ab38ece311a1bb9f96c62043\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$279a8d961e6b2ded8450bee8ed637cb9efa31f02\$lut for cells of type $lut.
Using template $paramod$0629d68dd84e7f3d668ea0a47594067425b1ed6d\$lut for cells of type $lut.
Using template $paramod$c7b0f1a2bcc0ee781db0ea8fe1d89c36c0610e43\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$da0d148cdeade3c798212107d3d80b366097404a\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$99eb1ea876c2fcd2463282e1d08fa89d31eb901c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$30c7bb594369ca20ff4ff844ba6ed3179f45572d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101011 for cells of type $lut.
Using template $paramod$0bd56cf5130d265bdf3651844aad5160126b46af\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111110 for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$64669a7e87c28e39425dffff48145545533b4971\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$40413dca372c3389d0181101864da2a4e6cb988f\$lut for cells of type $lut.
Using template $paramod$84c7c9b548b26d7b87eb7861627298d3d576712c\$lut for cells of type $lut.
Using template $paramod$048d4aa2263b685fba6c6b0d38f6224df0dc3042\$lut for cells of type $lut.
Using template $paramod$49867e9c8af924ee11719e3461b11a6be0ebaa53\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod$bec5be7d552ede21c071ad538afdf64e0c15a37c\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$1e04fa3708d64040df722c8a3e8a40ef53bbb5a6\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$e7cf8575a194eb3a0b763de77523fb7297d31466\$lut for cells of type $lut.
Using template $paramod$a5fa16f6792f721e525cbdcedb4e5d3e91843765\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$587909f338538c772164428026afa01b460039a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$9bb605c35cd1c732ceb4c96c05ba83d26fc0c327\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101100 for cells of type $lut.
Using template $paramod$9850450c7f2ce6ec6d61697515f47872a7c4eee5\$lut for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$70e260b11d61c2beb07d1dff789df1caf45cc3d9\$lut for cells of type $lut.
Using template $paramod$422375ed3dc0d4f0e5c0c5f1906dad62654ab15d\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod$4789582d00084c3344b7a6dacf516efd46244876\$lut for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~3699 debug messages>
Removed 0 unused cells and 2582 unused wires.

13.45. Executing AUTONAME pass.
Renamed 31431 objects in module soc (67 iterations).
<suppressed ~2510 debug messages>

13.46. Executing HIERARCHY pass (managing design hierarchy).

13.46.1. Analyzing design hierarchy..
Top module:  \soc

13.46.2. Analyzing design hierarchy..
Top module:  \soc
Removed 0 unused modules.

13.47. Printing statistics.

=== soc ===

   Number of wires:               1053
   Number of wire bits:           3171
   Number of public wires:        1053
   Number of public wire bits:    3171
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1746
     SB_CARRY                      111
     SB_DFF                          2
     SB_DFFER                      383
     SB_DFFES                        7
     SB_DFFR                        73
     SB_DFFS                         4
     SB_GB                           1
     SB_IO                           3
     SB_LUT4                      1161
     SB_RGBA_DRV                     1

13.48. Executing CHECK pass (checking for obvious problems).
Checking module soc...
Found and reported 0 problems.

14. Executing JSON backend.

End of script. Logfile hash: a6ca2349ae, CPU: user 6.96s system 0.20s, MEM: 123.10 MB peak
Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 24% 46x opt_expr (1 sec), 12% 27x opt_clean (0 sec), ...
