{
	"name": "BOARD_NAME", 
	"chip_part": "CHIP_PART",
	"es": "ENGINEERING_SAMPLE_STATUS",
	"board_part": "BOARD_PART",

	"arch": {
		"device": "BOARD_DEVICE",
		"slr": {
			"_comment": "Use this for boards with SLRs",
			"num": NUM_SLRS,
			"master": MASTER_SLR
		}
	},

	"frequency": {
		"min": MIN_FREQ,
		"max": MAX_FREQ
	},

	"mem": {
		"_comment": "Use this for SoC boards",
		"type": "MEM_TYPE",
		"size": "DDR_SIZE"
	},

	"mem": {
		"_comment": "Use this for FPGA boards",
		"type": "MEM_TYPE",
		"num_banks": NUM_BANKS,
		"bank_size": "BANK_SIZE"
	},

	"address_map": {
		"mem_base_addr": "MEM_BASE_ADDR",
		"ompss_base_addr": "OMPSS_BASE_ADDR"
	}
}
