Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mult_behav xil_defaultlib.tb_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_stall' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/tb_mult.sv:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_clear' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/tb_mult.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_pull' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/AccordianBuffer.sv:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_clear' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/AccordianBuffer.sv:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_pull' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/AccordianBuffer.sv:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_clear' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/AccordianBuffer.sv:80]
WARNING: [VRFC 10-9466] unpacked array widths (8 versus 2) do not match [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/tb_mult.sv:73]
WARNING: [VRFC 10-5021] port 'i_m_rdy' is not connected on this instance [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/tb_mult.sv:71]
WARNING: [VRFC 10-3705] select index 2 into 'i_pulls' is out of bounds [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplication_Core.sv:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.data_packet_pkg
Compiling module xil_defaultlib.Indexer(MULT_COUNT=2)
Compiling module xil_defaultlib.Multiplier_Unit(MULTIPLIER_INDEX...
Compiling module xil_defaultlib.Multiplier_Unit(MULTIPLIER_INDEX...
Compiling module xil_defaultlib.Multiplication_Core(MULT_COUNT=2...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Simple_Adder
Compiling module xil_defaultlib.Addition_Core(SEGMENTS=8,ADD_COU...
Compiling module xil_defaultlib.Accordian_Buffer_default
Compiling module xil_defaultlib.tb_mult
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mult_behav
