{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607010750278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607010750279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 21:22:30 2020 " "Processing started: Thu Dec 03 21:22:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607010750279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607010750279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607010750279 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607010750703 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607010750704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NAND_gate-behaviour_nand " "Found design unit 1: NAND_gate-behaviour_nand" {  } { { "NAND_gate.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/NAND_gate.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607010762800 ""} { "Info" "ISGN_ENTITY_NAME" "1 NAND_gate " "Found entity 1: NAND_gate" {  } { { "NAND_gate.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/NAND_gate.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607010762800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607010762800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behaviour_alu " "Found design unit 1: ALU-behaviour_alu" {  } { { "ALU.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/ALU.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607010762827 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/ALU.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607010762827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607010762827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_gate-behaviour_xor " "Found design unit 1: XOR_gate-behaviour_xor" {  } { { "XOR_gate.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/XOR_gate.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607010762831 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_gate " "Found entity 1: XOR_gate" {  } { { "XOR_gate.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/XOR_gate.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607010762831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607010762831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_ALU-behaviour_TB_alu " "Found design unit 1: TB_ALU-behaviour_TB_alu" {  } { { "TB_ALU.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/TB_ALU.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607010762837 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_ALU " "Found entity 1: TB_ALU" {  } { { "TB_ALU.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/TB_ALU.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607010762837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607010762837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ks16bitadder.vhd 4 2 " "Found 4 design units, including 2 entities, in source file ks16bitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 grpop-grpfn " "Found design unit 1: grpop-grpfn" {  } { { "KS16bitAdder.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/KS16bitAdder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607010762843 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 KS16bitAdder-KS16bitAdder_bhv " "Found design unit 2: KS16bitAdder-KS16bitAdder_bhv" {  } { { "KS16bitAdder.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/KS16bitAdder.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607010762843 ""} { "Info" "ISGN_ENTITY_NAME" "1 KS16bitAdder " "Found entity 1: KS16bitAdder" {  } { { "KS16bitAdder.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/KS16bitAdder.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607010762843 ""} { "Info" "ISGN_ENTITY_NAME" "2 grpop " "Found entity 2: grpop" {  } { { "KS16bitAdder.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/KS16bitAdder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607010762843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607010762843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicgates.vhd 12 6 " "Found 12 design units, including 6 entities, in source file logicgates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANDGAte-AND_function " "Found design unit 1: ANDGAte-AND_function" {  } { { "LogicGates.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/LogicGates.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607010762849 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ORGate-OR_function " "Found design unit 2: ORGate-OR_function" {  } { { "LogicGates.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/LogicGates.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607010762849 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 NotGate-Not_function " "Found design unit 3: NotGate-Not_function" {  } { { "LogicGates.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/LogicGates.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607010762849 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NANDGate-NAND_function " "Found design unit 4: NANDGate-NAND_function" {  } { { "LogicGates.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/LogicGates.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607010762849 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 XorG-Xor_fn " "Found design unit 5: XorG-Xor_fn" {  } { { "LogicGates.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/LogicGates.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607010762849 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 LogicGates-LogicGates_bhv " "Found design unit 6: LogicGates-LogicGates_bhv" {  } { { "LogicGates.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/LogicGates.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607010762849 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicGates " "Found entity 1: LogicGates" {  } { { "LogicGates.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/LogicGates.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607010762849 ""} { "Info" "ISGN_ENTITY_NAME" "2 ANDGAte " "Found entity 2: ANDGAte" {  } { { "LogicGates.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/LogicGates.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607010762849 ""} { "Info" "ISGN_ENTITY_NAME" "3 ORGate " "Found entity 3: ORGate" {  } { { "LogicGates.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/LogicGates.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607010762849 ""} { "Info" "ISGN_ENTITY_NAME" "4 NotGate " "Found entity 4: NotGate" {  } { { "LogicGates.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/LogicGates.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607010762849 ""} { "Info" "ISGN_ENTITY_NAME" "5 NANDGate " "Found entity 5: NANDGate" {  } { { "LogicGates.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/LogicGates.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607010762849 ""} { "Info" "ISGN_ENTITY_NAME" "6 XorG " "Found entity 6: XorG" {  } { { "LogicGates.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/LogicGates.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607010762849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607010762849 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607010763063 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_zero1 ALU.vhd(15) " "Verilog HDL or VHDL warning at ALU.vhd(15): object \"temp_zero1\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/ALU.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607010763099 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_gate NAND_gate:nand_part " "Elaborating entity \"NAND_gate\" for hierarchy \"NAND_gate:nand_part\"" {  } { { "ALU.vhd" "nand_part" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/ALU.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607010763986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_gate XOR_gate:xor_part " "Elaborating entity \"XOR_gate\" for hierarchy \"XOR_gate:xor_part\"" {  } { { "ALU.vhd" "xor_part" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/ALU.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607010764059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KS16bitAdder KS16bitAdder:add_part " "Elaborating entity \"KS16bitAdder\" for hierarchy \"KS16bitAdder:add_part\"" {  } { { "ALU.vhd" "add_part" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/ALU.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607010764076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XorG KS16bitAdder:add_part\|XorG:\\XorGa:0:Xor_instance " "Elaborating entity \"XorG\" for hierarchy \"KS16bitAdder:add_part\|XorG:\\XorGa:0:Xor_instance\"" {  } { { "KS16bitAdder.vhd" "\\XorGa:0:Xor_instance" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/KS16bitAdder.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607010764129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NotGate KS16bitAdder:add_part\|XorG:\\XorGa:0:Xor_instance\|NotGate:Not1_instance " "Elaborating entity \"NotGate\" for hierarchy \"KS16bitAdder:add_part\|XorG:\\XorGa:0:Xor_instance\|NotGate:Not1_instance\"" {  } { { "LogicGates.vhd" "Not1_instance" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/LogicGates.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607010764136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDGAte KS16bitAdder:add_part\|XorG:\\XorGa:0:Xor_instance\|ANDGAte:AND1_instance " "Elaborating entity \"ANDGAte\" for hierarchy \"KS16bitAdder:add_part\|XorG:\\XorGa:0:Xor_instance\|ANDGAte:AND1_instance\"" {  } { { "LogicGates.vhd" "AND1_instance" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/LogicGates.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607010764141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ORGate KS16bitAdder:add_part\|XorG:\\XorGa:0:Xor_instance\|ORGate:OR_instance " "Elaborating entity \"ORGate\" for hierarchy \"KS16bitAdder:add_part\|XorG:\\XorGa:0:Xor_instance\|ORGate:OR_instance\"" {  } { { "LogicGates.vhd" "OR_instance" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/LogicGates.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607010764150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grpop KS16bitAdder:add_part\|grpop:\\stg1:0:prefixcomp " "Elaborating entity \"grpop\" for hierarchy \"KS16bitAdder:add_part\|grpop:\\stg1:0:prefixcomp\"" {  } { { "KS16bitAdder.vhd" "\\stg1:0:prefixcomp" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/KS16bitAdder.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607010764194 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607010766535 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607010767778 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607010767778 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "226 " "Implemented 226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607010768179 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607010768179 ""} { "Info" "ICUT_CUT_TM_LCELLS" "174 " "Implemented 174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607010768179 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607010768179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607010768387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 21:22:48 2020 " "Processing ended: Thu Dec 03 21:22:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607010768387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607010768387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607010768387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607010768387 ""}
