Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3.1_AR71948 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date              : Sat Aug 15 17:06:07 2020
| Host              : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
| Design            : top
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.259        0.000                      0                24613        0.000        0.000                      0                24613        1.062        0.000                       0                 10412  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
RFADC0_CLK        {0.000 31.250}       62.500          16.000          
RFADC0_CLK_dummy  {0.000 31.250}       62.500          16.000          
RFADC1_CLK        {0.000 31.250}       62.500          16.000          
RFADC1_CLK_dummy  {0.000 31.250}       62.500          16.000          
RFADC2_CLK        {0.000 5.000}        10.000          100.000         
RFADC2_CLK_dummy  {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK0    {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK1    {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK2    {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK3    {0.000 5.000}        10.000          100.000         
RFADC3_CLK        {0.000 5.000}        10.000          100.000         
RFADC3_CLK_dummy  {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK0    {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK1    {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK2    {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK3    {0.000 5.000}        10.000          100.000         
RFDAC0_CLK        {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK0    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK1    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK2    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK3    {0.000 5.000}        10.000          100.000         
RFDAC1_CLK        {0.000 1.953}        3.906           256.016         
clk_100_p         {0.000 5.000}        10.000          100.000         
  user_clk_mmcm   {0.000 2.500}        5.000           200.000         
clk_pl_0          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100_p                                                                                                                                                          2.000        0.000                       0                     1  
  user_clk_mmcm        2.259        0.000                      0                 3539        0.018        0.000                      0                 3539        1.062        0.000                       0                  1996  
clk_pl_0               2.808        0.000                      0                19247        0.000        0.000                      0                19247        3.400        0.000                       0                  8415  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 7.397        0.000                      0                 1827        0.133        0.000                      0                 1827  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100_p
  To Clock:  clk_100_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_mmcm
  To Clock:  user_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        2.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode3_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_23/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.342ns (13.857%)  route 2.126ns (86.143%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.621ns = ( 8.621 - 5.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.742ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.672ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        2.054     3.289    rfdc_multi_cores_mode3_reg_cntrl/IP_CLK
    SLICE_X99Y45         FDRE                                         r  rfdc_multi_cores_mode3_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y45         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.368 r  rfdc_multi_cores_mode3_reg_cntrl/sBus_reg[0]/Q
                         net (fo=3, routed)           0.223     3.591    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/edge_detect/edge_op/d0[0]
    SLICE_X99Y37         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     3.714 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/edge_detect/edge_op/y[0]_INST_0/O
                         net (fo=16, routed)          1.342     5.056    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_23/ss/basic_ctrl/mux2/d0[0]
    SLICE_X107Y72        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     5.145 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_23/ss/basic_ctrl/mux2/y[0]_INST_0/O
                         net (fo=2, routed)           0.098     5.243    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_23/ss/basic_ctrl/logical/d0[0]
    SLICE_X107Y72        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     5.294 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_23/ss/basic_ctrl/logical/y[0]_INST_0/O
                         net (fo=1, routed)           0.463     5.757    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_23/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clr
    SLICE_X108Y72        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_23/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.834     8.621    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_23/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X108Y72        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_23/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.459     8.162    
                         clock uncertainty           -0.072     8.091    
    SLICE_X108Y72        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     8.017    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_23/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          8.017    
                         arrival time                          -5.757    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.592ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode3_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.381ns (17.342%)  route 1.816ns (82.658%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.624ns = ( 8.624 - 5.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.742ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.672ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        2.054     3.289    rfdc_multi_cores_mode3_reg_cntrl/IP_CLK
    SLICE_X99Y45         FDRE                                         r  rfdc_multi_cores_mode3_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y45         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.368 r  rfdc_multi_cores_mode3_reg_cntrl/sBus_reg[0]/Q
                         net (fo=3, routed)           0.223     3.591    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/edge_detect/edge_op/d0[0]
    SLICE_X99Y37         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     3.714 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/edge_detect/edge_op/y[0]_INST_0/O
                         net (fo=16, routed)          1.277     4.991    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/basic_ctrl/mux2/d0[0]
    SLICE_X106Y56        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     5.081 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/basic_ctrl/mux2/y[0]_INST_0/O
                         net (fo=2, routed)           0.087     5.168    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/basic_ctrl/logical/d0[0]
    SLICE_X106Y56        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     5.257 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/basic_ctrl/logical/y[0]_INST_0/O
                         net (fo=1, routed)           0.229     5.486    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clr
    SLICE_X107Y56        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.837     8.624    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X107Y56        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.401     8.224    
                         clock uncertainty           -0.072     8.152    
    SLICE_X107Y56        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074     8.078    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          8.078    
                         arrival time                          -5.486    
  -------------------------------------------------------------------
                         slack                                  2.592    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode3_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_23/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.291ns (14.154%)  route 1.765ns (85.846%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.608ns = ( 8.608 - 5.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.742ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.821ns (routing 0.672ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        2.054     3.289    rfdc_multi_cores_mode3_reg_cntrl/IP_CLK
    SLICE_X99Y45         FDRE                                         r  rfdc_multi_cores_mode3_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y45         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.368 r  rfdc_multi_cores_mode3_reg_cntrl/sBus_reg[0]/Q
                         net (fo=3, routed)           0.223     3.591    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/edge_detect/edge_op/d0[0]
    SLICE_X99Y37         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     3.714 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/edge_detect/edge_op/y[0]_INST_0/O
                         net (fo=16, routed)          1.342     5.056    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_23/ss/basic_ctrl/mux2/d0[0]
    SLICE_X107Y72        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     5.145 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_23/ss/basic_ctrl/mux2/y[0]_INST_0/O
                         net (fo=2, routed)           0.200     5.345    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_23/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[0]
    SLICE_X107Y72        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_23/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.821     8.608    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_23/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X107Y72        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_23/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.459     8.149    
                         clock uncertainty           -0.072     8.078    
    SLICE_X107Y72        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     8.103    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_23/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          8.103    
                         arrival time                          -5.345    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/cdc_adc1_done_i/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/add_gen/logical1/latency_pipe_5_26_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.266ns (13.578%)  route 1.693ns (86.422%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.621ns = ( 8.621 - 5.000 ) 
    Source Clock Delay      (SCD):    3.282ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.047ns (routing 0.742ns, distribution 1.305ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.672ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        2.047     3.282    rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/cdc_adc1_done_i/dest_clk
    SLICE_X108Y100       FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/cdc_adc1_done_i/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.362 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/cdc_adc1_done_i/syncstages_ff_reg[3]/Q
                         net (fo=11, routed)          1.557     4.919    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/basic_ctrl/mux1/d0[0]
    SLICE_X106Y56        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     5.016 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/basic_ctrl/mux1/y[0]_INST_0/O
                         net (fo=1, routed)           0.087     5.103    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/add_gen/logical1/d0[0]
    SLICE_X106Y56        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     5.192 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/add_gen/logical1/latency_pipe_5_26[0]_i_1/O
                         net (fo=1, routed)           0.049     5.241    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/add_gen/logical1/fully_2_1_bit
    SLICE_X106Y56        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/add_gen/logical1/latency_pipe_5_26_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.834     8.621    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/add_gen/logical1/clk
    SLICE_X106Y56        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/add_gen/logical1/latency_pipe_5_26_reg[0]/C
                         clock pessimism             -0.459     8.162    
                         clock uncertainty           -0.072     8.091    
    SLICE_X106Y56        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.116    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/add_gen/logical1/latency_pipe_5_26_reg[0]
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -5.241    
  -------------------------------------------------------------------
                         slack                                  2.874    

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode3_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.327ns (18.066%)  route 1.483ns (81.934%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.620ns = ( 8.620 - 5.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.742ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.672ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        2.054     3.289    rfdc_multi_cores_mode3_reg_cntrl/IP_CLK
    SLICE_X99Y45         FDRE                                         r  rfdc_multi_cores_mode3_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y45         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.368 r  rfdc_multi_cores_mode3_reg_cntrl/sBus_reg[0]/Q
                         net (fo=3, routed)           0.223     3.591    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/edge_detect/edge_op/d0[0]
    SLICE_X99Y37         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     3.714 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/edge_detect/edge_op/y[0]_INST_0/O
                         net (fo=16, routed)          1.013     4.727    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_45/ss/basic_ctrl/mux2/d0[0]
    SLICE_X108Y74        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     4.816 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_45/ss/basic_ctrl/mux2/y[0]_INST_0/O
                         net (fo=2, routed)           0.041     4.857    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_45/ss/basic_ctrl/logical/d0[0]
    SLICE_X108Y74        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     4.893 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_45/ss/basic_ctrl/logical/y[0]_INST_0/O
                         net (fo=1, routed)           0.206     5.099    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clr
    SLICE_X108Y73        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.833     8.620    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X108Y73        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.459     8.161    
                         clock uncertainty           -0.072     8.090    
    SLICE_X108Y73        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     8.016    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          8.016    
                         arrival time                          -5.099    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             3.000ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode3_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.327ns (18.106%)  route 1.479ns (81.894%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.641ns = ( 8.641 - 5.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.742ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.854ns (routing 0.672ns, distribution 1.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        2.054     3.289    rfdc_multi_cores_mode3_reg_cntrl/IP_CLK
    SLICE_X99Y45         FDRE                                         r  rfdc_multi_cores_mode3_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y45         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.368 r  rfdc_multi_cores_mode3_reg_cntrl/sBus_reg[0]/Q
                         net (fo=3, routed)           0.223     3.591    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/edge_detect/edge_op/d0[0]
    SLICE_X99Y37         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     3.714 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/edge_detect/edge_op/y[0]_INST_0/O
                         net (fo=16, routed)          0.972     4.686    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_01/ss/basic_ctrl/mux2/d0[0]
    SLICE_X108Y58        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     4.775 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_01/ss/basic_ctrl/mux2/y[0]_INST_0/O
                         net (fo=2, routed)           0.041     4.816    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_01/ss/basic_ctrl/logical/d0[0]
    SLICE_X108Y58        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     4.852 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_01/ss/basic_ctrl/logical/y[0]_INST_0/O
                         net (fo=1, routed)           0.243     5.095    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clr
    SLICE_X108Y59        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.854     8.641    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X108Y59        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.401     8.241    
                         clock uncertainty           -0.072     8.169    
    SLICE_X108Y59        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     8.095    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          8.095    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                  3.000    

Slack (MET) :             3.042ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode3_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_67/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.402ns (24.261%)  route 1.255ns (75.739%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.593ns = ( 8.593 - 5.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.742ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.672ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        2.054     3.289    rfdc_multi_cores_mode3_reg_cntrl/IP_CLK
    SLICE_X99Y45         FDRE                                         r  rfdc_multi_cores_mode3_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y45         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.368 r  rfdc_multi_cores_mode3_reg_cntrl/sBus_reg[0]/Q
                         net (fo=3, routed)           0.223     3.591    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/edge_detect/edge_op/d0[0]
    SLICE_X99Y37         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     3.714 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/edge_detect/edge_op/y[0]_INST_0/O
                         net (fo=16, routed)          0.764     4.478    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_67/ss/basic_ctrl/mux2/d0[0]
    SLICE_X101Y74        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.627 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_67/ss/basic_ctrl/mux2/y[0]_INST_0/O
                         net (fo=2, routed)           0.050     4.677    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_67/ss/basic_ctrl/logical/d0[0]
    SLICE_X101Y74        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.728 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_67/ss/basic_ctrl/logical/y[0]_INST_0/O
                         net (fo=1, routed)           0.218     4.946    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_67/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clr
    SLICE_X101Y74        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_67/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.806     8.593    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_67/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X101Y74        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_67/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.459     8.134    
                         clock uncertainty           -0.072     8.063    
    SLICE_X101Y74        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     7.989    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot3_67/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          7.989    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                  3.042    

Slack (MET) :             3.049ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode3_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.292ns (15.887%)  route 1.546ns (84.113%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.623ns = ( 8.623 - 5.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.742ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.672ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        2.054     3.289    rfdc_multi_cores_mode3_reg_cntrl/IP_CLK
    SLICE_X99Y45         FDRE                                         r  rfdc_multi_cores_mode3_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y45         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.368 r  rfdc_multi_cores_mode3_reg_cntrl/sBus_reg[0]/Q
                         net (fo=3, routed)           0.223     3.591    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/edge_detect/edge_op/d0[0]
    SLICE_X99Y37         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     3.714 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/edge_detect/edge_op/y[0]_INST_0/O
                         net (fo=16, routed)          1.277     4.991    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/basic_ctrl/mux2/d0[0]
    SLICE_X106Y56        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     5.081 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/basic_ctrl/mux2/y[0]_INST_0/O
                         net (fo=2, routed)           0.046     5.127    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[0]
    SLICE_X106Y56        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.836     8.623    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X106Y56        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.401     8.223    
                         clock uncertainty           -0.072     8.151    
    SLICE_X106Y56        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     8.176    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          8.176    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                  3.049    

Slack (MET) :             3.067ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/gpio_led1/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode3_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.079ns (4.631%)  route 1.627ns (95.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 8.514 - 5.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.947ns (routing 0.742ns, distribution 1.205ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.672ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.947     3.182    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/gpio_led1/convert/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X95Y32         FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/gpio_led1/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y32         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.261 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/gpio_led1/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           1.627     4.888    rfdc_multi_cores_mode3_gpio_led1/gateway[0]
    BITSLICE_RX_TX_X0Y2  FDRE                                         r  rfdc_multi_cores_mode3_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.727     8.514    rfdc_multi_cores_mode3_gpio_led1/clk
    BITSLICE_RX_TX_X0Y2  FDRE                                         r  rfdc_multi_cores_mode3_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
                         clock pessimism             -0.413     8.101    
                         clock uncertainty           -0.072     8.029    
    BITSLICE_RX_TX_X0Y2  FDRE (Setup_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                     -0.074     7.955    rfdc_multi_cores_mode3_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -4.888    
  -------------------------------------------------------------------
                         slack                                  3.067    

Slack (MET) :             3.067ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode3_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.345ns (21.231%)  route 1.280ns (78.769%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.586ns = ( 8.586 - 5.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.054ns (routing 0.742ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.672ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        2.054     3.289    rfdc_multi_cores_mode3_reg_cntrl/IP_CLK
    SLICE_X99Y45         FDRE                                         r  rfdc_multi_cores_mode3_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y45         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.368 r  rfdc_multi_cores_mode3_reg_cntrl/sBus_reg[0]/Q
                         net (fo=3, routed)           0.223     3.591    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/edge_detect/edge_op/d0[0]
    SLICE_X99Y37         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     3.714 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/edge_detect/edge_op/y[0]_INST_0/O
                         net (fo=16, routed)          0.762     4.476    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_45/ss/basic_ctrl/mux2/d0[0]
    SLICE_X97Y62         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     4.566 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_45/ss/basic_ctrl/mux2/y[0]_INST_0/O
                         net (fo=2, routed)           0.054     4.620    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_45/ss/basic_ctrl/logical/d0[0]
    SLICE_X97Y62         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.673 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_45/ss/basic_ctrl/logical/y[0]_INST_0/O
                         net (fo=1, routed)           0.241     4.914    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clr
    SLICE_X97Y62         FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.799     8.586    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X97Y62         FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.459     8.127    
                         clock uncertainty           -0.072     8.056    
    SLICE_X97Y62         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074     7.982    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          7.982    
                         arrival time                          -4.914    
  -------------------------------------------------------------------
                         slack                                  3.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_23/ss/add_gen/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_1.fdse_comp/C
                            (rising edge-triggered cell FDSE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_23/ss/add_gen/shift/op_mem_46_20_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.058ns (49.153%)  route 0.060ns (50.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.287ns
    Source Clock Delay      (SCD):    3.589ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Net Delay (Source):      1.802ns (routing 0.672ns, distribution 1.130ns)
  Clock Net Delay (Destination): 2.052ns (routing 0.742ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.802     3.589    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_23/ss/add_gen/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X100Y33        FDSE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_23/ss/add_gen/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_1.fdse_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y33        FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.647 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_23/ss/add_gen/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_1.fdse_comp/Q
                         net (fo=3, routed)           0.060     3.707    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_23/ss/add_gen/shift/ip[0]
    SLICE_X100Y33        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_23/ss/add_gen/shift/op_mem_46_20_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        2.052     3.287    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_23/ss/add_gen/shift/clk
    SLICE_X100Y33        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_23/ss/add_gen/shift/op_mem_46_20_reg[0][18]/C
                         clock pessimism              0.342     3.629    
    SLICE_X100Y33        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     3.689    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_23/ss/add_gen/shift/op_mem_46_20_reg[0][18]
  -------------------------------------------------------------------
                         required time                         -3.689    
                         arrival time                           3.707    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_67/ss/add_gen/delay6/op_mem_20_24_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Net Delay (Source):      1.157ns (routing 0.408ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.459ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.157     2.107    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_67/ss/add_gen/delay6/clk
    SLICE_X117Y21        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_67/ss/add_gen/delay6/op_mem_20_24_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y21        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.146 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_67/ss/add_gen/delay6/op_mem_20_24_reg[0][10]/Q
                         net (fo=1, routed)           0.033     2.179    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_67/ss/dat_del/d[10]
    SLICE_X117Y21        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.305     1.893    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_67/ss/dat_del/clk
    SLICE_X117Y21        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][10]/C
                         clock pessimism              0.220     2.113    
    SLICE_X117Y21        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.160    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_23/ss/add_gen/delay6/op_mem_20_24_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_23/ss/dat_del/op_mem_20_24_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Net Delay (Source):      1.153ns (routing 0.408ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.459ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.153     2.103    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_23/ss/add_gen/delay6/clk
    SLICE_X116Y36        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_23/ss/add_gen/delay6/op_mem_20_24_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y36        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.142 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_23/ss/add_gen/delay6/op_mem_20_24_reg[0][28]/Q
                         net (fo=1, routed)           0.033     2.175    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_23/ss/dat_del/d[28]
    SLICE_X116Y36        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_23/ss/dat_del/op_mem_20_24_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.301     1.889    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_23/ss/dat_del/clk
    SLICE_X116Y36        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_23/ss/dat_del/op_mem_20_24_reg[0][28]/C
                         clock pessimism              0.220     2.109    
    SLICE_X116Y36        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.156    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_23/ss/dat_del/op_mem_20_24_reg[0][28]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_67/ss/add_gen/delay6/op_mem_20_24_reg[0][21]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_67/ss/dat_del/op_mem_20_24_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Net Delay (Source):      1.158ns (routing 0.408ns, distribution 0.750ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.459ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.158     2.108    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_67/ss/add_gen/delay6/clk
    SLICE_X117Y42        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_67/ss/add_gen/delay6/op_mem_20_24_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y42        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.147 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_67/ss/add_gen/delay6/op_mem_20_24_reg[0][21]/Q
                         net (fo=1, routed)           0.033     2.180    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_67/ss/dat_del/d[21]
    SLICE_X117Y42        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_67/ss/dat_del/op_mem_20_24_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.306     1.894    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_67/ss/dat_del/clk
    SLICE_X117Y42        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_67/ss/dat_del/op_mem_20_24_reg[0][21]/C
                         clock pessimism              0.220     2.114    
    SLICE_X117Y42        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.161    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_67/ss/dat_del/op_mem_20_24_reg[0][21]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/add_gen/delay6/op_mem_20_24_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/dat_del/op_mem_20_24_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Net Delay (Source):      1.144ns (routing 0.408ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.459ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.144     2.094    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/add_gen/delay6/clk
    SLICE_X114Y62        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/add_gen/delay6/op_mem_20_24_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y62        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.133 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/add_gen/delay6/op_mem_20_24_reg[0][15]/Q
                         net (fo=1, routed)           0.033     2.166    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/dat_del/d[15]
    SLICE_X114Y62        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/dat_del/op_mem_20_24_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.290     1.878    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/dat_del/clk
    SLICE_X114Y62        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/dat_del/op_mem_20_24_reg[0][15]/C
                         clock pessimism              0.222     2.100    
    SLICE_X114Y62        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.147    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot2_01/ss/dat_del/op_mem_20_24_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode3_snapshot0_01_ss_ctrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_01/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    -0.221ns
  Clock Net Delay (Source):      1.129ns (routing 0.408ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.459ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.129     2.079    rfdc_multi_cores_mode3_snapshot0_01_ss_ctrl/IP_CLK
    SLICE_X101Y46        FDRE                                         r  rfdc_multi_cores_mode3_snapshot0_01_ss_ctrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y46        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.118 r  rfdc_multi_cores_mode3_snapshot0_01_ss_ctrl/sBus_reg[0]/Q
                         net (fo=1, routed)           0.033     2.151    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_01/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[0]
    SLICE_X101Y46        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_01/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.276     1.864    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_01/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X101Y46        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_01/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                         clock pessimism              0.221     2.085    
    SLICE_X101Y46        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.132    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_01/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_45/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[7].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Net Delay (Source):      1.123ns (routing 0.408ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.459ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.123     2.073    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_45/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X102Y40        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_45/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y40        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.112 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_45/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/Q
                         net (fo=1, routed)           0.033     2.145    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[7]
    SLICE_X102Y40        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[7].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.269     1.857    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X102Y40        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
                         clock pessimism              0.222     2.079    
    SLICE_X102Y40        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.126    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_45/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[7].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode3_snapshot0_67_ss_ctrl/sBus_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_67/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    -0.221ns
  Clock Net Delay (Source):      1.128ns (routing 0.408ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.275ns (routing 0.459ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.128     2.078    rfdc_multi_cores_mode3_snapshot0_67_ss_ctrl/IP_CLK
    SLICE_X100Y46        FDRE                                         r  rfdc_multi_cores_mode3_snapshot0_67_ss_ctrl/sBus_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y46        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.117 r  rfdc_multi_cores_mode3_snapshot0_67_ss_ctrl/sBus_reg[1]/Q
                         net (fo=1, routed)           0.033     2.150    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_67/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[0]
    SLICE_X100Y46        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_67/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.275     1.863    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_67/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X100Y46        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_67/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                         clock pessimism              0.221     2.084    
    SLICE_X100Y46        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.131    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_67/ss/basic_ctrl/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_67/ss/add_gen/delay6/op_mem_20_24_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    -0.218ns
  Clock Net Delay (Source):      1.161ns (routing 0.408ns, distribution 0.753ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.459ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.161     2.111    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_67/ss/add_gen/delay6/clk
    SLICE_X117Y19        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_67/ss/add_gen/delay6/op_mem_20_24_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y19        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.150 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_67/ss/add_gen/delay6/op_mem_20_24_reg[0][6]/Q
                         net (fo=1, routed)           0.033     2.183    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_67/ss/dat_del/d[6]
    SLICE_X117Y19        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.311     1.899    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_67/ss/dat_del/clk
    SLICE_X117Y19        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][6]/C
                         clock pessimism              0.218     2.117    
    SLICE_X117Y19        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.164    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Net Delay (Source):      1.121ns (routing 0.408ns, distribution 0.713ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.459ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.121     2.071    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X102Y26        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y26        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.110 r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/Q
                         net (fo=1, routed)           0.033     2.143    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[3]
    SLICE_X102Y26        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=2074, routed)        1.267     1.855    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X102Y26        FDRE                                         r  rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2/C
                         clock pessimism              0.222     2.077    
    SLICE_X102Y26        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.124    rfdc_multi_cores_mode3_inst/rfdc_multi_cores_mode3_struct/snapshot1_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_mmcm
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     FDRE/C              n/a            3.195         5.000       1.805      BITSLICE_RX_TX_X0Y14  rfdc_multi_cores_mode3_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     FDRE/C              n/a            3.195         5.000       1.805      BITSLICE_RX_TX_X0Y2   rfdc_multi_cores_mode3_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     HSDAC/FABRIC_CLK    n/a            2.000         5.000       3.000      HSDAC_X0Y1            rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         5.000       3.077      HSADC_X0Y0            rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         5.000       3.077      HSADC_X0Y1            rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X11Y5          axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X10Y4          axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X10Y5          axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X11Y6          axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X10Y6          axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y14  rfdc_multi_cores_mode3_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y14  rfdc_multi_cores_mode3_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y2   rfdc_multi_cores_mode3_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y2   rfdc_multi_cores_mode3_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y0            rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Slow    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y1            rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y1            rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSDAC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSDAC_X0Y1            rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
Low Pulse Width   Slow    HSDAC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSDAC_X0Y1            rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y0            rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Fast    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y2   rfdc_multi_cores_mode3_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y2   rfdc_multi_cores_mode3_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y14  rfdc_multi_cores_mode3_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y14  rfdc_multi_cores_mode3_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y0            rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y0            rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Slow    HSDAC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSDAC_X0Y1            rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSDAC_X0Y1            rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y1            rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y1            rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/rx1_u_adc/FABRIC_CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode3_rfdc_V0_2/inst/axi_timeout_en_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.842ns  (logic 0.364ns (5.320%)  route 6.478ns (94.680%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 11.989 - 10.000 ) 
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.046ns (routing 0.632ns, distribution 1.414ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.574ns, distribution 1.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        2.046     2.272    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y63         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.351 f  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[3]/Q
                         net (fo=89, routed)          2.932     5.283    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_register_decode/adc3_slice0_irq_en_reg[2][1]
    SLICE_X108Y134       LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.136     5.419 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_register_decode/dac0_irq_en_i_2/O
                         net (fo=8, routed)           0.157     5.576    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_timeout_en_reg_0
    SLICE_X109Y134       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149     5.725 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_irq_en_i_1/O
                         net (fo=7, routed)           3.389     9.114    rfdc_multi_cores_mode3_rfdc_V0_2/inst/bank0_write[65]
    SLICE_X23Y39         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/axi_timeout_en_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.807    11.989    rfdc_multi_cores_mode3_rfdc_V0_2/inst/s_axi_aclk
    SLICE_X23Y39         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/axi_timeout_en_reg/C
                         clock pessimism              0.124    12.113    
                         clock uncertainty           -0.130    11.983    
    SLICE_X23Y39         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    11.922    rfdc_multi_cores_mode3_rfdc_V0_2/inst/axi_timeout_en_reg
  -------------------------------------------------------------------
                         required time                         11.922    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             3.127ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 1.067ns (16.064%)  route 5.575ns (83.936%))
  Logic Levels:           10  (CARRY8=2 LUT6=8)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns = ( 11.921 - 10.000 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.632ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.574ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.945     2.171    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y58         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.250 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/Q
                         net (fo=68, routed)          2.949     5.199    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[14]
    SLICE_X115Y144       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     5.349 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.048     5.397    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X115Y144       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     5.450 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.288     5.738    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X112Y146       LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     5.791 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_6/O
                         net (fo=2, routed)           0.312     6.103    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[6]
    SLICE_X114Y130       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     6.253 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.298     7.551    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X81Y76         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     7.641 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.111     7.752    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X81Y74         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     7.900 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.174     8.074    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X81Y72         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.264 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     8.290    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X81Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     8.372 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[3]
                         net (fo=1, routed)           0.168     8.540    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_12
    SLICE_X81Y73         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     8.576 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[12]_i_3/O
                         net (fo=1, routed)           0.152     8.728    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[12]
    SLICE_X81Y75         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     8.764 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[12]_i_1/O
                         net (fo=1, routed)           0.049     8.813    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[12]_i_1_n_0
    SLICE_X81Y75         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.739    11.921    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X81Y75         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/C
                         clock pessimism              0.124    12.045    
                         clock uncertainty           -0.130    11.915    
    SLICE_X81Y75         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.940    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]
  -------------------------------------------------------------------
                         required time                         11.940    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  3.127    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.480ns  (logic 1.013ns (15.633%)  route 5.467ns (84.367%))
  Logic Levels:           8  (CARRY8=1 LUT6=7)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.930ns = ( 11.930 - 10.000 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.632ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.748ns (routing 0.574ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.945     2.171    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y58         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.250 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/Q
                         net (fo=68, routed)          2.949     5.199    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[14]
    SLICE_X115Y144       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     5.349 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.048     5.397    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X115Y144       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     5.450 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.288     5.738    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X112Y146       LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     5.791 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_6/O
                         net (fo=2, routed)           0.312     6.103    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[6]
    SLICE_X114Y130       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     6.253 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.298     7.551    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X81Y76         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     7.641 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.111     7.752    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X81Y74         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     7.900 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.174     8.074    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X81Y72         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     8.312 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[5]
                         net (fo=1, routed)           0.228     8.540    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_10
    SLICE_X82Y72         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052     8.592 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[6]_i_1/O
                         net (fo=1, routed)           0.059     8.651    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[6]
    SLICE_X82Y72         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.748    11.930    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X82Y72         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/C
                         clock pessimism              0.124    12.054    
                         clock uncertainty           -0.130    11.924    
    SLICE_X82Y72         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    11.949    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]
  -------------------------------------------------------------------
                         required time                         11.949    
                         arrival time                          -8.651    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.318ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 1.078ns (16.705%)  route 5.375ns (83.295%))
  Logic Levels:           9  (CARRY8=2 LUT6=7)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.923ns = ( 11.923 - 10.000 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.632ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.574ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.945     2.171    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y58         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.250 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/Q
                         net (fo=68, routed)          2.949     5.199    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[14]
    SLICE_X115Y144       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     5.349 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.048     5.397    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X115Y144       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     5.450 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.288     5.738    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X112Y146       LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     5.791 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_6/O
                         net (fo=2, routed)           0.312     6.103    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[6]
    SLICE_X114Y130       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     6.253 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.298     7.551    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X81Y76         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     7.641 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.111     7.752    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X81Y74         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     7.900 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.174     8.074    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X81Y72         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.264 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     8.290    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X81Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     8.366 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[1]
                         net (fo=1, routed)           0.121     8.487    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_14
    SLICE_X81Y74         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     8.576 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[10]_i_1/O
                         net (fo=1, routed)           0.048     8.624    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[10]
    SLICE_X81Y74         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.741    11.923    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X81Y74         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/C
                         clock pessimism              0.124    12.047    
                         clock uncertainty           -0.130    11.917    
    SLICE_X81Y74         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    11.942    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]
  -------------------------------------------------------------------
                         required time                         11.942    
                         arrival time                          -8.624    
  -------------------------------------------------------------------
                         slack                                  3.318    

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.443ns  (logic 1.019ns (15.816%)  route 5.424ns (84.184%))
  Logic Levels:           9  (CARRY8=2 LUT6=7)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns = ( 11.921 - 10.000 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.632ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.574ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.945     2.171    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y58         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.250 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/Q
                         net (fo=68, routed)          2.949     5.199    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[14]
    SLICE_X115Y144       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     5.349 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.048     5.397    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X115Y144       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     5.450 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.288     5.738    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X112Y146       LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     5.791 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_6/O
                         net (fo=2, routed)           0.312     6.103    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[6]
    SLICE_X114Y130       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     6.253 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.298     7.551    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X81Y76         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     7.641 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.111     7.752    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X81Y74         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     7.900 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.174     8.074    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X81Y72         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.264 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     8.290    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X81Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.346 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[0]
                         net (fo=1, routed)           0.168     8.514    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_15
    SLICE_X81Y74         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050     8.564 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[9]_i_1/O
                         net (fo=1, routed)           0.050     8.614    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[9]
    SLICE_X81Y74         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.739    11.921    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X81Y74         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/C
                         clock pessimism              0.124    12.045    
                         clock uncertainty           -0.130    11.915    
    SLICE_X81Y74         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.940    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]
  -------------------------------------------------------------------
                         required time                         11.940    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.365ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 1.029ns (16.063%)  route 5.377ns (83.937%))
  Logic Levels:           9  (CARRY8=2 LUT6=7)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.923ns = ( 11.923 - 10.000 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.632ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.574ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.945     2.171    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y58         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.250 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/Q
                         net (fo=68, routed)          2.949     5.199    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[14]
    SLICE_X115Y144       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     5.349 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.048     5.397    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X115Y144       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     5.450 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.288     5.738    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X112Y146       LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     5.791 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_6/O
                         net (fo=2, routed)           0.312     6.103    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[6]
    SLICE_X114Y130       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     6.253 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.298     7.551    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X81Y76         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     7.641 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.111     7.752    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X81Y74         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     7.900 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.174     8.074    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X81Y72         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.264 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     8.290    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X81Y73         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     8.357 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[2]
                         net (fo=1, routed)           0.120     8.477    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_13
    SLICE_X81Y74         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     8.526 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[11]_i_2/O
                         net (fo=1, routed)           0.051     8.577    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[11]
    SLICE_X81Y74         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.741    11.923    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X81Y74         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/C
                         clock pessimism              0.124    12.047    
                         clock uncertainty           -0.130    11.917    
    SLICE_X81Y74         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    11.942    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]
  -------------------------------------------------------------------
                         required time                         11.942    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  3.365    

Slack (MET) :             3.366ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 0.999ns (15.578%)  route 5.414ns (84.422%))
  Logic Levels:           8  (CARRY8=1 LUT6=7)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.931ns = ( 11.931 - 10.000 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.632ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.574ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.945     2.171    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y58         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.250 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/Q
                         net (fo=68, routed)          2.949     5.199    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[14]
    SLICE_X115Y144       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     5.349 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.048     5.397    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X115Y144       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     5.450 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.288     5.738    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X112Y146       LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     5.791 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_6/O
                         net (fo=2, routed)           0.312     6.103    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[6]
    SLICE_X114Y130       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     6.253 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.298     7.551    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X81Y76         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     7.641 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.111     7.752    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X81Y74         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     7.900 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.174     8.074    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X81Y72         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[6])
                                                      0.224     8.298 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[6]
                         net (fo=1, routed)           0.175     8.473    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_9
    SLICE_X82Y72         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     8.525 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[7]_i_1/O
                         net (fo=1, routed)           0.059     8.584    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[7]
    SLICE_X82Y72         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.749    11.931    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X82Y72         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/C
                         clock pessimism              0.124    12.055    
                         clock uncertainty           -0.130    11.925    
    SLICE_X82Y72         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.950    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]
  -------------------------------------------------------------------
                         required time                         11.950    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  3.366    

Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.379ns  (logic 0.954ns (14.955%)  route 5.425ns (85.045%))
  Logic Levels:           8  (CARRY8=1 LUT6=7)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.931ns = ( 11.931 - 10.000 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.632ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.574ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.945     2.171    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y58         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.250 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/Q
                         net (fo=68, routed)          2.949     5.199    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[14]
    SLICE_X115Y144       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     5.349 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.048     5.397    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X115Y144       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     5.450 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.288     5.738    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X112Y146       LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     5.791 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_6/O
                         net (fo=2, routed)           0.312     6.103    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[6]
    SLICE_X114Y130       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     6.253 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.298     7.551    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X81Y76         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     7.641 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.111     7.752    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X81Y74         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     7.900 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.174     8.074    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X81Y72         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     8.206 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[2]
                         net (fo=1, routed)           0.173     8.379    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_13
    SLICE_X82Y72         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     8.478 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[3]_i_1/O
                         net (fo=1, routed)           0.072     8.550    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[3]
    SLICE_X82Y72         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.749    11.931    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X82Y72         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]/C
                         clock pessimism              0.124    12.055    
                         clock uncertainty           -0.130    11.925    
    SLICE_X82Y72         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.950    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]
  -------------------------------------------------------------------
                         required time                         11.950    
                         arrival time                          -8.550    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/FSM_sequential_access_cs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.200ns  (logic 0.683ns (11.016%)  route 5.517ns (88.984%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.847ns = ( 11.847 - 10.000 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.632ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.665ns (routing 0.574ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.945     2.171    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y58         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.250 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/Q
                         net (fo=68, routed)          2.949     5.199    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[14]
    SLICE_X115Y144       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     5.349 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.048     5.397    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X115Y144       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     5.450 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.288     5.738    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X112Y146       LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     5.791 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_6/O
                         net (fo=2, routed)           0.312     6.103    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[6]
    SLICE_X114Y130       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     6.253 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.348     7.601    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X81Y76         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     7.700 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_3/O
                         net (fo=1, routed)           0.095     7.795    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_3_n_0
    SLICE_X81Y74         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     7.894 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_1/O
                         net (fo=3, routed)           0.477     8.371    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER_n_19
    SLICE_X80Y74         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/FSM_sequential_access_cs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.665    11.847    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X80Y74         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/FSM_sequential_access_cs_reg[0]/C
                         clock pessimism              0.124    11.971    
                         clock uncertainty           -0.130    11.841    
    SLICE_X80Y74         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.781    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/FSM_sequential_access_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.781    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  3.410    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 0.999ns (15.690%)  route 5.368ns (84.310%))
  Logic Levels:           8  (CARRY8=1 LUT6=7)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.930ns = ( 11.930 - 10.000 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 0.632ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.748ns (routing 0.574ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.945     2.171    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y58         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.250 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17]/Q
                         net (fo=68, routed)          2.949     5.199    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[14]
    SLICE_X115Y144       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     5.349 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.048     5.397    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X115Y144       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     5.450 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.288     5.738    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X112Y146       LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     5.791 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_6/O
                         net (fo=2, routed)           0.312     6.103    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[6]
    SLICE_X114Y130       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     6.253 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.298     7.551    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X81Y76         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     7.641 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.111     7.752    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X81Y74         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     7.900 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.174     8.074    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X81Y72         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[7])
                                                      0.239     8.313 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[7]
                         net (fo=1, routed)           0.121     8.434    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_8
    SLICE_X82Y72         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     8.471 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[8]_i_1/O
                         net (fo=1, routed)           0.067     8.538    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[8]
    SLICE_X82Y72         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.748    11.930    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X82Y72         FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/C
                         clock pessimism              0.124    12.054    
                         clock uncertainty           -0.130    11.924    
    SLICE_X82Y72         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    11.949    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]
  -------------------------------------------------------------------
                         required time                         11.949    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  3.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/FSM_sequential_pll_state_machine.status_sm_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/pll_state_machine.drpaddr_status_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.061ns (35.057%)  route 0.113ns (64.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.880ns (routing 0.574ns, distribution 1.306ns)
  Clock Net Delay (Destination): 2.137ns (routing 0.632ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.880     2.062    rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/s_axi_aclk
    SLICE_X114Y113       FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/FSM_sequential_pll_state_machine.status_sm_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y113       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.123 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/FSM_sequential_pll_state_machine.status_sm_state_reg[2]/Q
                         net (fo=11, routed)          0.113     2.236    rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/status_sm_state__0[2]
    SLICE_X115Y114       FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/pll_state_machine.drpaddr_status_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        2.137     2.363    rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/s_axi_aclk
    SLICE_X115Y114       FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/pll_state_machine.drpaddr_status_reg[6]/C
                         clock pessimism             -0.189     2.174    
    SLICE_X115Y114       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     2.236    rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/pll_state_machine.drpaddr_status_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_RFDC_MODE3_overvol_irq/i_adc12_overvol_ack/read_ack_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_RFDC_MODE3_overvol_irq/i_adc12_overvol_ack/read_ack_tog_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.060ns (33.333%)  route 0.120ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.856ns (routing 0.574ns, distribution 1.282ns)
  Clock Net Delay (Destination): 2.108ns (routing 0.632ns, distribution 1.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.856     2.038    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_RFDC_MODE3_overvol_irq/i_adc12_overvol_ack/s_axi_aclk
    SLICE_X109Y131       FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_RFDC_MODE3_overvol_irq/i_adc12_overvol_ack/read_ack_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.098 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_RFDC_MODE3_overvol_irq/i_adc12_overvol_ack/read_ack_tog_reg/Q
                         net (fo=3, routed)           0.120     2.218    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_RFDC_MODE3_overvol_irq/i_adc12_overvol_ack/read_ack_tog_reg_0
    SLICE_X110Y131       FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_RFDC_MODE3_overvol_irq/i_adc12_overvol_ack/read_ack_tog_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        2.108     2.334    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_RFDC_MODE3_overvol_irq/i_adc12_overvol_ack/s_axi_aclk
    SLICE_X110Y131       FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_RFDC_MODE3_overvol_irq/i_adc12_overvol_ack/read_ack_tog_r_reg/C
                         clock pessimism             -0.183     2.151    
    SLICE_X110Y131       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     2.213    rfdc_multi_cores_mode3_rfdc_V0_2/inst/i_RFDC_MODE3_overvol_irq/i_adc12_overvol_ack/read_ack_tog_r_reg
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/mem_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/mem_data_adc1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.080ns (29.412%)  route 0.192ns (70.588%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      1.861ns (routing 0.574ns, distribution 1.287ns)
  Clock Net Delay (Destination): 2.127ns (routing 0.632ns, distribution 1.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.861     2.043    rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/s_axi_aclk
    SLICE_X111Y122       FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/mem_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.102 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/mem_addr_reg[6]/Q
                         net (fo=35, routed)          0.182     2.284    rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/mem_addr_adc1[6]
    SLICE_X111Y119       MUXF7 (Prop_F7MUX_GH_SLICEL_S_O)
                                                      0.021     2.305 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/mem_data_adc1_reg[24]_i_1/O
                         net (fo=1, routed)           0.010     2.315    rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/instr_adc1__0[24]
    SLICE_X111Y119       FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/mem_data_adc1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        2.127     2.353    rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/s_axi_aclk
    SLICE_X111Y119       FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/mem_data_adc1_reg[24]/C
                         clock pessimism             -0.106     2.247    
    SLICE_X111Y119       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.307    rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/mem_data_adc1_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/constants_config/FSM_sequential_const_sm_state_adc1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.096ns (34.909%)  route 0.179ns (65.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      1.869ns (routing 0.574ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.137ns (routing 0.632ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.869     2.051    rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/constants_config/s_axi_aclk
    SLICE_X114Y121       FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/constants_config/FSM_sequential_const_sm_state_adc1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y121       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.112 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/constants_config/FSM_sequential_const_sm_state_adc1_reg[2]/Q
                         net (fo=52, routed)          0.144     2.256    rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/constants_config/const_sm_state_adc1[2]
    SLICE_X115Y119       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.035     2.291 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc1[0]_i_1/O
                         net (fo=1, routed)           0.035     2.326    rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc1[0]
    SLICE_X115Y119       FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        2.137     2.363    rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/constants_config/s_axi_aclk
    SLICE_X115Y119       FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc1_reg[0]/C
                         clock pessimism             -0.106     2.257    
    SLICE_X115Y119       FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     2.317    rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/FSM_sequential_pll_state_machine.status_sm_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/pll_state_machine.pll_on_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.081ns (47.093%)  route 0.091ns (52.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.844ns (routing 0.574ns, distribution 1.270ns)
  Clock Net Delay (Destination): 2.086ns (routing 0.632ns, distribution 1.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.844     2.026    rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/s_axi_aclk
    SLICE_X115Y151       FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/FSM_sequential_pll_state_machine.status_sm_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y151       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.084 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/FSM_sequential_pll_state_machine.status_sm_state_reg[1]/Q
                         net (fo=9, routed)           0.067     2.151    rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/status_sm_state__0[1]
    SLICE_X114Y151       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     2.174 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/pll_state_machine.pll_on_i_1__1/O
                         net (fo=1, routed)           0.024     2.198    rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/pll_state_machine.pll_on_i_1__1_n_0
    SLICE_X114Y151       FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/pll_state_machine.pll_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        2.086     2.312    rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/s_axi_aclk
    SLICE_X114Y151       FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/pll_state_machine.pll_on_reg/C
                         clock pessimism             -0.183     2.129    
    SLICE_X114Y151       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.189    rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/pll_state_machine.pll_on_reg
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode3_snapshot2_67_ss_status/sBus_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot2_67_ss_status][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.060ns (47.619%)  route 0.066ns (52.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Net Delay (Source):      1.826ns (routing 0.574ns, distribution 1.252ns)
  Clock Net Delay (Destination): 2.074ns (routing 0.632ns, distribution 1.442ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.826     2.008    rfdc_multi_cores_mode3_snapshot2_67_ss_status/IP_CLK
    SLICE_X102Y64        FDRE                                         r  rfdc_multi_cores_mode3_snapshot2_67_ss_status/sBus_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y64        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.068 r  rfdc_multi_cores_mode3_snapshot2_67_ss_status/sBus_reg[11]/Q
                         net (fo=1, routed)           0.066     2.134    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_in[snapshot2_67_ss_status][11]
    SLICE_X102Y63        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot2_67_ss_status][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        2.074     2.300    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_aclk
    SLICE_X102Y63        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot2_67_ss_status][11]/C
                         clock pessimism             -0.239     2.061    
    SLICE_X102Y63        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.123    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot2_67_ss_status][11]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/mem_data_adc1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.081ns (28.421%)  route 0.204ns (71.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      1.854ns (routing 0.574ns, distribution 1.280ns)
  Clock Net Delay (Destination): 2.127ns (routing 0.632ns, distribution 1.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.854     2.036    rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/s_axi_aclk
    SLICE_X109Y120       FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/mem_data_adc1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y120       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.094 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/mem_data_adc1_reg[30]/Q
                         net (fo=28, routed)          0.180     2.274    rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/mem_data_adc1[29]
    SLICE_X111Y117       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     2.297 r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val[4]_i_1__0/O
                         net (fo=1, routed)           0.024     2.321    rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val[4]_i_1__0_n_0
    SLICE_X111Y117       FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        2.127     2.353    rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/s_axi_aclk
    SLICE_X111Y117       FDRE                                         r  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val_reg[4]/C
                         clock pessimism             -0.106     2.247    
    SLICE_X111Y117       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.307    rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode3_snapshot2_67_ss_status/sBus_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot2_67_ss_status][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.058ns (44.961%)  route 0.071ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Net Delay (Source):      1.826ns (routing 0.574ns, distribution 1.252ns)
  Clock Net Delay (Destination): 2.074ns (routing 0.632ns, distribution 1.442ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.826     2.008    rfdc_multi_cores_mode3_snapshot2_67_ss_status/IP_CLK
    SLICE_X102Y64        FDRE                                         r  rfdc_multi_cores_mode3_snapshot2_67_ss_status/sBus_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y64        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.066 r  rfdc_multi_cores_mode3_snapshot2_67_ss_status/sBus_reg[10]/Q
                         net (fo=1, routed)           0.071     2.137    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_in[snapshot2_67_ss_status][10]
    SLICE_X102Y63        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot2_67_ss_status][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        2.074     2.300    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_aclk
    SLICE_X102Y63        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot2_67_ss_status][10]/C
                         clock pessimism             -0.239     2.061    
    SLICE_X102Y63        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.123    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot2_67_ss_status][10]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.081ns (35.065%)  route 0.150ns (64.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      1.814ns (routing 0.574ns, distribution 1.240ns)
  Clock Net Delay (Destination): 2.049ns (routing 0.632ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.814     1.996    zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X26Y58         FDRE                                         r  zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.054 r  zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/Q
                         net (fo=1, routed)           0.128     2.182    zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[3]
    SLICE_X25Y60         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     2.205 r  zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[3]_i_1__0/O
                         net (fo=1, routed)           0.022     2.227    zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[3]_i_1__0_n_0
    SLICE_X25Y60         FDRE                                         r  zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        2.049     2.275    zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X25Y60         FDRE                                         r  zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/C
                         clock pessimism             -0.124     2.151    
    SLICE_X25Y60         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.211    zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode3_snapshot1_45_ss_status/sBus_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot1_45_ss_status][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.060ns (46.512%)  route 0.069ns (53.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Net Delay (Source):      1.854ns (routing 0.574ns, distribution 1.280ns)
  Clock Net Delay (Destination): 2.103ns (routing 0.632ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.854     2.036    rfdc_multi_cores_mode3_snapshot1_45_ss_status/IP_CLK
    SLICE_X105Y45        FDRE                                         r  rfdc_multi_cores_mode3_snapshot1_45_ss_status/sBus_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y45        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.096 r  rfdc_multi_cores_mode3_snapshot1_45_ss_status/sBus_reg[6]/Q
                         net (fo=1, routed)           0.069     2.165    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_in[snapshot1_45_ss_status][6]
    SLICE_X105Y47        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot1_45_ss_status][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        2.103     2.329    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_aclk
    SLICE_X105Y47        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot1_45_ss_status][6]/C
                         clock pessimism             -0.242     2.087    
    SLICE_X105Y47        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.149    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot1_45_ss_status][6]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y3  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/rx3_u_adc/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y0  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/tx0_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y1  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/tx1_u_dac/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y0  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/rx0_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y1  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/rx1_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y2  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/rx2_u_adc/DCLK
Min Period        n/a     PS8/MAXIGP0ACLK   n/a            3.000         10.000      7.000      PS8_X0Y0    zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y3  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/rx3_u_adc/PLL_MONCLK
Min Period        n/a     HSDAC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSDAC_X0Y0  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/tx0_u_dac/PLL_MONCLK
Min Period        n/a     HSDAC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSDAC_X0Y1  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/tx1_u_dac/PLL_MONCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/tx1_u_dac/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/tx1_u_dac/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/tx1_u_dac/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_multi_cores_mode3_rfdc_V0_2/inst/RFDC_MODE3_rf_wrapper_i/rx3_u_adc/DCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.397ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode3_snapshot3_67_ss_status/sBusValid_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.079ns (3.410%)  route 2.238ns (96.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 12.007 - 10.000 ) 
    Source Clock Delay      (SCD):    2.287ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.061ns (routing 0.632ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.574ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        2.061     2.287    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X100Y61        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.366 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=60, routed)          2.238     4.604    rfdc_multi_cores_mode3_snapshot3_67_ss_status/IP_RESET
    SLICE_X101Y72        FDCE                                         f  rfdc_multi_cores_mode3_snapshot3_67_ss_status/sBusValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.825    12.007    rfdc_multi_cores_mode3_snapshot3_67_ss_status/IP_CLK
    SLICE_X101Y72        FDCE                                         r  rfdc_multi_cores_mode3_snapshot3_67_ss_status/sBusValid_reg/C
                         clock pessimism              0.189    12.196    
                         clock uncertainty           -0.130    12.067    
    SLICE_X101Y72        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    12.001    rfdc_multi_cores_mode3_snapshot3_67_ss_status/sBusValid_reg
  -------------------------------------------------------------------
                         required time                         12.001    
                         arrival time                          -4.604    
  -------------------------------------------------------------------
                         slack                                  7.397    

Slack (MET) :             7.397ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode3_snapshot3_67_ss_status/vBusValidTmp_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.079ns (3.410%)  route 2.238ns (96.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 12.007 - 10.000 ) 
    Source Clock Delay      (SCD):    2.287ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.061ns (routing 0.632ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.574ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        2.061     2.287    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X100Y61        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.366 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=60, routed)          2.238     4.604    rfdc_multi_cores_mode3_snapshot3_67_ss_status/IP_RESET
    SLICE_X101Y72        FDCE                                         f  rfdc_multi_cores_mode3_snapshot3_67_ss_status/vBusValidTmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.825    12.007    rfdc_multi_cores_mode3_snapshot3_67_ss_status/IP_CLK
    SLICE_X101Y72        FDCE                                         r  rfdc_multi_cores_mode3_snapshot3_67_ss_status/vBusValidTmp_reg/C
                         clock pessimism              0.189    12.196    
                         clock uncertainty           -0.130    12.067    
    SLICE_X101Y72        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    12.001    rfdc_multi_cores_mode3_snapshot3_67_ss_status/vBusValidTmp_reg
  -------------------------------------------------------------------
                         required time                         12.001    
                         arrival time                          -4.604    
  -------------------------------------------------------------------
                         slack                                  7.397    

Slack (MET) :             7.589ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_01_ss_ctrl][4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.105ns (4.696%)  route 2.131ns (95.304%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.046ns = ( 12.046 - 10.000 ) 
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.632ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.574ns, distribution 1.290ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.986     2.212    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y58         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y58         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.289 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.814     3.103    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.131 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2040, routed)        1.317     4.448    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_aresetn
    SLICE_X104Y47        FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_01_ss_ctrl][4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.864    12.046    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_aclk
    SLICE_X104Y47        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_01_ss_ctrl][4]/C
                         clock pessimism              0.186    12.232    
                         clock uncertainty           -0.130    12.103    
    SLICE_X104Y47        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    12.037    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_01_ss_ctrl][4]
  -------------------------------------------------------------------
                         required time                         12.037    
                         arrival time                          -4.448    
  -------------------------------------------------------------------
                         slack                                  7.589    

Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][10]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.105ns (4.690%)  route 2.134ns (95.310%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.050ns = ( 12.050 - 10.000 ) 
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.632ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.574ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.986     2.212    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y58         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y58         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.289 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.814     3.103    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.131 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2040, routed)        1.320     4.451    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X104Y55        FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.868    12.050    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X104Y55        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][10]/C
                         clock pessimism              0.186    12.236    
                         clock uncertainty           -0.130    12.107    
    SLICE_X104Y55        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    12.041    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][10]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][14]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.105ns (4.690%)  route 2.134ns (95.310%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.050ns = ( 12.050 - 10.000 ) 
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.632ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.574ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.986     2.212    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y58         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y58         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.289 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.814     3.103    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.131 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2040, routed)        1.320     4.451    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X104Y55        FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.868    12.050    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X104Y55        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][14]/C
                         clock pessimism              0.186    12.236    
                         clock uncertainty           -0.130    12.107    
    SLICE_X104Y55        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    12.041    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][14]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][18]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.105ns (4.690%)  route 2.134ns (95.310%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.050ns = ( 12.050 - 10.000 ) 
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.632ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.574ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.986     2.212    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y58         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y58         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.289 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.814     3.103    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.131 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2040, routed)        1.320     4.451    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X104Y55        FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.868    12.050    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X104Y55        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][18]/C
                         clock pessimism              0.186    12.236    
                         clock uncertainty           -0.130    12.107    
    SLICE_X104Y55        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    12.041    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][18]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][19]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.105ns (4.690%)  route 2.134ns (95.310%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.050ns = ( 12.050 - 10.000 ) 
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.632ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.574ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.986     2.212    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y58         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y58         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.289 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.814     3.103    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.131 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2040, routed)        1.320     4.451    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X104Y55        FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.868    12.050    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X104Y55        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][19]/C
                         clock pessimism              0.186    12.236    
                         clock uncertainty           -0.130    12.107    
    SLICE_X104Y55        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    12.041    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][19]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][24]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.105ns (4.690%)  route 2.134ns (95.310%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.050ns = ( 12.050 - 10.000 ) 
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.632ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.574ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.986     2.212    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y58         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y58         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.289 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.814     3.103    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.131 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2040, routed)        1.320     4.451    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X104Y55        FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.868    12.050    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X104Y55        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][24]/C
                         clock pessimism              0.186    12.236    
                         clock uncertainty           -0.130    12.107    
    SLICE_X104Y55        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    12.041    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][24]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][29]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.105ns (4.690%)  route 2.134ns (95.310%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.050ns = ( 12.050 - 10.000 ) 
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.632ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.574ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.986     2.212    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y58         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y58         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.289 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.814     3.103    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.131 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2040, routed)        1.320     4.451    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X104Y55        FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][29]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.868    12.050    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X104Y55        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][29]/C
                         clock pessimism              0.186    12.236    
                         clock uncertainty           -0.130    12.107    
    SLICE_X104Y55        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    12.041    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][29]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][31]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.105ns (4.690%)  route 2.134ns (95.310%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.050ns = ( 12.050 - 10.000 ) 
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.632ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.574ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.986     2.212    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y58         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y58         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.289 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.814     3.103    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.131 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2040, routed)        1.320     4.451    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X104Y55        FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][31]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.868    12.050    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X104Y55        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][31]/C
                         clock pessimism              0.186    12.236    
                         clock uncertainty           -0.130    12.107    
    SLICE_X104Y55        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    12.041    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][31]
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  7.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode3_sync_state0/sBusValid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.039ns (17.727%)  route 0.181ns (82.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      1.129ns (routing 0.341ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.382ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.129     1.249    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X100Y61        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.288 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=60, routed)          0.181     1.469    rfdc_multi_cores_mode3_sync_state0/IP_RESET
    SLICE_X97Y58         FDCE                                         f  rfdc_multi_cores_mode3_sync_state0/sBusValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.293     1.440    rfdc_multi_cores_mode3_sync_state0/IP_CLK
    SLICE_X97Y58         FDCE                                         r  rfdc_multi_cores_mode3_sync_state0/sBusValid_reg/C
                         clock pessimism             -0.084     1.356    
    SLICE_X97Y58         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.336    rfdc_multi_cores_mode3_sync_state0/sBusValid_reg
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode3_sync_state0/vBusValidTmp_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.039ns (17.727%)  route 0.181ns (82.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      1.129ns (routing 0.341ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.382ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.129     1.249    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X100Y61        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.288 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=60, routed)          0.181     1.469    rfdc_multi_cores_mode3_sync_state0/IP_RESET
    SLICE_X97Y58         FDCE                                         f  rfdc_multi_cores_mode3_sync_state0/vBusValidTmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.293     1.440    rfdc_multi_cores_mode3_sync_state0/IP_CLK
    SLICE_X97Y58         FDCE                                         r  rfdc_multi_cores_mode3_sync_state0/vBusValidTmp_reg/C
                         clock pessimism             -0.084     1.356    
    SLICE_X97Y58         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.336    rfdc_multi_cores_mode3_sync_state0/vBusValidTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode3_sync_state1/sBusValid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.039ns (17.727%)  route 0.181ns (82.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      1.129ns (routing 0.341ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.382ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.129     1.249    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X100Y61        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.288 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=60, routed)          0.181     1.469    rfdc_multi_cores_mode3_sync_state1/IP_RESET
    SLICE_X97Y58         FDCE                                         f  rfdc_multi_cores_mode3_sync_state1/sBusValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.293     1.440    rfdc_multi_cores_mode3_sync_state1/IP_CLK
    SLICE_X97Y58         FDCE                                         r  rfdc_multi_cores_mode3_sync_state1/sBusValid_reg/C
                         clock pessimism             -0.084     1.356    
    SLICE_X97Y58         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.336    rfdc_multi_cores_mode3_sync_state1/sBusValid_reg
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode3_sync_state1/vBusValidTmp_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.039ns (17.727%)  route 0.181ns (82.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      1.129ns (routing 0.341ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.382ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.129     1.249    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X100Y61        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.288 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=60, routed)          0.181     1.469    rfdc_multi_cores_mode3_sync_state1/IP_RESET
    SLICE_X97Y58         FDCE                                         f  rfdc_multi_cores_mode3_sync_state1/vBusValidTmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.293     1.440    rfdc_multi_cores_mode3_sync_state1/IP_CLK
    SLICE_X97Y58         FDCE                                         r  rfdc_multi_cores_mode3_sync_state1/vBusValidTmp_reg/C
                         clock pessimism             -0.084     1.356    
    SLICE_X97Y58         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.336    rfdc_multi_cores_mode3_sync_state1/vBusValidTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode3_sync_state3/sBusValid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.039ns (17.727%)  route 0.181ns (82.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      1.129ns (routing 0.341ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.382ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.129     1.249    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X100Y61        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.288 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=60, routed)          0.181     1.469    rfdc_multi_cores_mode3_sync_state3/IP_RESET
    SLICE_X97Y58         FDCE                                         f  rfdc_multi_cores_mode3_sync_state3/sBusValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.293     1.440    rfdc_multi_cores_mode3_sync_state3/IP_CLK
    SLICE_X97Y58         FDCE                                         r  rfdc_multi_cores_mode3_sync_state3/sBusValid_reg/C
                         clock pessimism             -0.084     1.356    
    SLICE_X97Y58         FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.336    rfdc_multi_cores_mode3_sync_state3/sBusValid_reg
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode3_sync_state3/vBusValidTmp_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.039ns (17.727%)  route 0.181ns (82.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      1.129ns (routing 0.341ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.382ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.129     1.249    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X100Y61        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.288 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=60, routed)          0.181     1.469    rfdc_multi_cores_mode3_sync_state3/IP_RESET
    SLICE_X97Y58         FDCE                                         f  rfdc_multi_cores_mode3_sync_state3/vBusValidTmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.293     1.440    rfdc_multi_cores_mode3_sync_state3/IP_CLK
    SLICE_X97Y58         FDCE                                         r  rfdc_multi_cores_mode3_sync_state3/vBusValidTmp_reg/C
                         clock pessimism             -0.084     1.356    
    SLICE_X97Y58         FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.336    rfdc_multi_cores_mode3_sync_state3/vBusValidTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode3_snapshot2_45_ss_status/sBusValid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.889%)  route 0.096ns (71.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.129ns (routing 0.341ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.382ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.129     1.249    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X100Y61        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.288 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=60, routed)          0.096     1.384    rfdc_multi_cores_mode3_snapshot2_45_ss_status/IP_RESET
    SLICE_X100Y61        FDCE                                         f  rfdc_multi_cores_mode3_snapshot2_45_ss_status/sBusValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.269     1.416    rfdc_multi_cores_mode3_snapshot2_45_ss_status/IP_CLK
    SLICE_X100Y61        FDCE                                         r  rfdc_multi_cores_mode3_snapshot2_45_ss_status/sBusValid_reg/C
                         clock pessimism             -0.159     1.257    
    SLICE_X100Y61        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.237    rfdc_multi_cores_mode3_snapshot2_45_ss_status/sBusValid_reg
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode3_snapshot2_45_ss_status/vBusValidTmp_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.889%)  route 0.096ns (71.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.129ns (routing 0.341ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.382ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.129     1.249    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X100Y61        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.288 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=60, routed)          0.096     1.384    rfdc_multi_cores_mode3_snapshot2_45_ss_status/IP_RESET
    SLICE_X100Y61        FDCE                                         f  rfdc_multi_cores_mode3_snapshot2_45_ss_status/vBusValidTmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.269     1.416    rfdc_multi_cores_mode3_snapshot2_45_ss_status/IP_CLK
    SLICE_X100Y61        FDCE                                         r  rfdc_multi_cores_mode3_snapshot2_45_ss_status/vBusValidTmp_reg/C
                         clock pessimism             -0.159     1.257    
    SLICE_X100Y61        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     1.237    rfdc_multi_cores_mode3_snapshot2_45_ss_status/vBusValidTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode3_snapshot2_67_ss_status/sBusValid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.889%)  route 0.096ns (71.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.129ns (routing 0.341ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.382ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.129     1.249    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X100Y61        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.288 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=60, routed)          0.096     1.384    rfdc_multi_cores_mode3_snapshot2_67_ss_status/IP_RESET
    SLICE_X100Y61        FDCE                                         f  rfdc_multi_cores_mode3_snapshot2_67_ss_status/sBusValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.269     1.416    rfdc_multi_cores_mode3_snapshot2_67_ss_status/IP_CLK
    SLICE_X100Y61        FDCE                                         r  rfdc_multi_cores_mode3_snapshot2_67_ss_status/sBusValid_reg/C
                         clock pessimism             -0.159     1.257    
    SLICE_X100Y61        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     1.237    rfdc_multi_cores_mode3_snapshot2_67_ss_status/sBusValid_reg
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode3_snapshot2_67_ss_status/vBusValidTmp_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.889%)  route 0.096ns (71.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.129ns (routing 0.341ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.382ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.129     1.249    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X100Y61        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.288 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=60, routed)          0.096     1.384    rfdc_multi_cores_mode3_snapshot2_67_ss_status/IP_RESET
    SLICE_X100Y61        FDCE                                         f  rfdc_multi_cores_mode3_snapshot2_67_ss_status/vBusValidTmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=8415, routed)        1.269     1.416    rfdc_multi_cores_mode3_snapshot2_67_ss_status/IP_CLK
    SLICE_X100Y61        FDCE                                         r  rfdc_multi_cores_mode3_snapshot2_67_ss_status/vBusValidTmp_reg/C
                         clock pessimism             -0.159     1.257    
    SLICE_X100Y61        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     1.237    rfdc_multi_cores_mode3_snapshot2_67_ss_status/vBusValidTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.147    





