//--------------------------------------------------------------------------------
// Auto-generated by Migen (--------) & LiteX (ba2f31d4) on 2020-03-10 21:27:58
//--------------------------------------------------------------------------------
module top(
	output user_led0,
	input user_sw0,
	output user_led1,
	input user_sw1,
	(* keep = "true" *)	input clk12
);

wire sys_clk;
wire sys_rst;
wire por_clk;
reg int_rst = 1'd1;

assign user_led0 = user_sw0;
assign user_led1 = user_sw1;
assign sys_clk = clk12;
assign por_clk = clk12;
assign sys_rst = int_rst;

always @(posedge por_clk) begin
	int_rst <= 1'd0;
end

always @(posedge sys_clk) begin
	if (sys_rst) begin
	end
end

endmodule
