// Seed: 2997175747
module module_0 ();
  assign id_1 = id_1;
  module_2 modCall_1 (
      id_1,
      id_1
  );
  assign modCall_1.id_9 = 0;
  assign module_1.id_3  = 0;
endmodule
module module_1 (
    output tri1 id_0
);
  tri1 id_3;
  tri0 id_4;
  always id_3 = -1;
  wire id_5;
  module_0 modCall_1 ();
  wire id_6, id_7;
  initial id_4 = id_3;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  parameter integer id_3 = 1'b0;
  assign id_4 = id_4;
  tri id_6 = id_5 - 1'b0;
  id_7(
      .id_0(1'd0), .id_1(id_4[-1]), .id_2(id_2), .id_3(1)
  );
  supply0 id_8 = -1 + -1, id_9;
  wire id_10;
  wire id_11, id_12, id_13;
  assign id_3 = id_5;
  wire id_14;
  parameter id_15 = 1;
endmodule
