$date
	Tue May 24 17:44:49 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BitSampleCounter_transmit_tb $end
$var wire 1 ! idEnable $end
$var wire 1 " dataOut $end
$var reg 1 # clk $end
$var reg 1 $ enable $end
$var reg 1 % rst $end
$scope module bsc $end
$var wire 1 " SROut $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 1 ! idEnable $end
$var wire 1 % rst $end
$var reg 1 & SRControl $end
$var reg 4 ' count [3:0] $end
$var reg 1 ( id $end
$var reg 1 ) startFlag $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
1(
b0 '
0&
0%
0$
1#
0"
1!
$end
#1
0#
#2
1%
0!
0(
1#
#3
0#
#4
1)
1$
1#
#5
0#
#6
0$
b1 '
1#
#7
0#
#8
b10 '
1#
#9
0#
#10
b11 '
1#
#11
0#
#12
b100 '
1#
#13
0#
#14
b101 '
1#
#15
0#
#16
b110 '
1#
#17
0#
#18
b111 '
1#
#19
0#
#20
1"
1&
b1000 '
1#
#21
0#
#22
0"
0&
b1001 '
1#
#23
0#
#24
b1010 '
1#
#25
0#
#26
b1011 '
1#
#27
0#
#28
b1100 '
1#
#29
0#
#30
b1101 '
1#
#31
0#
#32
b1110 '
1#
#33
0#
#34
b1111 '
1#
#35
0#
#36
0)
b0 '
1!
1(
1#
#37
0#
#38
0!
0(
1)
1#
#39
0#
#40
b1 '
1#
#41
0#
#42
b10 '
1#
#43
0#
#44
b11 '
1#
#45
0#
#46
b100 '
1#
#47
0#
#48
b101 '
1#
#49
0#
#50
b110 '
1#
#51
0#
#52
b111 '
1#
#53
0#
#54
1"
1&
b1000 '
1#
#55
0#
#56
0"
0&
b1001 '
1#
#57
0#
#58
b1010 '
1#
#59
0#
#60
b1011 '
1#
#61
0#
#62
b1100 '
1#
#63
0#
#64
b1101 '
1#
#65
0#
#66
b1110 '
1#
