<def f='llvm/llvm/lib/Target/ARM/ARMTargetTransformInfo.h' l='105' ll='107' type='bool llvm::ARMTTIImpl::isFPVectorizationPotentiallyUnsafe()'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMTargetTransformInfo.h' l='102'>/// Floating-point computation using ARMv8 AArch32 Advanced
  /// SIMD instructions remains unchanged from ARMv7. Only AArch64 SIMD
  /// is IEEE-754 compliant, but it&apos;s not covered in this target.</doc>
