// Seed: 2836645445
module module_0 (
    output id_0,
    output logic id_1
);
  logic id_3;
endmodule
module module_1 (
    input  id_0,
    output id_1,
    output id_2
);
  always @(posedge 1 or negedge id_0) begin
    id_2 <= id_0;
  end
endmodule
