`timescale 1ns / 1ps

module bit_shifter(
    input [3:0] w,
    input shift,
    output reg [3:0] y,
    output reg k
);

    always @* begin
        if (shift == 1) begin
            y[0] = w[1];
            y[1] = w[2];
            y[2] = w[3];
            y[3] = 0;
            k = w[0];
        end
        else begin
            y[0] = w[0];
            y[1] = w[1];
            y[2] = w[2];
            y[3] = w[3];
            k = 0;
        end
    end

endmodule
