I 000049 55 1037          1653215809442 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1653215809442 2022.05.22 03:36:49)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809439)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000062 55 5229          1653215809484 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1653215809484 2022.05.22 03:36:49)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809480)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000048 55 947           1653215809526 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1653215809525 2022.05.22 03:36:49)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809521)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000048 55 1033          1653215809565 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1653215809564 2022.05.22 03:36:49)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809561)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000043 55 840           1653215809604 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1653215809603 2022.05.22 03:36:49)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809600)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000062 55 5447          1653215809692 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1653215809692 2022.05.22 03:36:49)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809480)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000049 55 1037          1653246599166 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1653246599165 2022.05.22 12:09:59)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809439)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1653246599226 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1653246599225 2022.05.22 12:09:59)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809600)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 1033          1653246599263 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1653246599263 2022.05.22 12:09:59)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809561)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000048 55 947           1653246599300 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1653246599299 2022.05.22 12:09:59)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809521)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000062 55 5447          1653246599337 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1653246599337 2022.05.22 12:09:59)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809480)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000045 55 935           1653246599376 or_2
(_unit VHDL (or_2 0 4 (or_2 0 12 ))
  (_version v38)
  (_time 1653246599376 2022.05.22 12:09:59)
  (_source (\./src/or_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653246599373)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2 1 -1
  )
)
I 000046 55 939           1653246599414 and_2
(_unit VHDL (and_2 0 4 (and_2 0 12 ))
  (_version v38)
  (_time 1653246599413 2022.05.22 12:09:59)
  (_source (\./src/and_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653246599411)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_2 1 -1
  )
)
I 000046 55 1025          1653246599451 and_3
(_unit VHDL (and_3 0 4 (and_3 0 13 ))
  (_version v38)
  (_time 1653246599450 2022.05.22 12:09:59)
  (_source (\./src/and_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653246599448)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3 1 -1
  )
)
I 000049 55 1037          1653247647047 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1653247647047 2022.05.22 12:27:27)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809439)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1653247647083 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1653247647082 2022.05.22 12:27:27)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809600)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 1033          1653247647116 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1653247647115 2022.05.22 12:27:27)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809561)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000048 55 947           1653247647148 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1653247647146 2022.05.22 12:27:27)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809521)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000062 55 5447          1653247647182 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1653247647182 2022.05.22 12:27:27)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809480)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000045 55 935           1653247647216 or_2
(_unit VHDL (or_2 0 4 (or_2 0 12 ))
  (_version v38)
  (_time 1653247647214 2022.05.22 12:27:27)
  (_source (\./src/or_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653246599373)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2 1 -1
  )
)
I 000046 55 939           1653247647251 and_2
(_unit VHDL (and_2 0 4 (and_2 0 12 ))
  (_version v38)
  (_time 1653247647249 2022.05.22 12:27:27)
  (_source (\./src/and_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653246599411)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_2 1 -1
  )
)
I 000046 55 1025          1653247647283 and_3
(_unit VHDL (and_3 0 4 (and_3 0 13 ))
  (_version v38)
  (_time 1653247647282 2022.05.22 12:27:27)
  (_source (\./src/and_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653246599448)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3 1 -1
  )
)
I 000049 55 1037          1653247704015 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1653247704014 2022.05.22 12:28:24)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809439)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1653247704050 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1653247704049 2022.05.22 12:28:24)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809600)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 1033          1653247704082 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1653247704081 2022.05.22 12:28:24)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809561)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000048 55 947           1653247704114 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1653247704113 2022.05.22 12:28:24)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809521)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000062 55 5447          1653247704145 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1653247704144 2022.05.22 12:28:24)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809480)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000045 55 935           1653247704178 or_2
(_unit VHDL (or_2 0 4 (or_2 0 12 ))
  (_version v38)
  (_time 1653247704176 2022.05.22 12:28:24)
  (_source (\./src/or_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653246599373)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2 1 -1
  )
)
I 000046 55 939           1653247704209 and_2
(_unit VHDL (and_2 0 4 (and_2 0 12 ))
  (_version v38)
  (_time 1653247704207 2022.05.22 12:28:24)
  (_source (\./src/and_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653246599411)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_2 1 -1
  )
)
I 000046 55 1025          1653247704242 and_3
(_unit VHDL (and_3 0 4 (and_3 0 13 ))
  (_version v38)
  (_time 1653247704241 2022.05.22 12:28:24)
  (_source (\./src/and_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653246599448)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3 1 -1
  )
)
I 000049 55 1037          1653247735852 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1653247735851 2022.05.22 12:28:55)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809439)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1653247735887 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1653247735886 2022.05.22 12:28:55)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809600)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 1033          1653247735919 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1653247735918 2022.05.22 12:28:55)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809561)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000048 55 947           1653247735951 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1653247735950 2022.05.22 12:28:55)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809521)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000062 55 5447          1653247735983 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1653247735983 2022.05.22 12:28:55)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809480)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000045 55 935           1653247736017 or_2
(_unit VHDL (or_2 0 4 (or_2 0 12 ))
  (_version v38)
  (_time 1653247736015 2022.05.22 12:28:56)
  (_source (\./src/or_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653246599373)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2 1 -1
  )
)
I 000046 55 939           1653247736049 and_2
(_unit VHDL (and_2 0 4 (and_2 0 12 ))
  (_version v38)
  (_time 1653247736047 2022.05.22 12:28:56)
  (_source (\./src/and_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653246599411)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_2 1 -1
  )
)
I 000046 55 1025          1653247736081 and_3
(_unit VHDL (and_3 0 4 (and_3 0 13 ))
  (_version v38)
  (_time 1653247736080 2022.05.22 12:28:56)
  (_source (\./src/and_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653246599448)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3 1 -1
  )
)
I 000043 55 5764          1653247736114 ct
(_unit VHDL (ct 0 4 (ct 0 14 ))
  (_version v38)
  (_time 1653247736112 2022.05.22 12:28:56)
  (_source (\./src/ct.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653247647316)
    (_use )
  )
  (_component
    (jk_with_polar_control
      (_object
        (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal J ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal K ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (or_2
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (and_2
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (and_3
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 50 (_component jk_with_polar_control )
    (_port
      ((not_S)(not_S))
      ((J)(Q5))
      ((C)(Bx))
      ((K)((i 3)))
      ((not_R)(not_R))
      ((Q)(Q1))
      ((not_Q)(not_Q1))
    )
    (_use (_entity . jk_with_polar_control)
      (_port
        ((not_S)(not_S))
        ((J)(J))
        ((C)(C))
        ((K)(K))
        ((not_R)(not_R))
        ((Q)(Q))
        ((not_Q)(not_Q))
      )
    )
  )
  (_instantiation E2 0 51 (_component jk_with_polar_control )
    (_port
      ((not_S)(not_S))
      ((J)(Q1))
      ((C)(Bx))
      ((K)(Q6))
      ((not_R)(not_R))
      ((Q)(Q2))
      ((not_Q)(not_Q2))
    )
    (_use (_entity . jk_with_polar_control)
    )
  )
  (_instantiation E3 0 52 (_component jk_with_polar_control )
    (_port
      ((not_S)(not_S))
      ((J)(Q7))
      ((C)(Bx))
      ((K)(Q7))
      ((not_R)(not_R))
      ((Q)(Q3))
      ((not_Q)(not_Q3))
    )
    (_use (_entity . jk_with_polar_control)
    )
  )
  (_instantiation E4 0 53 (_component jk_with_polar_control )
    (_port
      ((not_S)(not_S))
      ((J)(Q8))
      ((C)(Bx))
      ((K)(Q2))
      ((not_R)(not_R))
      ((Q)(Q4))
      ((not_Q)(not_Q4))
    )
    (_use (_entity . jk_with_polar_control)
    )
  )
  (_instantiation E5 0 54 (_component or_2 )
    (_port
      ((x1)(not_Q4))
      ((x2)(not_Q2))
      ((y)(Q5))
    )
    (_use (_entity . or_2)
    )
  )
  (_instantiation E6 0 55 (_component or_2 )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((y)(Q6))
    )
    (_use (_entity . or_2)
    )
  )
  (_instantiation E7 0 56 (_component and_2 )
    (_port
      ((x1)(Q1))
      ((x2)(Q2))
      ((y)(Q7))
    )
    (_use (_entity . and_2)
    )
  )
  (_instantiation E8 0 57 (_component and_3 )
    (_port
      ((x1)(Q1))
      ((x2)(Q2))
      ((x3)(Q3))
      ((y)(Q8))
    )
    (_use (_entity . and_3)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Bx ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal not_Q1 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal not_Q2 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal not_Q3 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal not_Q4 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
)
I 000049 55 1037          1653247993145 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1653247993145 2022.05.22 12:33:13)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809439)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1653247993181 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1653247993180 2022.05.22 12:33:13)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809600)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 1033          1653247993215 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1653247993214 2022.05.22 12:33:13)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809561)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000048 55 947           1653247993246 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1653247993245 2022.05.22 12:33:13)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809521)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000062 55 5447          1653247993279 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1653247993278 2022.05.22 12:33:13)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809480)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000045 55 935           1653247993312 or_2
(_unit VHDL (or_2 0 4 (or_2 0 12 ))
  (_version v38)
  (_time 1653247993310 2022.05.22 12:33:13)
  (_source (\./src/or_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653246599373)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2 1 -1
  )
)
I 000046 55 939           1653247993342 and_2
(_unit VHDL (and_2 0 4 (and_2 0 12 ))
  (_version v38)
  (_time 1653247993341 2022.05.22 12:33:13)
  (_source (\./src/and_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653246599411)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_2 1 -1
  )
)
I 000046 55 1025          1653247993375 and_3
(_unit VHDL (and_3 0 4 (and_3 0 13 ))
  (_version v38)
  (_time 1653247993374 2022.05.22 12:33:13)
  (_source (\./src/and_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653246599448)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3 1 -1
  )
)
I 000043 55 6042          1653247993407 ct
(_unit VHDL (ct 0 4 (ct 0 14 ))
  (_version v38)
  (_time 1653247993406 2022.05.22 12:33:13)
  (_source (\./src/ct.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653247647316)
    (_use )
  )
  (_component
    (jk_with_polar_control
      (_object
        (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal J ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal K ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (or_2
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (and_2
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (and_3
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 50 (_component jk_with_polar_control )
    (_port
      ((not_S)(not_S))
      ((J)(Q5))
      ((C)(Bx))
      ((K)((i 3)))
      ((not_R)(not_R))
      ((Q)(Q1))
      ((not_Q)(not_Q1))
    )
    (_use (_entity . jk_with_polar_control)
      (_port
        ((not_S)(not_S))
        ((J)(J))
        ((C)(C))
        ((K)(K))
        ((not_R)(not_R))
        ((Q)(Q))
        ((not_Q)(not_Q))
      )
    )
  )
  (_instantiation E2 0 51 (_component jk_with_polar_control )
    (_port
      ((not_S)(not_S))
      ((J)(Q1))
      ((C)(Bx))
      ((K)(Q6))
      ((not_R)(not_R))
      ((Q)(Q2))
      ((not_Q)(not_Q2))
    )
    (_use (_entity . jk_with_polar_control)
    )
  )
  (_instantiation E3 0 52 (_component jk_with_polar_control )
    (_port
      ((not_S)(not_S))
      ((J)(Q7))
      ((C)(Bx))
      ((K)(Q7))
      ((not_R)(not_R))
      ((Q)(Q3))
      ((not_Q)(not_Q3))
    )
    (_use (_entity . jk_with_polar_control)
    )
  )
  (_instantiation E4 0 53 (_component jk_with_polar_control )
    (_port
      ((not_S)(not_S))
      ((J)(Q8))
      ((C)(Bx))
      ((K)(Q2))
      ((not_R)(not_R))
      ((Q)(Q4))
      ((not_Q)(not_Q4))
    )
    (_use (_entity . jk_with_polar_control)
    )
  )
  (_instantiation E5 0 54 (_component or_2 )
    (_port
      ((x1)(not_Q4))
      ((x2)(not_Q2))
      ((y)(Q5))
    )
    (_use (_entity . or_2)
    )
  )
  (_instantiation E6 0 55 (_component or_2 )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((y)(Q6))
    )
    (_use (_entity . or_2)
    )
  )
  (_instantiation E7 0 56 (_component and_2 )
    (_port
      ((x1)(Q1))
      ((x2)(Q2))
      ((y)(Q7))
    )
    (_use (_entity . and_2)
    )
  )
  (_instantiation E8 0 57 (_component and_3 )
    (_port
      ((x1)(Q1))
      ((x2)(Q2))
      ((x3)(Q3))
      ((y)(Q8))
    )
    (_use (_entity . and_3)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Bx ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal not_Q1 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal not_Q2 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal not_Q3 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal not_Q4 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q4)))(_target(3))(_sensitivity(11)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(not_Q4)))(_target(4))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . ct 2 -1
  )
)
I 000049 55 1037          1653250862725 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1653250862725 2022.05.22 13:21:02)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809439)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1653250862761 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1653250862760 2022.05.22 13:21:02)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809600)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 1033          1653250862796 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1653250862795 2022.05.22 13:21:02)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809561)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000048 55 947           1653250862828 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1653250862826 2022.05.22 13:21:02)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809521)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000062 55 5447          1653250862860 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1653250862859 2022.05.22 13:21:02)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809480)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000045 55 935           1653250862892 or_2
(_unit VHDL (or_2 0 4 (or_2 0 12 ))
  (_version v38)
  (_time 1653250862891 2022.05.22 13:21:02)
  (_source (\./src/or_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653246599373)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2 1 -1
  )
)
I 000046 55 939           1653250862924 and_2
(_unit VHDL (and_2 0 4 (and_2 0 12 ))
  (_version v38)
  (_time 1653250862922 2022.05.22 13:21:02)
  (_source (\./src/and_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653246599411)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_2 1 -1
  )
)
I 000046 55 1025          1653250862956 and_3
(_unit VHDL (and_3 0 4 (and_3 0 13 ))
  (_version v38)
  (_time 1653250862955 2022.05.22 13:21:02)
  (_source (\./src/and_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653246599448)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3 1 -1
  )
)
I 000043 55 6042          1653250862988 ct
(_unit VHDL (ct 0 4 (ct 0 14 ))
  (_version v38)
  (_time 1653250862987 2022.05.22 13:21:02)
  (_source (\./src/ct.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653247647316)
    (_use )
  )
  (_component
    (jk_with_polar_control
      (_object
        (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal J ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal K ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
        (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (or_2
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (and_2
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (and_3
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 50 (_component jk_with_polar_control )
    (_port
      ((not_S)(not_S))
      ((J)(Q5))
      ((C)(Bx))
      ((K)((i 3)))
      ((not_R)(not_R))
      ((Q)(Q1))
      ((not_Q)(not_Q1))
    )
    (_use (_entity . jk_with_polar_control)
      (_port
        ((not_S)(not_S))
        ((J)(J))
        ((C)(C))
        ((K)(K))
        ((not_R)(not_R))
        ((Q)(Q))
        ((not_Q)(not_Q))
      )
    )
  )
  (_instantiation E2 0 51 (_component jk_with_polar_control )
    (_port
      ((not_S)(not_S))
      ((J)(Q1))
      ((C)(Bx))
      ((K)(Q6))
      ((not_R)(not_R))
      ((Q)(Q2))
      ((not_Q)(not_Q2))
    )
    (_use (_entity . jk_with_polar_control)
    )
  )
  (_instantiation E3 0 52 (_component jk_with_polar_control )
    (_port
      ((not_S)(not_S))
      ((J)(Q7))
      ((C)(Bx))
      ((K)(Q7))
      ((not_R)(not_R))
      ((Q)(Q3))
      ((not_Q)(not_Q3))
    )
    (_use (_entity . jk_with_polar_control)
    )
  )
  (_instantiation E4 0 53 (_component jk_with_polar_control )
    (_port
      ((not_S)(not_S))
      ((J)(Q8))
      ((C)(Bx))
      ((K)(Q2))
      ((not_R)(not_R))
      ((Q)(Q4))
      ((not_Q)(not_Q4))
    )
    (_use (_entity . jk_with_polar_control)
    )
  )
  (_instantiation E5 0 54 (_component or_2 )
    (_port
      ((x1)(not_Q4))
      ((x2)(not_Q2))
      ((y)(Q5))
    )
    (_use (_entity . or_2)
    )
  )
  (_instantiation E6 0 55 (_component or_2 )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((y)(Q6))
    )
    (_use (_entity . or_2)
    )
  )
  (_instantiation E7 0 56 (_component and_2 )
    (_port
      ((x1)(Q1))
      ((x2)(Q2))
      ((y)(Q7))
    )
    (_use (_entity . and_2)
    )
  )
  (_instantiation E8 0 57 (_component and_3 )
    (_port
      ((x1)(Q1))
      ((x2)(Q2))
      ((x3)(Q3))
      ((y)(Q8))
    )
    (_use (_entity . and_3)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Bx ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal not_Q1 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal not_Q2 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal not_Q3 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal not_Q4 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q4)))(_target(3))(_sensitivity(11)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(not_Q4)))(_target(4))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . ct 2 -1
  )
)
I 000049 55 1037          1653472223505 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1653472223502 2022.05.25 02:50:23)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809439)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1653472223552 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1653472223549 2022.05.25 02:50:23)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809600)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 1033          1653472223584 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1653472223580 2022.05.25 02:50:23)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809561)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000048 55 947           1653472223628 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1653472223627 2022.05.25 02:50:23)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809521)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000062 55 5447          1653472223675 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1653472223674 2022.05.25 02:50:23)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809480)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000045 55 935           1653472223724 or_2
(_unit VHDL (or_2 0 4 (or_2 0 12 ))
  (_version v38)
  (_time 1653472223721 2022.05.25 02:50:23)
  (_source (\./src/or_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653246599373)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2 1 -1
  )
)
I 000046 55 939           1653472223756 and_2
(_unit VHDL (and_2 0 4 (and_2 0 12 ))
  (_version v38)
  (_time 1653472223752 2022.05.25 02:50:23)
  (_source (\./src/and_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653246599411)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_2 1 -1
  )
)
I 000046 55 1025          1653472223802 and_3
(_unit VHDL (and_3 0 4 (and_3 0 13 ))
  (_version v38)
  (_time 1653472223799 2022.05.25 02:50:23)
  (_source (\./src/and_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653246599448)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3 1 -1
  )
)
I 000049 55 1037          1653472360415 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1653472360414 2022.05.25 02:52:40)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809439)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1653472360448 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1653472360445 2022.05.25 02:52:40)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809600)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 1033          1653472360477 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1653472360476 2022.05.25 02:52:40)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809561)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000048 55 947           1653472360510 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1653472360507 2022.05.25 02:52:40)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809521)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000062 55 5447          1653472360540 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1653472360539 2022.05.25 02:52:40)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653215809480)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000045 55 935           1653472360573 or_2
(_unit VHDL (or_2 0 4 (or_2 0 12 ))
  (_version v38)
  (_time 1653472360570 2022.05.25 02:52:40)
  (_source (\./src/or_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653246599373)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2 1 -1
  )
)
I 000046 55 939           1653472360604 and_2
(_unit VHDL (and_2 0 4 (and_2 0 12 ))
  (_version v38)
  (_time 1653472360601 2022.05.25 02:52:40)
  (_source (\./src/and_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653246599411)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_2 1 -1
  )
)
I 000046 55 1025          1653472360636 and_3
(_unit VHDL (and_3 0 4 (and_3 0 13 ))
  (_version v38)
  (_time 1653472360633 2022.05.25 02:52:40)
  (_source (\./src/and_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653246599448)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3 1 -1
  )
)
I 000043 55 7329          1653472360667 ct
(_unit VHDL (ct 0 4 (ct 0 20 ))
  (_version v38)
  (_time 1653472360664 2022.05.25 02:52:40)
  (_source (\./src/ct.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653472360665)
    (_use )
  )
  (_component
    (jk_with_polar_control
      (_object
        (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal J ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal K ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (or_2
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (and_2
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (and_3
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 56 (_component jk_with_polar_control )
    (_port
      ((not_S)(not_S))
      ((J)(Q5))
      ((C)(Bx))
      ((K)((i 3)))
      ((not_R)(not_R))
      ((Q)(Q1))
      ((not_Q)(not_Q1))
    )
    (_use (_entity . jk_with_polar_control)
      (_port
        ((not_S)(not_S))
        ((J)(J))
        ((C)(C))
        ((K)(K))
        ((not_R)(not_R))
        ((Q)(Q))
        ((not_Q)(not_Q))
      )
    )
  )
  (_instantiation E2 0 57 (_component jk_with_polar_control )
    (_port
      ((not_S)(not_S))
      ((J)(Q1))
      ((C)(Bx))
      ((K)(Q6))
      ((not_R)(not_R))
      ((Q)(Q2))
      ((not_Q)(not_Q2))
    )
    (_use (_entity . jk_with_polar_control)
    )
  )
  (_instantiation E3 0 58 (_component jk_with_polar_control )
    (_port
      ((not_S)(not_S))
      ((J)(Q7))
      ((C)(Bx))
      ((K)(Q7))
      ((not_R)(not_R))
      ((Q)(Q3))
      ((not_Q)(not_Q3))
    )
    (_use (_entity . jk_with_polar_control)
    )
  )
  (_instantiation E4 0 59 (_component jk_with_polar_control )
    (_port
      ((not_S)(not_S))
      ((J)(Q8))
      ((C)(Bx))
      ((K)(Q2))
      ((not_R)(not_R))
      ((Q)(Q4))
      ((not_Q)(not_Q4))
    )
    (_use (_entity . jk_with_polar_control)
    )
  )
  (_instantiation E5 0 60 (_component or_2 )
    (_port
      ((x1)(not_Q4))
      ((x2)(not_Q2))
      ((y)(Q5))
    )
    (_use (_entity . or_2)
    )
  )
  (_instantiation E6 0 61 (_component or_2 )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((y)(Q6))
    )
    (_use (_entity . or_2)
    )
  )
  (_instantiation E7 0 62 (_component and_2 )
    (_port
      ((x1)(Q1))
      ((x2)(Q2))
      ((y)(Q7))
    )
    (_use (_entity . and_2)
    )
  )
  (_instantiation E8 0 63 (_component and_3 )
    (_port
      ((x1)(Q1))
      ((x2)(Q2))
      ((x3)(Q3))
      ((y)(Q8))
    )
    (_use (_entity . and_3)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Bx ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal out_Q1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal out_not_Q1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal out_Q2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal out_not_Q2 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal out_Q3 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal out_not_Q3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal out_Q4 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal out_not_Q4 ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal not_Q1 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal not_Q2 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal not_Q3 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal not_Q4 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__64(_architecture 0 0 64 (_assignment (_simple)(_alias((out_Q1)(Q1)))(_target(3))(_sensitivity(11)))))
      (line__65(_architecture 1 0 65 (_assignment (_simple)(_alias((out_not_Q1)(not_Q1)))(_target(4))(_sensitivity(12)))))
      (line__66(_architecture 2 0 66 (_assignment (_simple)(_alias((out_Q2)(Q2)))(_target(5))(_sensitivity(13)))))
      (line__67(_architecture 3 0 67 (_assignment (_simple)(_alias((out_not_Q2)(not_Q2)))(_target(6))(_sensitivity(14)))))
      (line__68(_architecture 4 0 68 (_assignment (_simple)(_alias((out_Q3)(Q3)))(_target(7))(_sensitivity(15)))))
      (line__69(_architecture 5 0 69 (_assignment (_simple)(_alias((out_not_Q3)(not_Q3)))(_target(8))(_sensitivity(16)))))
      (line__70(_architecture 6 0 70 (_assignment (_simple)(_alias((out_Q4)(Q4)))(_target(9))(_sensitivity(17)))))
      (line__71(_architecture 7 0 71 (_assignment (_simple)(_alias((out_not_Q4)(not_Q4)))(_target(10))(_sensitivity(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . ct 8 -1
  )
)
I 000049 55 633           1712064350612 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712064350613 2024.04.02 16:25:50)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code f1fef7a1a5a6a1e4a7a4e2a8f6f7a4f7a7f7f0f7a4)
	(_ent
		(_time 1712064350606)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000043 55 526           1712064350663 no
(_unit VHDL(no 0 4(no 0 11))
	(_version vef)
	(_time 1712064350664 2024.04.02 16:25:50)
	(_source(\./src/no.vhd\))
	(_parameters tan)
	(_code 202f7d24767721367672657a272675267626752676)
	(_ent
		(_time 1712064350658)
	)
	(_object
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . no 1 -1)
)
I 000048 55 629           1712064350697 or_3_no
(_unit VHDL(or_3_no 0 4(or_3_no 0 13))
	(_version vef)
	(_time 1712064350698 2024.04.02 16:25:50)
	(_source(\./src/or_3_no.vhd\))
	(_parameters tan)
	(_code 3f30613b6b6b3d2c3c6c79653b39693969383d3a69)
	(_ent
		(_time 1712064350692)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_3_no 1 -1)
)
I 000048 55 588           1712064350734 or_2_no
(_unit VHDL(or_2_no 0 4(or_2_no 0 12))
	(_version vef)
	(_time 1712064350735 2024.04.02 16:25:50)
	(_source(\./src/or_2_no.vhd\))
	(_parameters tan)
	(_code 6e61306f393a6c7d6c3e28346a68386838696c6b38)
	(_ent
		(_time 1712064350729)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2_no 1 -1)
)
I 000062 55 3338          1712064350771 jk_with_polar_control
(_unit VHDL(jk_with_polar_control 0 4(jk_with_polar_control 0 16))
	(_version vef)
	(_time 1712064350772 2024.04.02 16:25:50)
	(_source(\./src/jk_with_polar_control.vhd\))
	(_parameters tan)
	(_code 8d82d4838bd98f9a89d994d6d88b8588db8a8d8bdb)
	(_ent
		(_time 1712064350765)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
		(or_2_no
			(_object
				(_port(_int x1 -1 0 35(_ent (_in))))
				(_port(_int x2 -1 0 36(_ent (_in))))
				(_port(_int y -1 0 37(_ent (_out))))
			)
		)
		(or_3_no
			(_object
				(_port(_int x1 -1 0 27(_ent (_in))))
				(_port(_int x2 -1 0 28(_ent (_in))))
				(_port(_int x3 -1 0 29(_ent (_in))))
				(_port(_int y -1 0 30(_ent (_out))))
			)
		)
		(no
			(_object
				(_port(_int x -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
	)
	(_inst E1 0 48(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 49(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 50(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 51(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 52(_comp or_2_no)
		(_port
			((x1)(Q3))
			((x2)(C))
			((y)(Q5))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E6 0 53(_comp or_2_no)
		(_port
			((x1)(Q4))
			((x2)(C))
			((y)(Q6))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E7 0 54(_comp or_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(R))
			((y)(Q7))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E8 0 55(_comp or_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(S))
			((y)(Q8))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E9 0 56(_comp no)
		(_port
			((x)(not_S))
			((y)(S))
		)
		(_use(_ent . no)
		)
	)
	(_inst E10 0 57(_comp no)
		(_port
			((x)(not_R))
			((y)(R))
		)
		(_use(_ent . no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 46(_arch(_uni))))
		(_sig(_int Q2 -1 0 46(_arch(_uni))))
		(_sig(_int Q3 -1 0 46(_arch(_uni))))
		(_sig(_int Q4 -1 0 46(_arch(_uni))))
		(_sig(_int Q5 -1 0 46(_arch(_uni))))
		(_sig(_int Q6 -1 0 46(_arch(_uni))))
		(_sig(_int Q7 -1 0 46(_arch(_uni))))
		(_sig(_int Q8 -1 0 46(_arch(_uni))))
		(_sig(_int S -1 0 46(_arch(_uni))))
		(_sig(_int R -1 0 46(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__59(_arch 1 0 59(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_polar_control 2 -1)
)
I 000045 55 576           1712064350806 or_2
(_unit VHDL(or_2 0 4(or_2 0 12))
	(_version vef)
	(_time 1712064350807 2024.04.02 16:25:50)
	(_source(\./src/or_2.vhd\))
	(_parameters tan)
	(_code aca3f2fafdf8aebfaeffeaf7ffa9faafaeaafaabae)
	(_ent
		(_time 1712064350802)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2 1 -1)
)
I 000046 55 580           1712064350843 and_2
(_unit VHDL(and_2 0 4(and_2 0 12))
	(_version vef)
	(_time 1712064350844 2024.04.02 16:25:50)
	(_source(\./src/and_2.vhd\))
	(_parameters tan)
	(_code ccc3c599ca9b9cd99a9ade969cca99cac8c99acfce)
	(_ent
		(_time 1712064350838)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_2 1 -1)
)
I 000046 55 621           1712064350880 and_3
(_unit VHDL(and_3 0 4(and_3 0 13))
	(_version vef)
	(_time 1712064350881 2024.04.02 16:25:50)
	(_source(\./src/and_3.vhd\))
	(_parameters tan)
	(_code faf5f3aafeadaaefacafe9a0aafcaffcfeffacf9f9)
	(_ent
		(_time 1712064350874)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3 1 -1)
)
I 000043 55 4683          1712064350915 ct
(_unit VHDL(ct 0 4(ct 0 20))
	(_version vef)
	(_time 1712064350916 2024.04.02 16:25:50)
	(_source(\./src/ct.vhd\))
	(_parameters tan)
	(_code 1a15101c4f4d4d0d1a1b09414f1c191d1e1c191d1e)
	(_ent
		(_time 1712064350909)
	)
	(_comp
		(jk_with_polar_control
			(_object
				(_port(_int not_S -1 0 23(_ent (_in))))
				(_port(_int J -1 0 24(_ent (_in))))
				(_port(_int C -1 0 25(_ent (_in))))
				(_port(_int K -1 0 26(_ent (_in))))
				(_port(_int not_R -1 0 27(_ent (_in))))
				(_port(_int Q -1 0 28(_ent (_out))))
				(_port(_int not_Q -1 0 29(_ent (_out))))
			)
		)
		(or_2
			(_object
				(_port(_int x1 -1 0 34(_ent (_in))))
				(_port(_int x2 -1 0 35(_ent (_in))))
				(_port(_int y -1 0 36(_ent (_out))))
			)
		)
		(and_2
			(_object
				(_port(_int x1 -1 0 41(_ent (_in))))
				(_port(_int x2 -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(and_3
			(_object
				(_port(_int x1 -1 0 48(_ent (_in))))
				(_port(_int x2 -1 0 49(_ent (_in))))
				(_port(_int x3 -1 0 50(_ent (_in))))
				(_port(_int y -1 0 51(_ent (_out))))
			)
		)
	)
	(_inst E1 0 56(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q5))
			((C)(Bx))
			((K)((i 3)))
			((not_R)(not_R))
			((Q)(Q1))
			((not_Q)(not_Q1))
		)
		(_use(_ent . jk_with_polar_control)
			(_port
				((not_S)(not_S))
				((J)(J))
				((C)(C))
				((K)(K))
				((not_R)(not_R))
				((Q)(Q))
				((not_Q)(not_Q))
			)
		)
	)
	(_inst E2 0 57(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q1))
			((C)(Bx))
			((K)(Q6))
			((not_R)(not_R))
			((Q)(Q2))
			((not_Q)(not_Q2))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E3 0 58(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q7))
			((C)(Bx))
			((K)(Q7))
			((not_R)(not_R))
			((Q)(Q3))
			((not_Q)(not_Q3))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E4 0 59(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q8))
			((C)(Bx))
			((K)(Q2))
			((not_R)(not_R))
			((Q)(Q4))
			((not_Q)(not_Q4))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E5 0 60(_comp or_2)
		(_port
			((x1)(not_Q4))
			((x2)(not_Q2))
			((y)(Q5))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E6 0 61(_comp or_2)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((y)(Q6))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E7 0 62(_comp and_2)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((y)(Q7))
		)
		(_use(_ent . and_2)
		)
	)
	(_inst E8 0 63(_comp and_3)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q8))
		)
		(_use(_ent . and_3)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int not_R -1 0 7(_ent(_in))))
		(_port(_int Bx -1 0 8(_ent(_in))))
		(_port(_int out_Q1 -1 0 9(_ent(_out))))
		(_port(_int out_not_Q1 -1 0 10(_ent(_out))))
		(_port(_int out_Q2 -1 0 11(_ent(_out))))
		(_port(_int out_not_Q2 -1 0 12(_ent(_out))))
		(_port(_int out_Q3 -1 0 13(_ent(_out))))
		(_port(_int out_not_Q3 -1 0 14(_ent(_out))))
		(_port(_int out_Q4 -1 0 15(_ent(_out))))
		(_port(_int out_not_Q4 -1 0 16(_ent(_out))))
		(_sig(_int Q1 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q1 -1 0 54(_arch(_uni))))
		(_sig(_int Q2 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q2 -1 0 54(_arch(_uni))))
		(_sig(_int Q3 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q3 -1 0 54(_arch(_uni))))
		(_sig(_int Q4 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q4 -1 0 54(_arch(_uni))))
		(_sig(_int Q5 -1 0 54(_arch(_uni))))
		(_sig(_int Q6 -1 0 54(_arch(_uni))))
		(_sig(_int Q7 -1 0 54(_arch(_uni))))
		(_sig(_int Q8 -1 0 54(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((out_Q1)(Q1)))(_simpleassign BUF)(_trgt(3))(_sens(11)))))
			(line__65(_arch 1 0 65(_assignment(_alias((out_not_Q1)(not_Q1)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__66(_arch 2 0 66(_assignment(_alias((out_Q2)(Q2)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__67(_arch 3 0 67(_assignment(_alias((out_not_Q2)(not_Q2)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
			(line__68(_arch 4 0 68(_assignment(_alias((out_Q3)(Q3)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
			(line__69(_arch 5 0 69(_assignment(_alias((out_not_Q3)(not_Q3)))(_simpleassign BUF)(_trgt(8))(_sens(16)))))
			(line__70(_arch 6 0 70(_assignment(_alias((out_Q4)(Q4)))(_simpleassign BUF)(_trgt(9))(_sens(17)))))
			(line__71(_arch 7 0 71(_assignment(_alias((out_not_Q4)(not_Q4)))(_simpleassign BUF)(_trgt(10))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ct 8 -1)
)
I 000062 55 3338          1712064612530 jk_with_polar_control
(_unit VHDL(jk_with_polar_control 0 4(jk_with_polar_control 0 16))
	(_version vef)
	(_time 1712064612531 2024.04.02 16:30:12)
	(_source(\./src/jk_with_polar_control.vhd\))
	(_parameters tan)
	(_code 030c55055257011407571a5856050b065504030555)
	(_ent
		(_time 1712064350764)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
		(or_2_no
			(_object
				(_port(_int x1 -1 0 35(_ent (_in))))
				(_port(_int x2 -1 0 36(_ent (_in))))
				(_port(_int y -1 0 37(_ent (_out))))
			)
		)
		(or_3_no
			(_object
				(_port(_int x1 -1 0 27(_ent (_in))))
				(_port(_int x2 -1 0 28(_ent (_in))))
				(_port(_int x3 -1 0 29(_ent (_in))))
				(_port(_int y -1 0 30(_ent (_out))))
			)
		)
		(no
			(_object
				(_port(_int x -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
	)
	(_inst E1 0 48(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 49(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 50(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 51(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 52(_comp or_2_no)
		(_port
			((x1)(Q3))
			((x2)(C))
			((y)(Q5))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E6 0 53(_comp or_2_no)
		(_port
			((x1)(Q4))
			((x2)(C))
			((y)(Q6))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E7 0 54(_comp or_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(R))
			((y)(Q7))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E8 0 55(_comp or_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(S))
			((y)(Q8))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E9 0 56(_comp no)
		(_port
			((x)(not_S))
			((y)(S))
		)
		(_use(_ent . no)
		)
	)
	(_inst E10 0 57(_comp no)
		(_port
			((x)(not_R))
			((y)(R))
		)
		(_use(_ent . no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 46(_arch(_uni))))
		(_sig(_int Q2 -1 0 46(_arch(_uni))))
		(_sig(_int Q3 -1 0 46(_arch(_uni))))
		(_sig(_int Q4 -1 0 46(_arch(_uni))))
		(_sig(_int Q5 -1 0 46(_arch(_uni))))
		(_sig(_int Q6 -1 0 46(_arch(_uni))))
		(_sig(_int Q7 -1 0 46(_arch(_uni))))
		(_sig(_int Q8 -1 0 46(_arch(_uni))))
		(_sig(_int S -1 0 46(_arch(_uni))))
		(_sig(_int R -1 0 46(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__59(_arch 1 0 59(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_polar_control 2 -1)
)
I 000049 55 668           1712064807212 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 1 14))
	(_version vef)
	(_time 1712064807213 2024.04.02 16:33:27)
	(_source(\./src/and_3_no.vhd\(\./src/jk_with_polar_control.vhd\)))
	(_parameters tan)
	(_code 838dd48dd5d4d396d5d690da8485d685d5858285d6)
	(_ent
		(_time 1712064350605)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 1 16(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000062 55 3338          1712064807242 jk_with_polar_control
(_unit VHDL(jk_with_polar_control 0 4(jk_with_polar_control 0 32))
	(_version vef)
	(_time 1712064807243 2024.04.02 16:33:27)
	(_source(\./src/jk_with_polar_control.vhd\))
	(_parameters tan)
	(_code a2aca5f5f2f6a0b5a6f6bbf9f7a4aaa7f4a5a2a4f4)
	(_ent
		(_time 1712064350764)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 35(_ent (_in))))
				(_port(_int x2 -1 0 36(_ent (_in))))
				(_port(_int x3 -1 0 37(_ent (_in))))
				(_port(_int y -1 0 38(_ent (_out))))
			)
		)
		(or_2_no
			(_object
				(_port(_int x1 -1 0 51(_ent (_in))))
				(_port(_int x2 -1 0 52(_ent (_in))))
				(_port(_int y -1 0 53(_ent (_out))))
			)
		)
		(or_3_no
			(_object
				(_port(_int x1 -1 0 43(_ent (_in))))
				(_port(_int x2 -1 0 44(_ent (_in))))
				(_port(_int x3 -1 0 45(_ent (_in))))
				(_port(_int y -1 0 46(_ent (_out))))
			)
		)
		(no
			(_object
				(_port(_int x -1 0 58(_ent (_in))))
				(_port(_int y -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst E1 0 64(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 65(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 66(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 67(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 68(_comp or_2_no)
		(_port
			((x1)(Q3))
			((x2)(C))
			((y)(Q5))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E6 0 69(_comp or_2_no)
		(_port
			((x1)(Q4))
			((x2)(C))
			((y)(Q6))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E7 0 70(_comp or_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(R))
			((y)(Q7))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E8 0 71(_comp or_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(S))
			((y)(Q8))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E9 0 72(_comp no)
		(_port
			((x)(not_S))
			((y)(S))
		)
		(_use(_ent . no)
		)
	)
	(_inst E10 0 73(_comp no)
		(_port
			((x)(not_R))
			((y)(R))
		)
		(_use(_ent . no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 62(_arch(_uni))))
		(_sig(_int Q2 -1 0 62(_arch(_uni))))
		(_sig(_int Q3 -1 0 62(_arch(_uni))))
		(_sig(_int Q4 -1 0 62(_arch(_uni))))
		(_sig(_int Q5 -1 0 62(_arch(_uni))))
		(_sig(_int Q6 -1 0 62(_arch(_uni))))
		(_sig(_int Q7 -1 0 62(_arch(_uni))))
		(_sig(_int Q8 -1 0 62(_arch(_uni))))
		(_sig(_int S -1 0 62(_arch(_uni))))
		(_sig(_int R -1 0 62(_arch(_uni))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__75(_arch 1 0 75(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_polar_control 2 -1)
)
I 000049 55 633           1712064834141 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712064834142 2024.04.02 16:33:54)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code bcecb5e8baebeca9eae9afe5bbbae9baeababdbae9)
	(_ent
		(_time 1712064350605)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000043 55 526           1712064834166 no
(_unit VHDL(no 0 4(no 0 11))
	(_version vef)
	(_time 1712064834167 2024.04.02 16:33:54)
	(_source(\./src/no.vhd\))
	(_parameters tan)
	(_code cc9c9199c99bcdda9a9e8996cbca99ca9aca99ca9a)
	(_ent
		(_time 1712064350657)
	)
	(_object
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . no 1 -1)
)
I 000048 55 629           1712064834196 or_3_no
(_unit VHDL(or_3_no 0 4(or_3_no 0 13))
	(_version vef)
	(_time 1712064834197 2024.04.02 16:33:54)
	(_source(\./src/or_3_no.vhd\))
	(_parameters tan)
	(_code ebbbb5b9bbbfe9f8e8b8adb1efedbdedbdece9eebd)
	(_ent
		(_time 1712064350691)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_3_no 1 -1)
)
I 000048 55 588           1712064834213 or_2_no
(_unit VHDL(or_2_no 0 4(or_2_no 0 12))
	(_version vef)
	(_time 1712064834214 2024.04.02 16:33:54)
	(_source(\./src/or_2_no.vhd\))
	(_parameters tan)
	(_code fbaba5aaabaff9e8f9abbda1fffdadfdadfcf9fead)
	(_ent
		(_time 1712064350728)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2_no 1 -1)
)
I 000049 55 668           1712064834244 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 1 14))
	(_version vef)
	(_time 1712064834245 2024.04.02 16:33:54)
	(_source(\./src/and_3_no.vhd\(\./src/jk_with_polar_control.vhd\)))
	(_parameters tan)
	(_code 1a4a121d1e4d4a0f4c4f09431d1c4f1c4c1c1b1c4f)
	(_ent
		(_time 1712064350605)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 1 16(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000062 55 3338          1712064834270 jk_with_polar_control
(_unit VHDL(jk_with_polar_control 0 4(jk_with_polar_control 0 32))
	(_version vef)
	(_time 1712064834271 2024.04.02 16:33:54)
	(_source(\./src/jk_with_polar_control.vhd\))
	(_parameters tan)
	(_code 3969613c626d3b2e3d6d20626c3f313c6f3e393f6f)
	(_ent
		(_time 1712064350764)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 35(_ent (_in))))
				(_port(_int x2 -1 0 36(_ent (_in))))
				(_port(_int x3 -1 0 37(_ent (_in))))
				(_port(_int y -1 0 38(_ent (_out))))
			)
		)
		(or_2_no
			(_object
				(_port(_int x1 -1 0 51(_ent (_in))))
				(_port(_int x2 -1 0 52(_ent (_in))))
				(_port(_int y -1 0 53(_ent (_out))))
			)
		)
		(or_3_no
			(_object
				(_port(_int x1 -1 0 43(_ent (_in))))
				(_port(_int x2 -1 0 44(_ent (_in))))
				(_port(_int x3 -1 0 45(_ent (_in))))
				(_port(_int y -1 0 46(_ent (_out))))
			)
		)
		(no
			(_object
				(_port(_int x -1 0 58(_ent (_in))))
				(_port(_int y -1 0 59(_ent (_out))))
			)
		)
	)
	(_inst E1 0 64(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 65(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 66(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 67(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 68(_comp or_2_no)
		(_port
			((x1)(Q3))
			((x2)(C))
			((y)(Q5))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E6 0 69(_comp or_2_no)
		(_port
			((x1)(Q4))
			((x2)(C))
			((y)(Q6))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E7 0 70(_comp or_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(R))
			((y)(Q7))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E8 0 71(_comp or_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(S))
			((y)(Q8))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E9 0 72(_comp no)
		(_port
			((x)(not_S))
			((y)(S))
		)
		(_use(_ent . no)
		)
	)
	(_inst E10 0 73(_comp no)
		(_port
			((x)(not_R))
			((y)(R))
		)
		(_use(_ent . no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 62(_arch(_uni))))
		(_sig(_int Q2 -1 0 62(_arch(_uni))))
		(_sig(_int Q3 -1 0 62(_arch(_uni))))
		(_sig(_int Q4 -1 0 62(_arch(_uni))))
		(_sig(_int Q5 -1 0 62(_arch(_uni))))
		(_sig(_int Q6 -1 0 62(_arch(_uni))))
		(_sig(_int Q7 -1 0 62(_arch(_uni))))
		(_sig(_int Q8 -1 0 62(_arch(_uni))))
		(_sig(_int S -1 0 62(_arch(_uni))))
		(_sig(_int R -1 0 62(_arch(_uni))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__75(_arch 1 0 75(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_polar_control 2 -1)
)
I 000045 55 576           1712064834299 or_2
(_unit VHDL(or_2 0 4(or_2 0 12))
	(_version vef)
	(_time 1712064834300 2024.04.02 16:33:54)
	(_source(\./src/or_2.vhd\))
	(_parameters tan)
	(_code 5808075a520c5a4b5a0b1e030b5d0e5b5a5e0e5f5a)
	(_ent
		(_time 1712064350801)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2 1 -1)
)
I 000046 55 580           1712064834334 and_2
(_unit VHDL(and_2 0 4(and_2 0 12))
	(_version vef)
	(_time 1712064834335 2024.04.02 16:33:54)
	(_source(\./src/and_2.vhd\))
	(_parameters tan)
	(_code 78287079252f286d2e2e6a22287e2d7e7c7d2e7b7a)
	(_ent
		(_time 1712064350837)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_2 1 -1)
)
I 000046 55 621           1712064834371 and_3
(_unit VHDL(and_3 0 4(and_3 0 13))
	(_version vef)
	(_time 1712064834372 2024.04.02 16:33:54)
	(_source(\./src/and_3.vhd\))
	(_parameters tan)
	(_code 97c79f98c5c0c782c1c284cdc791c2919392c19494)
	(_ent
		(_time 1712064350873)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3 1 -1)
)
I 000043 55 4683          1712064834401 ct
(_unit VHDL(ct 0 4(ct 0 20))
	(_version vef)
	(_time 1712064834402 2024.04.02 16:33:54)
	(_source(\./src/ct.vhd\))
	(_parameters tan)
	(_code b6e6bce3b4e1e1a1b6b7a5ede3b0b5b1b2b0b5b1b2)
	(_ent
		(_time 1712064350908)
	)
	(_comp
		(jk_with_polar_control
			(_object
				(_port(_int not_S -1 0 23(_ent (_in))))
				(_port(_int J -1 0 24(_ent (_in))))
				(_port(_int C -1 0 25(_ent (_in))))
				(_port(_int K -1 0 26(_ent (_in))))
				(_port(_int not_R -1 0 27(_ent (_in))))
				(_port(_int Q -1 0 28(_ent (_out))))
				(_port(_int not_Q -1 0 29(_ent (_out))))
			)
		)
		(or_2
			(_object
				(_port(_int x1 -1 0 34(_ent (_in))))
				(_port(_int x2 -1 0 35(_ent (_in))))
				(_port(_int y -1 0 36(_ent (_out))))
			)
		)
		(and_2
			(_object
				(_port(_int x1 -1 0 41(_ent (_in))))
				(_port(_int x2 -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(and_3
			(_object
				(_port(_int x1 -1 0 48(_ent (_in))))
				(_port(_int x2 -1 0 49(_ent (_in))))
				(_port(_int x3 -1 0 50(_ent (_in))))
				(_port(_int y -1 0 51(_ent (_out))))
			)
		)
	)
	(_inst E1 0 56(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q5))
			((C)(Bx))
			((K)((i 3)))
			((not_R)(not_R))
			((Q)(Q1))
			((not_Q)(not_Q1))
		)
		(_use(_ent . jk_with_polar_control)
			(_port
				((not_S)(not_S))
				((J)(J))
				((C)(C))
				((K)(K))
				((not_R)(not_R))
				((Q)(Q))
				((not_Q)(not_Q))
			)
		)
	)
	(_inst E2 0 57(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q1))
			((C)(Bx))
			((K)(Q6))
			((not_R)(not_R))
			((Q)(Q2))
			((not_Q)(not_Q2))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E3 0 58(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q7))
			((C)(Bx))
			((K)(Q7))
			((not_R)(not_R))
			((Q)(Q3))
			((not_Q)(not_Q3))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E4 0 59(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q8))
			((C)(Bx))
			((K)(Q2))
			((not_R)(not_R))
			((Q)(Q4))
			((not_Q)(not_Q4))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E5 0 60(_comp or_2)
		(_port
			((x1)(not_Q4))
			((x2)(not_Q2))
			((y)(Q5))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E6 0 61(_comp or_2)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((y)(Q6))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E7 0 62(_comp and_2)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((y)(Q7))
		)
		(_use(_ent . and_2)
		)
	)
	(_inst E8 0 63(_comp and_3)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q8))
		)
		(_use(_ent . and_3)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int not_R -1 0 7(_ent(_in))))
		(_port(_int Bx -1 0 8(_ent(_in))))
		(_port(_int out_Q1 -1 0 9(_ent(_out))))
		(_port(_int out_not_Q1 -1 0 10(_ent(_out))))
		(_port(_int out_Q2 -1 0 11(_ent(_out))))
		(_port(_int out_not_Q2 -1 0 12(_ent(_out))))
		(_port(_int out_Q3 -1 0 13(_ent(_out))))
		(_port(_int out_not_Q3 -1 0 14(_ent(_out))))
		(_port(_int out_Q4 -1 0 15(_ent(_out))))
		(_port(_int out_not_Q4 -1 0 16(_ent(_out))))
		(_sig(_int Q1 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q1 -1 0 54(_arch(_uni))))
		(_sig(_int Q2 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q2 -1 0 54(_arch(_uni))))
		(_sig(_int Q3 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q3 -1 0 54(_arch(_uni))))
		(_sig(_int Q4 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q4 -1 0 54(_arch(_uni))))
		(_sig(_int Q5 -1 0 54(_arch(_uni))))
		(_sig(_int Q6 -1 0 54(_arch(_uni))))
		(_sig(_int Q7 -1 0 54(_arch(_uni))))
		(_sig(_int Q8 -1 0 54(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((out_Q1)(Q1)))(_simpleassign BUF)(_trgt(3))(_sens(11)))))
			(line__65(_arch 1 0 65(_assignment(_alias((out_not_Q1)(not_Q1)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__66(_arch 2 0 66(_assignment(_alias((out_Q2)(Q2)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__67(_arch 3 0 67(_assignment(_alias((out_not_Q2)(not_Q2)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
			(line__68(_arch 4 0 68(_assignment(_alias((out_Q3)(Q3)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
			(line__69(_arch 5 0 69(_assignment(_alias((out_not_Q3)(not_Q3)))(_simpleassign BUF)(_trgt(8))(_sens(16)))))
			(line__70(_arch 6 0 70(_assignment(_alias((out_Q4)(Q4)))(_simpleassign BUF)(_trgt(9))(_sens(17)))))
			(line__71(_arch 7 0 71(_assignment(_alias((out_not_Q4)(not_Q4)))(_simpleassign BUF)(_trgt(10))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ct 8 -1)
)
I 000049 55 633           1712064855888 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712064855889 2024.04.02 16:34:15)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code a2a0f7f5f5f5f2b7f4f7b1fba5a4f7a4f4a4a3a4f7)
	(_ent
		(_time 1712064350605)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000043 55 526           1712064855905 no
(_unit VHDL(no 0 4(no 0 11))
	(_version vef)
	(_time 1712064855906 2024.04.02 16:34:15)
	(_source(\./src/no.vhd\))
	(_parameters tan)
	(_code b2b0b3e6e6e5b3a4e4e0f7e8b5b4e7b4e4b4e7b4e4)
	(_ent
		(_time 1712064350657)
	)
	(_object
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . no 1 -1)
)
I 000048 55 629           1712064855920 or_3_no
(_unit VHDL(or_3_no 0 4(or_3_no 0 13))
	(_version vef)
	(_time 1712064855921 2024.04.02 16:34:15)
	(_source(\./src/or_3_no.vhd\))
	(_parameters tan)
	(_code c2c0c096c296c0d1c1918498c6c494c494c5c0c794)
	(_ent
		(_time 1712064350691)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_3_no 1 -1)
)
I 000048 55 588           1712064855938 or_2_no
(_unit VHDL(or_2_no 0 4(or_2_no 0 12))
	(_version vef)
	(_time 1712064855939 2024.04.02 16:34:15)
	(_source(\./src/or_2_no.vhd\))
	(_parameters tan)
	(_code e1e3e3b3e2b5e3f2e3b1a7bbe5e7b7e7b7e6e3e4b7)
	(_ent
		(_time 1712064350728)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2_no 1 -1)
)
I 000062 55 3338          1712064855953 jk_with_polar_control
(_unit VHDL(jk_with_polar_control 0 4(jk_with_polar_control 0 19))
	(_version vef)
	(_time 1712064855954 2024.04.02 16:34:15)
	(_source(\./src/jk_with_polar_control.vhd\))
	(_parameters tan)
	(_code e1e3e4b2b2b5e3f6e5b5f8bab4e7e9e4b7e6e1e7b7)
	(_ent
		(_time 1712064350764)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 22(_ent (_in))))
				(_port(_int x2 -1 0 23(_ent (_in))))
				(_port(_int x3 -1 0 24(_ent (_in))))
				(_port(_int y -1 0 25(_ent (_out))))
			)
		)
		(or_2_no
			(_object
				(_port(_int x1 -1 0 38(_ent (_in))))
				(_port(_int x2 -1 0 39(_ent (_in))))
				(_port(_int y -1 0 40(_ent (_out))))
			)
		)
		(or_3_no
			(_object
				(_port(_int x1 -1 0 30(_ent (_in))))
				(_port(_int x2 -1 0 31(_ent (_in))))
				(_port(_int x3 -1 0 32(_ent (_in))))
				(_port(_int y -1 0 33(_ent (_out))))
			)
		)
		(no
			(_object
				(_port(_int x -1 0 45(_ent (_in))))
				(_port(_int y -1 0 46(_ent (_out))))
			)
		)
	)
	(_inst E1 0 51(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 52(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 53(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 54(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 55(_comp or_2_no)
		(_port
			((x1)(Q3))
			((x2)(C))
			((y)(Q5))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E6 0 56(_comp or_2_no)
		(_port
			((x1)(Q4))
			((x2)(C))
			((y)(Q6))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E7 0 57(_comp or_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(R))
			((y)(Q7))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E8 0 58(_comp or_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(S))
			((y)(Q8))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E9 0 59(_comp no)
		(_port
			((x)(not_S))
			((y)(S))
		)
		(_use(_ent . no)
		)
	)
	(_inst E10 0 60(_comp no)
		(_port
			((x)(not_R))
			((y)(R))
		)
		(_use(_ent . no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 49(_arch(_uni))))
		(_sig(_int Q2 -1 0 49(_arch(_uni))))
		(_sig(_int Q3 -1 0 49(_arch(_uni))))
		(_sig(_int Q4 -1 0 49(_arch(_uni))))
		(_sig(_int Q5 -1 0 49(_arch(_uni))))
		(_sig(_int Q6 -1 0 49(_arch(_uni))))
		(_sig(_int Q7 -1 0 49(_arch(_uni))))
		(_sig(_int Q8 -1 0 49(_arch(_uni))))
		(_sig(_int S -1 0 49(_arch(_uni))))
		(_sig(_int R -1 0 49(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__62(_arch 1 0 62(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_polar_control 2 -1)
)
I 000045 55 576           1712064855975 or_2
(_unit VHDL(or_2 0 4(or_2 0 12))
	(_version vef)
	(_time 1712064855976 2024.04.02 16:34:15)
	(_source(\./src/or_2.vhd\))
	(_parameters tan)
	(_code 00020307025402130253465b530556030206560702)
	(_ent
		(_time 1712064350801)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2 1 -1)
)
I 000046 55 580           1712064855993 and_2
(_unit VHDL(and_2 0 4(and_2 0 12))
	(_version vef)
	(_time 1712064855994 2024.04.02 16:34:15)
	(_source(\./src/and_2.vhd\))
	(_parameters tan)
	(_code 10124417454740054646024a401645161415461312)
	(_ent
		(_time 1712064350837)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_2 1 -1)
)
I 000046 55 621           1712064856009 and_3
(_unit VHDL(and_3 0 4(and_3 0 13))
	(_version vef)
	(_time 1712064856010 2024.04.02 16:34:16)
	(_source(\./src/and_3.vhd\))
	(_parameters tan)
	(_code 1f1d4b181c484f0a494a0c454f194a191b1a491c1c)
	(_ent
		(_time 1712064350873)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3 1 -1)
)
I 000043 55 4683          1712064856030 ct
(_unit VHDL(ct 0 4(ct 0 20))
	(_version vef)
	(_time 1712064856031 2024.04.02 16:34:16)
	(_source(\./src/ct.vhd\))
	(_parameters tan)
	(_code 2f2d792a7d7878382f2e3c747a292c282b292c282b)
	(_ent
		(_time 1712064350908)
	)
	(_comp
		(jk_with_polar_control
			(_object
				(_port(_int not_S -1 0 23(_ent (_in))))
				(_port(_int J -1 0 24(_ent (_in))))
				(_port(_int C -1 0 25(_ent (_in))))
				(_port(_int K -1 0 26(_ent (_in))))
				(_port(_int not_R -1 0 27(_ent (_in))))
				(_port(_int Q -1 0 28(_ent (_out))))
				(_port(_int not_Q -1 0 29(_ent (_out))))
			)
		)
		(or_2
			(_object
				(_port(_int x1 -1 0 34(_ent (_in))))
				(_port(_int x2 -1 0 35(_ent (_in))))
				(_port(_int y -1 0 36(_ent (_out))))
			)
		)
		(and_2
			(_object
				(_port(_int x1 -1 0 41(_ent (_in))))
				(_port(_int x2 -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(and_3
			(_object
				(_port(_int x1 -1 0 48(_ent (_in))))
				(_port(_int x2 -1 0 49(_ent (_in))))
				(_port(_int x3 -1 0 50(_ent (_in))))
				(_port(_int y -1 0 51(_ent (_out))))
			)
		)
	)
	(_inst E1 0 56(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q5))
			((C)(Bx))
			((K)((i 3)))
			((not_R)(not_R))
			((Q)(Q1))
			((not_Q)(not_Q1))
		)
		(_use(_ent . jk_with_polar_control)
			(_port
				((not_S)(not_S))
				((J)(J))
				((C)(C))
				((K)(K))
				((not_R)(not_R))
				((Q)(Q))
				((not_Q)(not_Q))
			)
		)
	)
	(_inst E2 0 57(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q1))
			((C)(Bx))
			((K)(Q6))
			((not_R)(not_R))
			((Q)(Q2))
			((not_Q)(not_Q2))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E3 0 58(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q7))
			((C)(Bx))
			((K)(Q7))
			((not_R)(not_R))
			((Q)(Q3))
			((not_Q)(not_Q3))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E4 0 59(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q8))
			((C)(Bx))
			((K)(Q2))
			((not_R)(not_R))
			((Q)(Q4))
			((not_Q)(not_Q4))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E5 0 60(_comp or_2)
		(_port
			((x1)(not_Q4))
			((x2)(not_Q2))
			((y)(Q5))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E6 0 61(_comp or_2)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((y)(Q6))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E7 0 62(_comp and_2)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((y)(Q7))
		)
		(_use(_ent . and_2)
		)
	)
	(_inst E8 0 63(_comp and_3)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q8))
		)
		(_use(_ent . and_3)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int not_R -1 0 7(_ent(_in))))
		(_port(_int Bx -1 0 8(_ent(_in))))
		(_port(_int out_Q1 -1 0 9(_ent(_out))))
		(_port(_int out_not_Q1 -1 0 10(_ent(_out))))
		(_port(_int out_Q2 -1 0 11(_ent(_out))))
		(_port(_int out_not_Q2 -1 0 12(_ent(_out))))
		(_port(_int out_Q3 -1 0 13(_ent(_out))))
		(_port(_int out_not_Q3 -1 0 14(_ent(_out))))
		(_port(_int out_Q4 -1 0 15(_ent(_out))))
		(_port(_int out_not_Q4 -1 0 16(_ent(_out))))
		(_sig(_int Q1 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q1 -1 0 54(_arch(_uni))))
		(_sig(_int Q2 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q2 -1 0 54(_arch(_uni))))
		(_sig(_int Q3 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q3 -1 0 54(_arch(_uni))))
		(_sig(_int Q4 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q4 -1 0 54(_arch(_uni))))
		(_sig(_int Q5 -1 0 54(_arch(_uni))))
		(_sig(_int Q6 -1 0 54(_arch(_uni))))
		(_sig(_int Q7 -1 0 54(_arch(_uni))))
		(_sig(_int Q8 -1 0 54(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((out_Q1)(Q1)))(_simpleassign BUF)(_trgt(3))(_sens(11)))))
			(line__65(_arch 1 0 65(_assignment(_alias((out_not_Q1)(not_Q1)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__66(_arch 2 0 66(_assignment(_alias((out_Q2)(Q2)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__67(_arch 3 0 67(_assignment(_alias((out_not_Q2)(not_Q2)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
			(line__68(_arch 4 0 68(_assignment(_alias((out_Q3)(Q3)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
			(line__69(_arch 5 0 69(_assignment(_alias((out_not_Q3)(not_Q3)))(_simpleassign BUF)(_trgt(8))(_sens(16)))))
			(line__70(_arch 6 0 70(_assignment(_alias((out_Q4)(Q4)))(_simpleassign BUF)(_trgt(9))(_sens(17)))))
			(line__71(_arch 7 0 71(_assignment(_alias((out_not_Q4)(not_Q4)))(_simpleassign BUF)(_trgt(10))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ct 8 -1)
)
I 000049 55 633           1712064865567 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712064865568 2024.04.02 16:34:25)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code 7a7b787b7e2d2a6f2c2f69237d7c2f7c2c7c7b7c2f)
	(_ent
		(_time 1712064350605)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000043 55 526           1712064865589 no
(_unit VHDL(no 0 4(no 0 11))
	(_version vef)
	(_time 1712064865590 2024.04.02 16:34:25)
	(_source(\./src/no.vhd\))
	(_parameters tan)
	(_code 8a8bdc848ddd8b9cdcd8cfd08d8cdf8cdc8cdf8cdc)
	(_ent
		(_time 1712064350657)
	)
	(_object
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . no 1 -1)
)
I 000048 55 629           1712064865607 or_3_no
(_unit VHDL(or_3_no 0 4(or_3_no 0 13))
	(_version vef)
	(_time 1712064865608 2024.04.02 16:34:25)
	(_source(\./src/or_3_no.vhd\))
	(_parameters tan)
	(_code 9998cc9792cd9b8a9acadfc39d9fcf9fcf9e9b9ccf)
	(_ent
		(_time 1712064350691)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_3_no 1 -1)
)
I 000048 55 588           1712064865624 or_2_no
(_unit VHDL(or_2_no 0 4(or_2_no 0 12))
	(_version vef)
	(_time 1712064865625 2024.04.02 16:34:25)
	(_source(\./src/or_2_no.vhd\))
	(_parameters tan)
	(_code a9a8fcffa2fdabbaabf9eff3adafffafffaeabacff)
	(_ent
		(_time 1712064350728)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2_no 1 -1)
)
I 000062 55 3338          1712064865655 jk_with_polar_control
(_unit VHDL(jk_with_polar_control 0 4(jk_with_polar_control 0 29))
	(_version vef)
	(_time 1712064865656 2024.04.02 16:34:25)
	(_source(\./src/jk_with_polar_control.vhd\))
	(_parameters tan)
	(_code c8c99a9d929ccadfcc9cd1939dcec0cd9ecfc8ce9e)
	(_ent
		(_time 1712064350764)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 32(_ent (_in))))
				(_port(_int x2 -1 0 33(_ent (_in))))
				(_port(_int x3 -1 0 34(_ent (_in))))
				(_port(_int y -1 0 35(_ent (_out))))
			)
		)
		(or_2_no
			(_object
				(_port(_int x1 -1 0 48(_ent (_in))))
				(_port(_int x2 -1 0 49(_ent (_in))))
				(_port(_int y -1 0 50(_ent (_out))))
			)
		)
		(or_3_no
			(_object
				(_port(_int x1 -1 0 40(_ent (_in))))
				(_port(_int x2 -1 0 41(_ent (_in))))
				(_port(_int x3 -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(no
			(_object
				(_port(_int x -1 0 55(_ent (_in))))
				(_port(_int y -1 0 56(_ent (_out))))
			)
		)
	)
	(_inst E1 0 61(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 62(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 63(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 64(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 65(_comp or_2_no)
		(_port
			((x1)(Q3))
			((x2)(C))
			((y)(Q5))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E6 0 66(_comp or_2_no)
		(_port
			((x1)(Q4))
			((x2)(C))
			((y)(Q6))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E7 0 67(_comp or_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(R))
			((y)(Q7))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E8 0 68(_comp or_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(S))
			((y)(Q8))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E9 0 69(_comp no)
		(_port
			((x)(not_S))
			((y)(S))
		)
		(_use(_ent . no)
		)
	)
	(_inst E10 0 70(_comp no)
		(_port
			((x)(not_R))
			((y)(R))
		)
		(_use(_ent . no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 59(_arch(_uni))))
		(_sig(_int Q2 -1 0 59(_arch(_uni))))
		(_sig(_int Q3 -1 0 59(_arch(_uni))))
		(_sig(_int Q4 -1 0 59(_arch(_uni))))
		(_sig(_int Q5 -1 0 59(_arch(_uni))))
		(_sig(_int Q6 -1 0 59(_arch(_uni))))
		(_sig(_int Q7 -1 0 59(_arch(_uni))))
		(_sig(_int Q8 -1 0 59(_arch(_uni))))
		(_sig(_int S -1 0 59(_arch(_uni))))
		(_sig(_int R -1 0 59(_arch(_uni))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__72(_arch 1 0 72(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_polar_control 2 -1)
)
I 000045 55 576           1712064865687 or_2
(_unit VHDL(or_2 0 4(or_2 0 12))
	(_version vef)
	(_time 1712064865688 2024.04.02 16:34:25)
	(_source(\./src/or_2.vhd\))
	(_parameters tan)
	(_code e7e6b2b5e2b3e5f4e5b4a1bcb4e2b1e4e5e1b1e0e5)
	(_ent
		(_time 1712064350801)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2 1 -1)
)
I 000046 55 580           1712064865714 and_2
(_unit VHDL(and_2 0 4(and_2 0 12))
	(_version vef)
	(_time 1712064865715 2024.04.02 16:34:25)
	(_source(\./src/and_2.vhd\))
	(_parameters tan)
	(_code 07060201555057125151155d570152010302510405)
	(_ent
		(_time 1712064350837)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_2 1 -1)
)
I 000046 55 621           1712064865738 and_3
(_unit VHDL(and_3 0 4(and_3 0 13))
	(_version vef)
	(_time 1712064865739 2024.04.02 16:34:25)
	(_source(\./src/and_3.vhd\))
	(_parameters tan)
	(_code 26272322757176337073357c762073202223702525)
	(_ent
		(_time 1712064350873)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3 1 -1)
)
I 000043 55 4683          1712064865764 ct
(_unit VHDL(ct 0 4(ct 0 20))
	(_version vef)
	(_time 1712064865765 2024.04.02 16:34:25)
	(_source(\./src/ct.vhd\))
	(_parameters tan)
	(_code 35343231346262223534266e603336323133363231)
	(_ent
		(_time 1712064350908)
	)
	(_comp
		(jk_with_polar_control
			(_object
				(_port(_int not_S -1 0 23(_ent (_in))))
				(_port(_int J -1 0 24(_ent (_in))))
				(_port(_int C -1 0 25(_ent (_in))))
				(_port(_int K -1 0 26(_ent (_in))))
				(_port(_int not_R -1 0 27(_ent (_in))))
				(_port(_int Q -1 0 28(_ent (_out))))
				(_port(_int not_Q -1 0 29(_ent (_out))))
			)
		)
		(or_2
			(_object
				(_port(_int x1 -1 0 34(_ent (_in))))
				(_port(_int x2 -1 0 35(_ent (_in))))
				(_port(_int y -1 0 36(_ent (_out))))
			)
		)
		(and_2
			(_object
				(_port(_int x1 -1 0 41(_ent (_in))))
				(_port(_int x2 -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(and_3
			(_object
				(_port(_int x1 -1 0 48(_ent (_in))))
				(_port(_int x2 -1 0 49(_ent (_in))))
				(_port(_int x3 -1 0 50(_ent (_in))))
				(_port(_int y -1 0 51(_ent (_out))))
			)
		)
	)
	(_inst E1 0 56(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q5))
			((C)(Bx))
			((K)((i 3)))
			((not_R)(not_R))
			((Q)(Q1))
			((not_Q)(not_Q1))
		)
		(_use(_ent . jk_with_polar_control)
			(_port
				((not_S)(not_S))
				((J)(J))
				((C)(C))
				((K)(K))
				((not_R)(not_R))
				((Q)(Q))
				((not_Q)(not_Q))
			)
		)
	)
	(_inst E2 0 57(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q1))
			((C)(Bx))
			((K)(Q6))
			((not_R)(not_R))
			((Q)(Q2))
			((not_Q)(not_Q2))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E3 0 58(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q7))
			((C)(Bx))
			((K)(Q7))
			((not_R)(not_R))
			((Q)(Q3))
			((not_Q)(not_Q3))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E4 0 59(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q8))
			((C)(Bx))
			((K)(Q2))
			((not_R)(not_R))
			((Q)(Q4))
			((not_Q)(not_Q4))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E5 0 60(_comp or_2)
		(_port
			((x1)(not_Q4))
			((x2)(not_Q2))
			((y)(Q5))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E6 0 61(_comp or_2)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((y)(Q6))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E7 0 62(_comp and_2)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((y)(Q7))
		)
		(_use(_ent . and_2)
		)
	)
	(_inst E8 0 63(_comp and_3)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q8))
		)
		(_use(_ent . and_3)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int not_R -1 0 7(_ent(_in))))
		(_port(_int Bx -1 0 8(_ent(_in))))
		(_port(_int out_Q1 -1 0 9(_ent(_out))))
		(_port(_int out_not_Q1 -1 0 10(_ent(_out))))
		(_port(_int out_Q2 -1 0 11(_ent(_out))))
		(_port(_int out_not_Q2 -1 0 12(_ent(_out))))
		(_port(_int out_Q3 -1 0 13(_ent(_out))))
		(_port(_int out_not_Q3 -1 0 14(_ent(_out))))
		(_port(_int out_Q4 -1 0 15(_ent(_out))))
		(_port(_int out_not_Q4 -1 0 16(_ent(_out))))
		(_sig(_int Q1 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q1 -1 0 54(_arch(_uni))))
		(_sig(_int Q2 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q2 -1 0 54(_arch(_uni))))
		(_sig(_int Q3 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q3 -1 0 54(_arch(_uni))))
		(_sig(_int Q4 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q4 -1 0 54(_arch(_uni))))
		(_sig(_int Q5 -1 0 54(_arch(_uni))))
		(_sig(_int Q6 -1 0 54(_arch(_uni))))
		(_sig(_int Q7 -1 0 54(_arch(_uni))))
		(_sig(_int Q8 -1 0 54(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((out_Q1)(Q1)))(_simpleassign BUF)(_trgt(3))(_sens(11)))))
			(line__65(_arch 1 0 65(_assignment(_alias((out_not_Q1)(not_Q1)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__66(_arch 2 0 66(_assignment(_alias((out_Q2)(Q2)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__67(_arch 3 0 67(_assignment(_alias((out_not_Q2)(not_Q2)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
			(line__68(_arch 4 0 68(_assignment(_alias((out_Q3)(Q3)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
			(line__69(_arch 5 0 69(_assignment(_alias((out_not_Q3)(not_Q3)))(_simpleassign BUF)(_trgt(8))(_sens(16)))))
			(line__70(_arch 6 0 70(_assignment(_alias((out_Q4)(Q4)))(_simpleassign BUF)(_trgt(9))(_sens(17)))))
			(line__71(_arch 7 0 71(_assignment(_alias((out_not_Q4)(not_Q4)))(_simpleassign BUF)(_trgt(10))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ct 8 -1)
)
I 000049 55 633           1712064971208 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712064971209 2024.04.02 16:36:11)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code 23242227757473367576307a242576257525222576)
	(_ent
		(_time 1712064350605)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000043 55 526           1712064971226 no
(_unit VHDL(no 0 4(no 0 11))
	(_version vef)
	(_time 1712064971227 2024.04.02 16:36:11)
	(_source(\./src/no.vhd\))
	(_parameters tan)
	(_code 323567376665332464607768353467346434673464)
	(_ent
		(_time 1712064350657)
	)
	(_object
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . no 1 -1)
)
I 000048 55 629           1712064971241 or_3_no
(_unit VHDL(or_3_no 0 4(or_3_no 0 13))
	(_version vef)
	(_time 1712064971242 2024.04.02 16:36:11)
	(_source(\./src/or_3_no.vhd\))
	(_parameters tan)
	(_code 424514414216405141110418464414441445404714)
	(_ent
		(_time 1712064350691)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_3_no 1 -1)
)
I 000048 55 588           1712064971262 or_2_no
(_unit VHDL(or_2_no 0 4(or_2_no 0 12))
	(_version vef)
	(_time 1712064971263 2024.04.02 16:36:11)
	(_source(\./src/or_2_no.vhd\))
	(_parameters tan)
	(_code 51560753520553425301170b555707570756535407)
	(_ent
		(_time 1712064350728)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2_no 1 -1)
)
I 000062 55 3338          1712064971280 jk_with_polar_control
(_unit VHDL(jk_with_polar_control 0 4(jk_with_polar_control 0 16))
	(_version vef)
	(_time 1712064971281 2024.04.02 16:36:11)
	(_source(\./src/jk_with_polar_control.vhd\))
	(_parameters tan)
	(_code 61663061323563766535783a346769643766616737)
	(_ent
		(_time 1712064350764)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
		(or_2_no
			(_object
				(_port(_int x1 -1 0 35(_ent (_in))))
				(_port(_int x2 -1 0 36(_ent (_in))))
				(_port(_int y -1 0 37(_ent (_out))))
			)
		)
		(or_3_no
			(_object
				(_port(_int x1 -1 0 27(_ent (_in))))
				(_port(_int x2 -1 0 28(_ent (_in))))
				(_port(_int x3 -1 0 29(_ent (_in))))
				(_port(_int y -1 0 30(_ent (_out))))
			)
		)
		(no
			(_object
				(_port(_int x -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
	)
	(_inst E1 0 48(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 49(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 50(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 51(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 52(_comp or_2_no)
		(_port
			((x1)(Q3))
			((x2)(C))
			((y)(Q5))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E6 0 53(_comp or_2_no)
		(_port
			((x1)(Q4))
			((x2)(C))
			((y)(Q6))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E7 0 54(_comp or_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(R))
			((y)(Q7))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E8 0 55(_comp or_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(S))
			((y)(Q8))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E9 0 56(_comp no)
		(_port
			((x)(not_S))
			((y)(S))
		)
		(_use(_ent . no)
		)
	)
	(_inst E10 0 57(_comp no)
		(_port
			((x)(not_R))
			((y)(R))
		)
		(_use(_ent . no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 46(_arch(_uni))))
		(_sig(_int Q2 -1 0 46(_arch(_uni))))
		(_sig(_int Q3 -1 0 46(_arch(_uni))))
		(_sig(_int Q4 -1 0 46(_arch(_uni))))
		(_sig(_int Q5 -1 0 46(_arch(_uni))))
		(_sig(_int Q6 -1 0 46(_arch(_uni))))
		(_sig(_int Q7 -1 0 46(_arch(_uni))))
		(_sig(_int Q8 -1 0 46(_arch(_uni))))
		(_sig(_int S -1 0 46(_arch(_uni))))
		(_sig(_int R -1 0 46(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__59(_arch 1 0 59(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_polar_control 2 -1)
)
I 000045 55 576           1712064971306 or_2
(_unit VHDL(or_2 0 4(or_2 0 12))
	(_version vef)
	(_time 1712064971307 2024.04.02 16:36:11)
	(_source(\./src/or_2.vhd\))
	(_parameters tan)
	(_code 8087d68f82d4829382d3c6dbd385d6838286d68782)
	(_ent
		(_time 1712064350801)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2 1 -1)
)
I 000046 55 580           1712064971321 and_2
(_unit VHDL(and_2 0 4(and_2 0 12))
	(_version vef)
	(_time 1712064971322 2024.04.02 16:36:11)
	(_source(\./src/and_2.vhd\))
	(_parameters tan)
	(_code 9097919fc5c7c085c6c682cac096c5969495c69392)
	(_ent
		(_time 1712064350837)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_2 1 -1)
)
I 000046 55 621           1712064971335 and_3
(_unit VHDL(and_3 0 4(and_3 0 13))
	(_version vef)
	(_time 1712064971336 2024.04.02 16:36:11)
	(_source(\./src/and_3.vhd\))
	(_parameters tan)
	(_code a0a7a1f7f5f7f0b5f6f5b3faf0a6f5a6a4a5f6a3a3)
	(_ent
		(_time 1712064350873)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3 1 -1)
)
I 000043 55 4683          1712064971348 ct
(_unit VHDL(ct 0 4(ct 0 20))
	(_version vef)
	(_time 1712064971349 2024.04.02 16:36:11)
	(_source(\./src/ct.vhd\))
	(_parameters tan)
	(_code afa8acf9fdf8f8b8afaebcf4faa9aca8aba9aca8ab)
	(_ent
		(_time 1712064350908)
	)
	(_comp
		(jk_with_polar_control
			(_object
				(_port(_int not_S -1 0 23(_ent (_in))))
				(_port(_int J -1 0 24(_ent (_in))))
				(_port(_int C -1 0 25(_ent (_in))))
				(_port(_int K -1 0 26(_ent (_in))))
				(_port(_int not_R -1 0 27(_ent (_in))))
				(_port(_int Q -1 0 28(_ent (_out))))
				(_port(_int not_Q -1 0 29(_ent (_out))))
			)
		)
		(or_2
			(_object
				(_port(_int x1 -1 0 34(_ent (_in))))
				(_port(_int x2 -1 0 35(_ent (_in))))
				(_port(_int y -1 0 36(_ent (_out))))
			)
		)
		(and_2
			(_object
				(_port(_int x1 -1 0 41(_ent (_in))))
				(_port(_int x2 -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(and_3
			(_object
				(_port(_int x1 -1 0 48(_ent (_in))))
				(_port(_int x2 -1 0 49(_ent (_in))))
				(_port(_int x3 -1 0 50(_ent (_in))))
				(_port(_int y -1 0 51(_ent (_out))))
			)
		)
	)
	(_inst E1 0 56(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q5))
			((C)(Bx))
			((K)((i 3)))
			((not_R)(not_R))
			((Q)(Q1))
			((not_Q)(not_Q1))
		)
		(_use(_ent . jk_with_polar_control)
			(_port
				((not_S)(not_S))
				((J)(J))
				((C)(C))
				((K)(K))
				((not_R)(not_R))
				((Q)(Q))
				((not_Q)(not_Q))
			)
		)
	)
	(_inst E2 0 57(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q1))
			((C)(Bx))
			((K)(Q6))
			((not_R)(not_R))
			((Q)(Q2))
			((not_Q)(not_Q2))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E3 0 58(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q7))
			((C)(Bx))
			((K)(Q7))
			((not_R)(not_R))
			((Q)(Q3))
			((not_Q)(not_Q3))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E4 0 59(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q8))
			((C)(Bx))
			((K)(Q2))
			((not_R)(not_R))
			((Q)(Q4))
			((not_Q)(not_Q4))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E5 0 60(_comp or_2)
		(_port
			((x1)(not_Q4))
			((x2)(not_Q2))
			((y)(Q5))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E6 0 61(_comp or_2)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((y)(Q6))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E7 0 62(_comp and_2)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((y)(Q7))
		)
		(_use(_ent . and_2)
		)
	)
	(_inst E8 0 63(_comp and_3)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q8))
		)
		(_use(_ent . and_3)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int not_R -1 0 7(_ent(_in))))
		(_port(_int Bx -1 0 8(_ent(_in))))
		(_port(_int out_Q1 -1 0 9(_ent(_out))))
		(_port(_int out_not_Q1 -1 0 10(_ent(_out))))
		(_port(_int out_Q2 -1 0 11(_ent(_out))))
		(_port(_int out_not_Q2 -1 0 12(_ent(_out))))
		(_port(_int out_Q3 -1 0 13(_ent(_out))))
		(_port(_int out_not_Q3 -1 0 14(_ent(_out))))
		(_port(_int out_Q4 -1 0 15(_ent(_out))))
		(_port(_int out_not_Q4 -1 0 16(_ent(_out))))
		(_sig(_int Q1 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q1 -1 0 54(_arch(_uni))))
		(_sig(_int Q2 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q2 -1 0 54(_arch(_uni))))
		(_sig(_int Q3 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q3 -1 0 54(_arch(_uni))))
		(_sig(_int Q4 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q4 -1 0 54(_arch(_uni))))
		(_sig(_int Q5 -1 0 54(_arch(_uni))))
		(_sig(_int Q6 -1 0 54(_arch(_uni))))
		(_sig(_int Q7 -1 0 54(_arch(_uni))))
		(_sig(_int Q8 -1 0 54(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((out_Q1)(Q1)))(_simpleassign BUF)(_trgt(3))(_sens(11)))))
			(line__65(_arch 1 0 65(_assignment(_alias((out_not_Q1)(not_Q1)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__66(_arch 2 0 66(_assignment(_alias((out_Q2)(Q2)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__67(_arch 3 0 67(_assignment(_alias((out_not_Q2)(not_Q2)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
			(line__68(_arch 4 0 68(_assignment(_alias((out_Q3)(Q3)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
			(line__69(_arch 5 0 69(_assignment(_alias((out_not_Q3)(not_Q3)))(_simpleassign BUF)(_trgt(8))(_sens(16)))))
			(line__70(_arch 6 0 70(_assignment(_alias((out_Q4)(Q4)))(_simpleassign BUF)(_trgt(9))(_sens(17)))))
			(line__71(_arch 7 0 71(_assignment(_alias((out_not_Q4)(not_Q4)))(_simpleassign BUF)(_trgt(10))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ct 8 -1)
)
I 000062 55 3338          1712065025675 jk_with_polar_control
(_unit VHDL(jk_with_polar_control 0 4(jk_with_polar_control 0 16))
	(_version vef)
	(_time 1712065025676 2024.04.02 16:37:05)
	(_source(\./src/jk_with_polar_control.vhd\))
	(_parameters tan)
	(_code e7b4b2b4b2b3e5f0e3b3febcb2e1efe2b1e0e7e1b1)
	(_ent
		(_time 1712064350764)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
		(or_2_no
			(_object
				(_port(_int x1 -1 0 35(_ent (_in))))
				(_port(_int x2 -1 0 36(_ent (_in))))
				(_port(_int y -1 0 37(_ent (_out))))
			)
		)
		(or_3_no
			(_object
				(_port(_int x1 -1 0 27(_ent (_in))))
				(_port(_int x2 -1 0 28(_ent (_in))))
				(_port(_int x3 -1 0 29(_ent (_in))))
				(_port(_int y -1 0 30(_ent (_out))))
			)
		)
		(no
			(_object
				(_port(_int x -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
	)
	(_inst E1 0 48(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 49(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 50(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 51(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 52(_comp or_2_no)
		(_port
			((x1)(Q3))
			((x2)(C))
			((y)(Q5))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E6 0 53(_comp or_2_no)
		(_port
			((x1)(Q4))
			((x2)(C))
			((y)(Q6))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E7 0 54(_comp or_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(R))
			((y)(Q7))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E8 0 55(_comp or_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(S))
			((y)(Q8))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E9 0 56(_comp no)
		(_port
			((x)(not_S))
			((y)(S))
		)
		(_use(_ent . no)
		)
	)
	(_inst E10 0 57(_comp no)
		(_port
			((x)(not_R))
			((y)(R))
		)
		(_use(_ent . no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 46(_arch(_uni))))
		(_sig(_int Q2 -1 0 46(_arch(_uni))))
		(_sig(_int Q3 -1 0 46(_arch(_uni))))
		(_sig(_int Q4 -1 0 46(_arch(_uni))))
		(_sig(_int Q5 -1 0 46(_arch(_uni))))
		(_sig(_int Q6 -1 0 46(_arch(_uni))))
		(_sig(_int Q7 -1 0 46(_arch(_uni))))
		(_sig(_int Q8 -1 0 46(_arch(_uni))))
		(_sig(_int S -1 0 46(_arch(_uni))))
		(_sig(_int R -1 0 46(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__59(_arch 1 0 59(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_polar_control 2 -1)
)
I 000051 55 672           1712065025693 and_3_no_f
(_unit VHDL(and_3_no 0 4(and_3_no_f 1 71))
	(_version vef)
	(_time 1712065025694 2024.04.02 16:37:05)
	(_source(\./src/and_3_no.vhd\(\./src/jk_with_polar_control.vhd\)))
	(_parameters tan)
	(_code f7a4f2a7a5a0a7e2a1a2e4aef0f1a2f1a1f1f6f1a2)
	(_ent
		(_time 1712064350605)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__73(_arch 0 1 73(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no_f 1 -1)
)
I 000049 55 633           1712065029334 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712065029335 2024.04.02 16:37:09)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code 306032356567602566652369373665366636313665)
	(_ent
		(_time 1712064350605)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000043 55 526           1712065029352 no
(_unit VHDL(no 0 4(no 0 11))
	(_version vef)
	(_time 1712065029353 2024.04.02 16:37:09)
	(_source(\./src/no.vhd\))
	(_parameters tan)
	(_code 3f6f693a3f683e29696d7a6538396a3969396a3969)
	(_ent
		(_time 1712064350657)
	)
	(_object
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . no 1 -1)
)
I 000048 55 629           1712065029369 or_3_no
(_unit VHDL(or_3_no 0 4(or_3_no 0 13))
	(_version vef)
	(_time 1712065029370 2024.04.02 16:37:09)
	(_source(\./src/or_3_no.vhd\))
	(_parameters tan)
	(_code 4f1f1a4c1b1b4d5c4c1c09154b49194919484d4a19)
	(_ent
		(_time 1712064350691)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_3_no 1 -1)
)
I 000048 55 588           1712065029382 or_2_no
(_unit VHDL(or_2_no 0 4(or_2_no 0 12))
	(_version vef)
	(_time 1712065029383 2024.04.02 16:37:09)
	(_source(\./src/or_2_no.vhd\))
	(_parameters tan)
	(_code 5e0e0b5c090a5c4d5c0e18045a58085808595c5b08)
	(_ent
		(_time 1712064350728)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2_no 1 -1)
)
I 000062 55 3338          1712065029397 jk_with_polar_control
(_unit VHDL(jk_with_polar_control 0 4(jk_with_polar_control 0 16))
	(_version vef)
	(_time 1712065029398 2024.04.02 16:37:09)
	(_source(\./src/jk_with_polar_control.vhd\))
	(_parameters tan)
	(_code 6e3e3c6e693a6c796a3a77353b68666b38696e6838)
	(_ent
		(_time 1712064350764)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
		(or_2_no
			(_object
				(_port(_int x1 -1 0 35(_ent (_in))))
				(_port(_int x2 -1 0 36(_ent (_in))))
				(_port(_int y -1 0 37(_ent (_out))))
			)
		)
		(or_3_no
			(_object
				(_port(_int x1 -1 0 27(_ent (_in))))
				(_port(_int x2 -1 0 28(_ent (_in))))
				(_port(_int x3 -1 0 29(_ent (_in))))
				(_port(_int y -1 0 30(_ent (_out))))
			)
		)
		(no
			(_object
				(_port(_int x -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
	)
	(_inst E1 0 48(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 49(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 50(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 51(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 52(_comp or_2_no)
		(_port
			((x1)(Q3))
			((x2)(C))
			((y)(Q5))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E6 0 53(_comp or_2_no)
		(_port
			((x1)(Q4))
			((x2)(C))
			((y)(Q6))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E7 0 54(_comp or_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(R))
			((y)(Q7))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E8 0 55(_comp or_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(S))
			((y)(Q8))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E9 0 56(_comp no)
		(_port
			((x)(not_S))
			((y)(S))
		)
		(_use(_ent . no)
		)
	)
	(_inst E10 0 57(_comp no)
		(_port
			((x)(not_R))
			((y)(R))
		)
		(_use(_ent . no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 46(_arch(_uni))))
		(_sig(_int Q2 -1 0 46(_arch(_uni))))
		(_sig(_int Q3 -1 0 46(_arch(_uni))))
		(_sig(_int Q4 -1 0 46(_arch(_uni))))
		(_sig(_int Q5 -1 0 46(_arch(_uni))))
		(_sig(_int Q6 -1 0 46(_arch(_uni))))
		(_sig(_int Q7 -1 0 46(_arch(_uni))))
		(_sig(_int Q8 -1 0 46(_arch(_uni))))
		(_sig(_int S -1 0 46(_arch(_uni))))
		(_sig(_int R -1 0 46(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__59(_arch 1 0 59(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_polar_control 2 -1)
)
I 000051 55 672           1712065029414 and_3_no_f
(_unit VHDL(and_3_no 0 4(and_3_no_f 1 71))
	(_version vef)
	(_time 1712065029415 2024.04.02 16:37:09)
	(_source(\./src/and_3_no.vhd\(\./src/jk_with_polar_control.vhd\)))
	(_parameters tan)
	(_code 7e2e7c7f7e292e6b282b6d2779782b7828787f782b)
	(_ent
		(_time 1712064350605)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__73(_arch 0 1 73(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no_f 1 -1)
)
I 000045 55 576           1712065029455 or_2
(_unit VHDL(or_2 0 4(or_2 0 12))
	(_version vef)
	(_time 1712065029456 2024.04.02 16:37:09)
	(_source(\./src/or_2.vhd\))
	(_parameters tan)
	(_code adfdf8fbfbf9afbeaffeebf6fea8fbaeafabfbaaaf)
	(_ent
		(_time 1712064350801)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2 1 -1)
)
I 000046 55 580           1712065029479 and_2
(_unit VHDL(and_2 0 4(and_2 0 12))
	(_version vef)
	(_time 1712065029480 2024.04.02 16:37:09)
	(_source(\./src/and_2.vhd\))
	(_parameters tan)
	(_code bcecbee8baebeca9eaeaaee6ecbae9bab8b9eabfbe)
	(_ent
		(_time 1712064350837)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_2 1 -1)
)
I 000046 55 621           1712065029505 and_3
(_unit VHDL(and_3 0 4(and_3 0 13))
	(_version vef)
	(_time 1712065029506 2024.04.02 16:37:09)
	(_source(\./src/and_3.vhd\))
	(_parameters tan)
	(_code db8bd989dc8c8bce8d8ec8818bdd8edddfde8dd8d8)
	(_ent
		(_time 1712064350873)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3 1 -1)
)
I 000043 55 4683          1712065029533 ct
(_unit VHDL(ct 0 4(ct 0 20))
	(_version vef)
	(_time 1712065029534 2024.04.02 16:37:09)
	(_source(\./src/ct.vhd\))
	(_parameters tan)
	(_code fbabfbaaadacacecfbfae8a0aefdf8fcfffdf8fcff)
	(_ent
		(_time 1712064350908)
	)
	(_comp
		(jk_with_polar_control
			(_object
				(_port(_int not_S -1 0 23(_ent (_in))))
				(_port(_int J -1 0 24(_ent (_in))))
				(_port(_int C -1 0 25(_ent (_in))))
				(_port(_int K -1 0 26(_ent (_in))))
				(_port(_int not_R -1 0 27(_ent (_in))))
				(_port(_int Q -1 0 28(_ent (_out))))
				(_port(_int not_Q -1 0 29(_ent (_out))))
			)
		)
		(or_2
			(_object
				(_port(_int x1 -1 0 34(_ent (_in))))
				(_port(_int x2 -1 0 35(_ent (_in))))
				(_port(_int y -1 0 36(_ent (_out))))
			)
		)
		(and_2
			(_object
				(_port(_int x1 -1 0 41(_ent (_in))))
				(_port(_int x2 -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(and_3
			(_object
				(_port(_int x1 -1 0 48(_ent (_in))))
				(_port(_int x2 -1 0 49(_ent (_in))))
				(_port(_int x3 -1 0 50(_ent (_in))))
				(_port(_int y -1 0 51(_ent (_out))))
			)
		)
	)
	(_inst E1 0 56(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q5))
			((C)(Bx))
			((K)((i 3)))
			((not_R)(not_R))
			((Q)(Q1))
			((not_Q)(not_Q1))
		)
		(_use(_ent . jk_with_polar_control)
			(_port
				((not_S)(not_S))
				((J)(J))
				((C)(C))
				((K)(K))
				((not_R)(not_R))
				((Q)(Q))
				((not_Q)(not_Q))
			)
		)
	)
	(_inst E2 0 57(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q1))
			((C)(Bx))
			((K)(Q6))
			((not_R)(not_R))
			((Q)(Q2))
			((not_Q)(not_Q2))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E3 0 58(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q7))
			((C)(Bx))
			((K)(Q7))
			((not_R)(not_R))
			((Q)(Q3))
			((not_Q)(not_Q3))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E4 0 59(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q8))
			((C)(Bx))
			((K)(Q2))
			((not_R)(not_R))
			((Q)(Q4))
			((not_Q)(not_Q4))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E5 0 60(_comp or_2)
		(_port
			((x1)(not_Q4))
			((x2)(not_Q2))
			((y)(Q5))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E6 0 61(_comp or_2)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((y)(Q6))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E7 0 62(_comp and_2)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((y)(Q7))
		)
		(_use(_ent . and_2)
		)
	)
	(_inst E8 0 63(_comp and_3)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q8))
		)
		(_use(_ent . and_3)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int not_R -1 0 7(_ent(_in))))
		(_port(_int Bx -1 0 8(_ent(_in))))
		(_port(_int out_Q1 -1 0 9(_ent(_out))))
		(_port(_int out_not_Q1 -1 0 10(_ent(_out))))
		(_port(_int out_Q2 -1 0 11(_ent(_out))))
		(_port(_int out_not_Q2 -1 0 12(_ent(_out))))
		(_port(_int out_Q3 -1 0 13(_ent(_out))))
		(_port(_int out_not_Q3 -1 0 14(_ent(_out))))
		(_port(_int out_Q4 -1 0 15(_ent(_out))))
		(_port(_int out_not_Q4 -1 0 16(_ent(_out))))
		(_sig(_int Q1 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q1 -1 0 54(_arch(_uni))))
		(_sig(_int Q2 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q2 -1 0 54(_arch(_uni))))
		(_sig(_int Q3 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q3 -1 0 54(_arch(_uni))))
		(_sig(_int Q4 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q4 -1 0 54(_arch(_uni))))
		(_sig(_int Q5 -1 0 54(_arch(_uni))))
		(_sig(_int Q6 -1 0 54(_arch(_uni))))
		(_sig(_int Q7 -1 0 54(_arch(_uni))))
		(_sig(_int Q8 -1 0 54(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((out_Q1)(Q1)))(_simpleassign BUF)(_trgt(3))(_sens(11)))))
			(line__65(_arch 1 0 65(_assignment(_alias((out_not_Q1)(not_Q1)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__66(_arch 2 0 66(_assignment(_alias((out_Q2)(Q2)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__67(_arch 3 0 67(_assignment(_alias((out_not_Q2)(not_Q2)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
			(line__68(_arch 4 0 68(_assignment(_alias((out_Q3)(Q3)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
			(line__69(_arch 5 0 69(_assignment(_alias((out_not_Q3)(not_Q3)))(_simpleassign BUF)(_trgt(8))(_sens(16)))))
			(line__70(_arch 6 0 70(_assignment(_alias((out_Q4)(Q4)))(_simpleassign BUF)(_trgt(9))(_sens(17)))))
			(line__71(_arch 7 0 71(_assignment(_alias((out_not_Q4)(not_Q4)))(_simpleassign BUF)(_trgt(10))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ct 8 -1)
)
I 000049 55 633           1712065418868 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712065418869 2024.04.02 16:43:38)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code cb98ce9ecc9c9bde9d9ed892cccd9ecd9dcdcacd9e)
	(_ent
		(_time 1712064350605)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000043 55 526           1712065418885 no
(_unit VHDL(no 0 4(no 0 11))
	(_version vef)
	(_time 1712065418886 2024.04.02 16:43:38)
	(_source(\./src/no.vhd\))
	(_parameters tan)
	(_code da898b88dd8ddbcc8c889f80dddc8fdc8cdc8fdc8c)
	(_ent
		(_time 1712064350657)
	)
	(_object
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . no 1 -1)
)
I 000048 55 629           1712065418906 or_3_no
(_unit VHDL(or_3_no 0 4(or_3_no 0 13))
	(_version vef)
	(_time 1712065418907 2024.04.02 16:43:38)
	(_source(\./src/or_3_no.vhd\))
	(_parameters tan)
	(_code eab9b8b8b9bee8f9e9b9acb0eeecbcecbcede8efbc)
	(_ent
		(_time 1712064350691)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_3_no 1 -1)
)
I 000048 55 588           1712065418930 or_2_no
(_unit VHDL(or_2_no 0 4(or_2_no 0 12))
	(_version vef)
	(_time 1712065418931 2024.04.02 16:43:38)
	(_source(\./src/or_2_no.vhd\))
	(_parameters tan)
	(_code 095a5a0e025d0b1a0b594f530d0f5f0f5f0e0b0c5f)
	(_ent
		(_time 1712064350728)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2_no 1 -1)
)
I 000062 55 3338          1712065418958 jk_with_polar_control
(_unit VHDL(jk_with_polar_control 0 4(jk_with_polar_control 0 16))
	(_version vef)
	(_time 1712065418959 2024.04.02 16:43:38)
	(_source(\./src/jk_with_polar_control.vhd\))
	(_parameters tan)
	(_code 297a7d2d727d2b3e2d7d30727c2f212c7f2e292f7f)
	(_ent
		(_time 1712064350764)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
		(or_2_no
			(_object
				(_port(_int x1 -1 0 35(_ent (_in))))
				(_port(_int x2 -1 0 36(_ent (_in))))
				(_port(_int y -1 0 37(_ent (_out))))
			)
		)
		(or_3_no
			(_object
				(_port(_int x1 -1 0 27(_ent (_in))))
				(_port(_int x2 -1 0 28(_ent (_in))))
				(_port(_int x3 -1 0 29(_ent (_in))))
				(_port(_int y -1 0 30(_ent (_out))))
			)
		)
		(no
			(_object
				(_port(_int x -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
	)
	(_inst E1 0 48(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 49(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 50(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 51(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 52(_comp or_2_no)
		(_port
			((x1)(Q3))
			((x2)(C))
			((y)(Q5))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E6 0 53(_comp or_2_no)
		(_port
			((x1)(Q4))
			((x2)(C))
			((y)(Q6))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E7 0 54(_comp or_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(R))
			((y)(Q7))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E8 0 55(_comp or_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(S))
			((y)(Q8))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E9 0 56(_comp no)
		(_port
			((x)(not_S))
			((y)(S))
		)
		(_use(_ent . no)
		)
	)
	(_inst E10 0 57(_comp no)
		(_port
			((x)(not_R))
			((y)(R))
		)
		(_use(_ent . no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 46(_arch(_uni))))
		(_sig(_int Q2 -1 0 46(_arch(_uni))))
		(_sig(_int Q3 -1 0 46(_arch(_uni))))
		(_sig(_int Q4 -1 0 46(_arch(_uni))))
		(_sig(_int Q5 -1 0 46(_arch(_uni))))
		(_sig(_int Q6 -1 0 46(_arch(_uni))))
		(_sig(_int Q7 -1 0 46(_arch(_uni))))
		(_sig(_int Q8 -1 0 46(_arch(_uni))))
		(_sig(_int S -1 0 46(_arch(_uni))))
		(_sig(_int R -1 0 46(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__59(_arch 1 0 59(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_polar_control 2 -1)
)
I 000051 55 672           1712065418969 and_3_no_f
(_unit VHDL(and_3_no 0 4(and_3_no_f 1 75))
	(_version vef)
	(_time 1712065418970 2024.04.02 16:43:38)
	(_source(\./src/and_3_no.vhd\(\./src/jk_with_polar_control.vhd\)))
	(_parameters tan)
	(_code 386b3c3d656f682d6e6d2b613f3e6d3e6e3e393e6d)
	(_ent
		(_time 1712064350605)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__77(_arch 0 1 77(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no_f 1 -1)
)
I 000045 55 576           1712065419010 or_2
(_unit VHDL(or_2 0 4(or_2 0 12))
	(_version vef)
	(_time 1712065419011 2024.04.02 16:43:39)
	(_source(\./src/or_2.vhd\))
	(_parameters tan)
	(_code 57040455520355445504110c045201545551015055)
	(_ent
		(_time 1712064350801)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2 1 -1)
)
I 000046 55 580           1712065419042 and_2
(_unit VHDL(and_2 0 4(and_2 0 12))
	(_version vef)
	(_time 1712065419043 2024.04.02 16:43:39)
	(_source(\./src/and_2.vhd\))
	(_parameters tan)
	(_code 77247376252027622121652d277122717372217475)
	(_ent
		(_time 1712064350837)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_2 1 -1)
)
I 000046 55 621           1712065419073 and_3
(_unit VHDL(and_3 0 4(and_3 0 13))
	(_version vef)
	(_time 1712065419074 2024.04.02 16:43:39)
	(_source(\./src/and_3.vhd\))
	(_parameters tan)
	(_code 96c59299c5c1c683c0c385ccc690c3909293c09595)
	(_ent
		(_time 1712064350873)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3 1 -1)
)
I 000043 55 4683          1712065419099 ct
(_unit VHDL(ct 0 4(ct 0 20))
	(_version vef)
	(_time 1712065419100 2024.04.02 16:43:39)
	(_source(\./src/ct.vhd\))
	(_parameters tan)
	(_code b5e6b3e0b4e2e2a2b5b4a6eee0b3b6b2b1b3b6b2b1)
	(_ent
		(_time 1712064350908)
	)
	(_comp
		(jk_with_polar_control
			(_object
				(_port(_int not_S -1 0 23(_ent (_in))))
				(_port(_int J -1 0 24(_ent (_in))))
				(_port(_int C -1 0 25(_ent (_in))))
				(_port(_int K -1 0 26(_ent (_in))))
				(_port(_int not_R -1 0 27(_ent (_in))))
				(_port(_int Q -1 0 28(_ent (_out))))
				(_port(_int not_Q -1 0 29(_ent (_out))))
			)
		)
		(or_2
			(_object
				(_port(_int x1 -1 0 34(_ent (_in))))
				(_port(_int x2 -1 0 35(_ent (_in))))
				(_port(_int y -1 0 36(_ent (_out))))
			)
		)
		(and_2
			(_object
				(_port(_int x1 -1 0 41(_ent (_in))))
				(_port(_int x2 -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(and_3
			(_object
				(_port(_int x1 -1 0 48(_ent (_in))))
				(_port(_int x2 -1 0 49(_ent (_in))))
				(_port(_int x3 -1 0 50(_ent (_in))))
				(_port(_int y -1 0 51(_ent (_out))))
			)
		)
	)
	(_inst E1 0 56(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q5))
			((C)(Bx))
			((K)((i 3)))
			((not_R)(not_R))
			((Q)(Q1))
			((not_Q)(not_Q1))
		)
		(_use(_ent . jk_with_polar_control)
			(_port
				((not_S)(not_S))
				((J)(J))
				((C)(C))
				((K)(K))
				((not_R)(not_R))
				((Q)(Q))
				((not_Q)(not_Q))
			)
		)
	)
	(_inst E2 0 57(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q1))
			((C)(Bx))
			((K)(Q6))
			((not_R)(not_R))
			((Q)(Q2))
			((not_Q)(not_Q2))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E3 0 58(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q7))
			((C)(Bx))
			((K)(Q7))
			((not_R)(not_R))
			((Q)(Q3))
			((not_Q)(not_Q3))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E4 0 59(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q8))
			((C)(Bx))
			((K)(Q2))
			((not_R)(not_R))
			((Q)(Q4))
			((not_Q)(not_Q4))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E5 0 60(_comp or_2)
		(_port
			((x1)(not_Q4))
			((x2)(not_Q2))
			((y)(Q5))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E6 0 61(_comp or_2)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((y)(Q6))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E7 0 62(_comp and_2)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((y)(Q7))
		)
		(_use(_ent . and_2)
		)
	)
	(_inst E8 0 63(_comp and_3)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q8))
		)
		(_use(_ent . and_3)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int not_R -1 0 7(_ent(_in))))
		(_port(_int Bx -1 0 8(_ent(_in))))
		(_port(_int out_Q1 -1 0 9(_ent(_out))))
		(_port(_int out_not_Q1 -1 0 10(_ent(_out))))
		(_port(_int out_Q2 -1 0 11(_ent(_out))))
		(_port(_int out_not_Q2 -1 0 12(_ent(_out))))
		(_port(_int out_Q3 -1 0 13(_ent(_out))))
		(_port(_int out_not_Q3 -1 0 14(_ent(_out))))
		(_port(_int out_Q4 -1 0 15(_ent(_out))))
		(_port(_int out_not_Q4 -1 0 16(_ent(_out))))
		(_sig(_int Q1 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q1 -1 0 54(_arch(_uni))))
		(_sig(_int Q2 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q2 -1 0 54(_arch(_uni))))
		(_sig(_int Q3 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q3 -1 0 54(_arch(_uni))))
		(_sig(_int Q4 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q4 -1 0 54(_arch(_uni))))
		(_sig(_int Q5 -1 0 54(_arch(_uni))))
		(_sig(_int Q6 -1 0 54(_arch(_uni))))
		(_sig(_int Q7 -1 0 54(_arch(_uni))))
		(_sig(_int Q8 -1 0 54(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((out_Q1)(Q1)))(_simpleassign BUF)(_trgt(3))(_sens(11)))))
			(line__65(_arch 1 0 65(_assignment(_alias((out_not_Q1)(not_Q1)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__66(_arch 2 0 66(_assignment(_alias((out_Q2)(Q2)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__67(_arch 3 0 67(_assignment(_alias((out_not_Q2)(not_Q2)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
			(line__68(_arch 4 0 68(_assignment(_alias((out_Q3)(Q3)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
			(line__69(_arch 5 0 69(_assignment(_alias((out_not_Q3)(not_Q3)))(_simpleassign BUF)(_trgt(8))(_sens(16)))))
			(line__70(_arch 6 0 70(_assignment(_alias((out_Q4)(Q4)))(_simpleassign BUF)(_trgt(9))(_sens(17)))))
			(line__71(_arch 7 0 71(_assignment(_alias((out_not_Q4)(not_Q4)))(_simpleassign BUF)(_trgt(10))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ct 8 -1)
)
I 000049 55 633           1712065709375 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712065709376 2024.04.02 16:48:29)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code 8f8c8d818cd8df9ad9da9cd68889da89d9898e89da)
	(_ent
		(_time 1712064350605)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000043 55 526           1712065709398 no
(_unit VHDL(no 0 4(no 0 11))
	(_version vef)
	(_time 1712065709399 2024.04.02 16:48:29)
	(_source(\./src/no.vhd\))
	(_parameters tan)
	(_code aeadf8f9adf9afb8f8fcebf4a9a8fba8f8a8fba8f8)
	(_ent
		(_time 1712064350657)
	)
	(_object
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . no 1 -1)
)
I 000048 55 629           1712065709414 or_3_no
(_unit VHDL(or_3_no 0 4(or_3_no 0 13))
	(_version vef)
	(_time 1712065709415 2024.04.02 16:48:29)
	(_source(\./src/or_3_no.vhd\))
	(_parameters tan)
	(_code bebdebebe9eabcadbdedf8e4bab8e8b8e8b9bcbbe8)
	(_ent
		(_time 1712064350691)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_3_no 1 -1)
)
I 000048 55 588           1712065709433 or_2_no
(_unit VHDL(or_2_no 0 4(or_2_no 0 12))
	(_version vef)
	(_time 1712065709434 2024.04.02 16:48:29)
	(_source(\./src/or_2_no.vhd\))
	(_parameters tan)
	(_code cdce98999b99cfdecf9d8b97c9cb9bcb9bcacfc89b)
	(_ent
		(_time 1712064350728)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2_no 1 -1)
)
I 000062 55 3338          1712065709448 jk_with_polar_control
(_unit VHDL(jk_with_polar_control 0 4(jk_with_polar_control 0 16))
	(_version vef)
	(_time 1712065709449 2024.04.02 16:48:29)
	(_source(\./src/jk_with_polar_control.vhd\))
	(_parameters tan)
	(_code ddde8f8fdb89dfcad989c48688dbd5d88bdadddb8b)
	(_ent
		(_time 1712064350764)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
		(or_2_no
			(_object
				(_port(_int x1 -1 0 35(_ent (_in))))
				(_port(_int x2 -1 0 36(_ent (_in))))
				(_port(_int y -1 0 37(_ent (_out))))
			)
		)
		(or_3_no
			(_object
				(_port(_int x1 -1 0 27(_ent (_in))))
				(_port(_int x2 -1 0 28(_ent (_in))))
				(_port(_int x3 -1 0 29(_ent (_in))))
				(_port(_int y -1 0 30(_ent (_out))))
			)
		)
		(no
			(_object
				(_port(_int x -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
	)
	(_inst E1 0 48(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 49(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 50(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 51(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 52(_comp or_2_no)
		(_port
			((x1)(Q3))
			((x2)(C))
			((y)(Q5))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E6 0 53(_comp or_2_no)
		(_port
			((x1)(Q4))
			((x2)(C))
			((y)(Q6))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E7 0 54(_comp or_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(R))
			((y)(Q7))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E8 0 55(_comp or_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(S))
			((y)(Q8))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E9 0 56(_comp no)
		(_port
			((x)(not_S))
			((y)(S))
		)
		(_use(_ent . no)
		)
	)
	(_inst E10 0 57(_comp no)
		(_port
			((x)(not_R))
			((y)(R))
		)
		(_use(_ent . no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 46(_arch(_uni))))
		(_sig(_int Q2 -1 0 46(_arch(_uni))))
		(_sig(_int Q3 -1 0 46(_arch(_uni))))
		(_sig(_int Q4 -1 0 46(_arch(_uni))))
		(_sig(_int Q5 -1 0 46(_arch(_uni))))
		(_sig(_int Q6 -1 0 46(_arch(_uni))))
		(_sig(_int Q7 -1 0 46(_arch(_uni))))
		(_sig(_int Q8 -1 0 46(_arch(_uni))))
		(_sig(_int S -1 0 46(_arch(_uni))))
		(_sig(_int R -1 0 46(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__59(_arch 1 0 59(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_polar_control 2 -1)
)
I 000051 55 672           1712065709459 and_3_no_f
(_unit VHDL(and_3_no 0 4(and_3_no_f 1 75))
	(_version vef)
	(_time 1712065709460 2024.04.02 16:48:29)
	(_source(\./src/and_3_no.vhd\(\./src/jk_with_polar_control.vhd\)))
	(_parameters tan)
	(_code edeeefbeecbabdf8bbb8feb4eaebb8ebbbebecebb8)
	(_ent
		(_time 1712064350605)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__77(_arch 0 1 77(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no_f 1 -1)
)
I 000045 55 576           1712065709485 or_2
(_unit VHDL(or_2 0 4(or_2 0 12))
	(_version vef)
	(_time 1712065709486 2024.04.02 16:48:29)
	(_source(\./src/or_2.vhd\))
	(_parameters tan)
	(_code fcffa9adada8feeffeafbaa7aff9aafffefaaafbfe)
	(_ent
		(_time 1712064350801)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2 1 -1)
)
I 000046 55 580           1712065709499 and_2
(_unit VHDL(and_2 0 4(and_2 0 12))
	(_version vef)
	(_time 1712065709500 2024.04.02 16:48:29)
	(_source(\./src/and_2.vhd\))
	(_parameters tan)
	(_code 0c0f090a0a5b5c195a5a1e565c0a590a08095a0f0e)
	(_ent
		(_time 1712064350837)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_2 1 -1)
)
I 000046 55 621           1712065709513 and_3
(_unit VHDL(and_3 0 4(and_3 0 13))
	(_version vef)
	(_time 1712065709514 2024.04.02 16:48:29)
	(_source(\./src/and_3.vhd\))
	(_parameters tan)
	(_code 1b181e1c1c4c4b0e4d4e08414b1d4e1d1f1e4d1818)
	(_ent
		(_time 1712064350873)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3 1 -1)
)
I 000043 55 4683          1712065709528 ct
(_unit VHDL(ct 0 4(ct 0 20))
	(_version vef)
	(_time 1712065709529 2024.04.02 16:48:29)
	(_source(\./src/ct.vhd\))
	(_parameters tan)
	(_code 2b282c2e7d7c7c3c2b2a38707e2d282c2f2d282c2f)
	(_ent
		(_time 1712064350908)
	)
	(_comp
		(jk_with_polar_control
			(_object
				(_port(_int not_S -1 0 23(_ent (_in))))
				(_port(_int J -1 0 24(_ent (_in))))
				(_port(_int C -1 0 25(_ent (_in))))
				(_port(_int K -1 0 26(_ent (_in))))
				(_port(_int not_R -1 0 27(_ent (_in))))
				(_port(_int Q -1 0 28(_ent (_out))))
				(_port(_int not_Q -1 0 29(_ent (_out))))
			)
		)
		(or_2
			(_object
				(_port(_int x1 -1 0 34(_ent (_in))))
				(_port(_int x2 -1 0 35(_ent (_in))))
				(_port(_int y -1 0 36(_ent (_out))))
			)
		)
		(and_2
			(_object
				(_port(_int x1 -1 0 41(_ent (_in))))
				(_port(_int x2 -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(and_3
			(_object
				(_port(_int x1 -1 0 48(_ent (_in))))
				(_port(_int x2 -1 0 49(_ent (_in))))
				(_port(_int x3 -1 0 50(_ent (_in))))
				(_port(_int y -1 0 51(_ent (_out))))
			)
		)
	)
	(_inst E1 0 56(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q5))
			((C)(Bx))
			((K)((i 3)))
			((not_R)(not_R))
			((Q)(Q1))
			((not_Q)(not_Q1))
		)
		(_use(_ent . jk_with_polar_control)
			(_port
				((not_S)(not_S))
				((J)(J))
				((C)(C))
				((K)(K))
				((not_R)(not_R))
				((Q)(Q))
				((not_Q)(not_Q))
			)
		)
	)
	(_inst E2 0 57(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q1))
			((C)(Bx))
			((K)(Q6))
			((not_R)(not_R))
			((Q)(Q2))
			((not_Q)(not_Q2))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E3 0 58(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q7))
			((C)(Bx))
			((K)(Q7))
			((not_R)(not_R))
			((Q)(Q3))
			((not_Q)(not_Q3))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E4 0 59(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q8))
			((C)(Bx))
			((K)(Q2))
			((not_R)(not_R))
			((Q)(Q4))
			((not_Q)(not_Q4))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E5 0 60(_comp or_2)
		(_port
			((x1)(not_Q4))
			((x2)(not_Q2))
			((y)(Q5))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E6 0 61(_comp or_2)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((y)(Q6))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E7 0 62(_comp and_2)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((y)(Q7))
		)
		(_use(_ent . and_2)
		)
	)
	(_inst E8 0 63(_comp and_3)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q8))
		)
		(_use(_ent . and_3)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int not_R -1 0 7(_ent(_in))))
		(_port(_int Bx -1 0 8(_ent(_in))))
		(_port(_int out_Q1 -1 0 9(_ent(_out))))
		(_port(_int out_not_Q1 -1 0 10(_ent(_out))))
		(_port(_int out_Q2 -1 0 11(_ent(_out))))
		(_port(_int out_not_Q2 -1 0 12(_ent(_out))))
		(_port(_int out_Q3 -1 0 13(_ent(_out))))
		(_port(_int out_not_Q3 -1 0 14(_ent(_out))))
		(_port(_int out_Q4 -1 0 15(_ent(_out))))
		(_port(_int out_not_Q4 -1 0 16(_ent(_out))))
		(_sig(_int Q1 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q1 -1 0 54(_arch(_uni))))
		(_sig(_int Q2 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q2 -1 0 54(_arch(_uni))))
		(_sig(_int Q3 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q3 -1 0 54(_arch(_uni))))
		(_sig(_int Q4 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q4 -1 0 54(_arch(_uni))))
		(_sig(_int Q5 -1 0 54(_arch(_uni))))
		(_sig(_int Q6 -1 0 54(_arch(_uni))))
		(_sig(_int Q7 -1 0 54(_arch(_uni))))
		(_sig(_int Q8 -1 0 54(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((out_Q1)(Q1)))(_simpleassign BUF)(_trgt(3))(_sens(11)))))
			(line__65(_arch 1 0 65(_assignment(_alias((out_not_Q1)(not_Q1)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__66(_arch 2 0 66(_assignment(_alias((out_Q2)(Q2)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__67(_arch 3 0 67(_assignment(_alias((out_not_Q2)(not_Q2)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
			(line__68(_arch 4 0 68(_assignment(_alias((out_Q3)(Q3)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
			(line__69(_arch 5 0 69(_assignment(_alias((out_not_Q3)(not_Q3)))(_simpleassign BUF)(_trgt(8))(_sens(16)))))
			(line__70(_arch 6 0 70(_assignment(_alias((out_Q4)(Q4)))(_simpleassign BUF)(_trgt(9))(_sens(17)))))
			(line__71(_arch 7 0 71(_assignment(_alias((out_not_Q4)(not_Q4)))(_simpleassign BUF)(_trgt(10))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ct 8 -1)
)
I 000049 55 633           1712065770135 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712065770136 2024.04.02 16:49:30)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code eceeedbfeabbbcf9bab9ffb5ebeab9eabaeaedeab9)
	(_ent
		(_time 1712064350605)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000043 55 526           1712065770152 no
(_unit VHDL(no 0 4(no 0 11))
	(_version vef)
	(_time 1712065770153 2024.04.02 16:49:30)
	(_source(\./src/no.vhd\))
	(_parameters tan)
	(_code fcfea9acf9abfdeaaaaeb9a6fbfaa9faaafaa9faaa)
	(_ent
		(_time 1712064350657)
	)
	(_object
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . no 1 -1)
)
V 000048 55 629           1712065770166 or_3_no
(_unit VHDL(or_3_no 0 4(or_3_no 0 13))
	(_version vef)
	(_time 1712065770167 2024.04.02 16:49:30)
	(_source(\./src/or_3_no.vhd\))
	(_parameters tan)
	(_code 0c0e5b0b5d580e1f0f5f4a56080a5a0a5a0b0e095a)
	(_ent
		(_time 1712064350691)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_3_no 1 -1)
)
I 000048 55 588           1712065770180 or_2_no
(_unit VHDL(or_2_no 0 4(or_2_no 0 12))
	(_version vef)
	(_time 1712065770181 2024.04.02 16:49:30)
	(_source(\./src/or_2_no.vhd\))
	(_parameters tan)
	(_code 1b194c1d4b4f1908194b5d411f1d4d1d4d1c191e4d)
	(_ent
		(_time 1712064350728)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2_no 1 -1)
)
I 000049 55 646           1712065770203 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712065770204 2024.04.02 16:49:30)
	(_source(\./src/jk_with_polar_control.vhd\))
	(_parameters tan)
	(_code 2b292b2f2c7c7b3e7d7e38722c2d7e2d7d2d2a2d7e)
	(_ent
		(_time 1712065770192)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000062 55 3338          1712065770222 jk_with_polar_control
(_unit VHDL(jk_with_polar_control 0 4(jk_with_polar_control 0 34))
	(_version vef)
	(_time 1712065770223 2024.04.02 16:49:30)
	(_source(\./src/jk_with_polar_control.vhd\))
	(_parameters tan)
	(_code 4a481a48491e485d4e1e53111f4c424f1c4d4a4c1c)
	(_ent
		(_time 1712064350764)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 37(_ent (_in))))
				(_port(_int x2 -1 0 38(_ent (_in))))
				(_port(_int x3 -1 0 39(_ent (_in))))
				(_port(_int y -1 0 40(_ent (_out))))
			)
		)
		(or_2_no
			(_object
				(_port(_int x1 -1 0 53(_ent (_in))))
				(_port(_int x2 -1 0 54(_ent (_in))))
				(_port(_int y -1 0 55(_ent (_out))))
			)
		)
		(or_3_no
			(_object
				(_port(_int x1 -1 0 45(_ent (_in))))
				(_port(_int x2 -1 0 46(_ent (_in))))
				(_port(_int x3 -1 0 47(_ent (_in))))
				(_port(_int y -1 0 48(_ent (_out))))
			)
		)
		(no
			(_object
				(_port(_int x -1 0 60(_ent (_in))))
				(_port(_int y -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst E1 0 66(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 67(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 68(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 69(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 70(_comp or_2_no)
		(_port
			((x1)(Q3))
			((x2)(C))
			((y)(Q5))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E6 0 71(_comp or_2_no)
		(_port
			((x1)(Q4))
			((x2)(C))
			((y)(Q6))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E7 0 72(_comp or_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(R))
			((y)(Q7))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E8 0 73(_comp or_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(S))
			((y)(Q8))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E9 0 74(_comp no)
		(_port
			((x)(not_S))
			((y)(S))
		)
		(_use(_ent . no)
		)
	)
	(_inst E10 0 75(_comp no)
		(_port
			((x)(not_R))
			((y)(R))
		)
		(_use(_ent . no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 64(_arch(_uni))))
		(_sig(_int Q2 -1 0 64(_arch(_uni))))
		(_sig(_int Q3 -1 0 64(_arch(_uni))))
		(_sig(_int Q4 -1 0 64(_arch(_uni))))
		(_sig(_int Q5 -1 0 64(_arch(_uni))))
		(_sig(_int Q6 -1 0 64(_arch(_uni))))
		(_sig(_int Q7 -1 0 64(_arch(_uni))))
		(_sig(_int Q8 -1 0 64(_arch(_uni))))
		(_sig(_int S -1 0 64(_arch(_uni))))
		(_sig(_int R -1 0 64(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__77(_arch 1 0 77(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_polar_control 2 -1)
)
I 000051 55 650           1712065770236 and_3_no_f
(_unit VHDL(and_3_no 0 4(and_3_no_f 0 93))
	(_version vef)
	(_time 1712065770237 2024.04.02 16:49:30)
	(_source(\./src/jk_with_polar_control.vhd\))
	(_parameters tan)
	(_code 5a585a595e0d0a4f0c0f49035d5c0f5c0c5c5b5c0f)
	(_ent
		(_time 1712065770191)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no_f 1 -1)
)
I 000045 55 576           1712065770272 or_2
(_unit VHDL(or_2 0 4(or_2 0 12))
	(_version vef)
	(_time 1712065770273 2024.04.02 16:49:30)
	(_source(\./src/or_2.vhd\))
	(_parameters tan)
	(_code 797b2e79722d7b6a7b2a3f222a7c2f7a7b7f2f7e7b)
	(_ent
		(_time 1712064350801)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2 1 -1)
)
I 000046 55 580           1712065770296 and_2
(_unit VHDL(and_2 0 4(and_2 0 12))
	(_version vef)
	(_time 1712065770297 2024.04.02 16:49:30)
	(_source(\./src/and_2.vhd\))
	(_parameters tan)
	(_code 898b8987d5ded99cdfdf9bd3d98fdc8f8d8cdf8a8b)
	(_ent
		(_time 1712064350837)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_2 1 -1)
)
I 000046 55 621           1712065770323 and_3
(_unit VHDL(and_3 0 4(and_3 0 13))
	(_version vef)
	(_time 1712065770324 2024.04.02 16:49:30)
	(_source(\./src/and_3.vhd\))
	(_parameters tan)
	(_code a8aaa8fff5fff8bdfefdbbf2f8aefdaeacadfeabab)
	(_ent
		(_time 1712064350873)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3 1 -1)
)
I 000043 55 4683          1712065770349 ct
(_unit VHDL(ct 0 4(ct 0 20))
	(_version vef)
	(_time 1712065770350 2024.04.02 16:49:30)
	(_source(\./src/ct.vhd\))
	(_parameters tan)
	(_code c7c5c593c49090d0c7c6d49c92c1c4c0c3c1c4c0c3)
	(_ent
		(_time 1712064350908)
	)
	(_comp
		(jk_with_polar_control
			(_object
				(_port(_int not_S -1 0 23(_ent (_in))))
				(_port(_int J -1 0 24(_ent (_in))))
				(_port(_int C -1 0 25(_ent (_in))))
				(_port(_int K -1 0 26(_ent (_in))))
				(_port(_int not_R -1 0 27(_ent (_in))))
				(_port(_int Q -1 0 28(_ent (_out))))
				(_port(_int not_Q -1 0 29(_ent (_out))))
			)
		)
		(or_2
			(_object
				(_port(_int x1 -1 0 34(_ent (_in))))
				(_port(_int x2 -1 0 35(_ent (_in))))
				(_port(_int y -1 0 36(_ent (_out))))
			)
		)
		(and_2
			(_object
				(_port(_int x1 -1 0 41(_ent (_in))))
				(_port(_int x2 -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(and_3
			(_object
				(_port(_int x1 -1 0 48(_ent (_in))))
				(_port(_int x2 -1 0 49(_ent (_in))))
				(_port(_int x3 -1 0 50(_ent (_in))))
				(_port(_int y -1 0 51(_ent (_out))))
			)
		)
	)
	(_inst E1 0 56(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q5))
			((C)(Bx))
			((K)((i 3)))
			((not_R)(not_R))
			((Q)(Q1))
			((not_Q)(not_Q1))
		)
		(_use(_ent . jk_with_polar_control)
			(_port
				((not_S)(not_S))
				((J)(J))
				((C)(C))
				((K)(K))
				((not_R)(not_R))
				((Q)(Q))
				((not_Q)(not_Q))
			)
		)
	)
	(_inst E2 0 57(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q1))
			((C)(Bx))
			((K)(Q6))
			((not_R)(not_R))
			((Q)(Q2))
			((not_Q)(not_Q2))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E3 0 58(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q7))
			((C)(Bx))
			((K)(Q7))
			((not_R)(not_R))
			((Q)(Q3))
			((not_Q)(not_Q3))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E4 0 59(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q8))
			((C)(Bx))
			((K)(Q2))
			((not_R)(not_R))
			((Q)(Q4))
			((not_Q)(not_Q4))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E5 0 60(_comp or_2)
		(_port
			((x1)(not_Q4))
			((x2)(not_Q2))
			((y)(Q5))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E6 0 61(_comp or_2)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((y)(Q6))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E7 0 62(_comp and_2)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((y)(Q7))
		)
		(_use(_ent . and_2)
		)
	)
	(_inst E8 0 63(_comp and_3)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q8))
		)
		(_use(_ent . and_3)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int not_R -1 0 7(_ent(_in))))
		(_port(_int Bx -1 0 8(_ent(_in))))
		(_port(_int out_Q1 -1 0 9(_ent(_out))))
		(_port(_int out_not_Q1 -1 0 10(_ent(_out))))
		(_port(_int out_Q2 -1 0 11(_ent(_out))))
		(_port(_int out_not_Q2 -1 0 12(_ent(_out))))
		(_port(_int out_Q3 -1 0 13(_ent(_out))))
		(_port(_int out_not_Q3 -1 0 14(_ent(_out))))
		(_port(_int out_Q4 -1 0 15(_ent(_out))))
		(_port(_int out_not_Q4 -1 0 16(_ent(_out))))
		(_sig(_int Q1 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q1 -1 0 54(_arch(_uni))))
		(_sig(_int Q2 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q2 -1 0 54(_arch(_uni))))
		(_sig(_int Q3 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q3 -1 0 54(_arch(_uni))))
		(_sig(_int Q4 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q4 -1 0 54(_arch(_uni))))
		(_sig(_int Q5 -1 0 54(_arch(_uni))))
		(_sig(_int Q6 -1 0 54(_arch(_uni))))
		(_sig(_int Q7 -1 0 54(_arch(_uni))))
		(_sig(_int Q8 -1 0 54(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((out_Q1)(Q1)))(_simpleassign BUF)(_trgt(3))(_sens(11)))))
			(line__65(_arch 1 0 65(_assignment(_alias((out_not_Q1)(not_Q1)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__66(_arch 2 0 66(_assignment(_alias((out_Q2)(Q2)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__67(_arch 3 0 67(_assignment(_alias((out_not_Q2)(not_Q2)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
			(line__68(_arch 4 0 68(_assignment(_alias((out_Q3)(Q3)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
			(line__69(_arch 5 0 69(_assignment(_alias((out_not_Q3)(not_Q3)))(_simpleassign BUF)(_trgt(8))(_sens(16)))))
			(line__70(_arch 6 0 70(_assignment(_alias((out_Q4)(Q4)))(_simpleassign BUF)(_trgt(9))(_sens(17)))))
			(line__71(_arch 7 0 71(_assignment(_alias((out_not_Q4)(not_Q4)))(_simpleassign BUF)(_trgt(10))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ct 8 -1)
)
I 000049 55 633           1712065789589 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712065789590 2024.04.02 16:49:49)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code eae4b8b9eebdbaffbcbff9b3edecbfecbcecebecbf)
	(_ent
		(_time 1712065789587)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000043 55 526           1712065789614 no
(_unit VHDL(no 0 4(no 0 11))
	(_version vef)
	(_time 1712065789615 2024.04.02 16:49:49)
	(_source(\./src/no.vhd\))
	(_parameters tan)
	(_code 0907080f565e081f5f5b4c530e0f5c0f5f0f5c0f5f)
	(_ent
		(_time 1712064350657)
	)
	(_object
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . no 1 -1)
)
I 000048 55 588           1712065789639 or_2_no
(_unit VHDL(or_2_no 0 4(or_2_no 0 12))
	(_version vef)
	(_time 1712065789640 2024.04.02 16:49:49)
	(_source(\./src/or_2_no.vhd\))
	(_parameters tan)
	(_code 18161a1e124c1a0b1a485e421c1e4e1e4e1f1a1d4e)
	(_ent
		(_time 1712064350728)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2_no 1 -1)
)
I 000049 55 646           1712065789669 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712065789670 2024.04.02 16:49:49)
	(_source(\./src/jk_with_polar_control.vhd\))
	(_parameters tan)
	(_code 38366d3d656f682d6e6d2b613f3e6d3e6e3e393e6d)
	(_ent
		(_time 1712065789658)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000062 55 3338          1712065789688 jk_with_polar_control
(_unit VHDL(jk_with_polar_control 0 4(jk_with_polar_control 0 34))
	(_version vef)
	(_time 1712065789689 2024.04.02 16:49:49)
	(_source(\./src/jk_with_polar_control.vhd\))
	(_parameters tan)
	(_code 575952540203554053034e0c02515f520150575101)
	(_ent
		(_time 1712064350764)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 37(_ent (_in))))
				(_port(_int x2 -1 0 38(_ent (_in))))
				(_port(_int x3 -1 0 39(_ent (_in))))
				(_port(_int y -1 0 40(_ent (_out))))
			)
		)
		(or_2_no
			(_object
				(_port(_int x1 -1 0 53(_ent (_in))))
				(_port(_int x2 -1 0 54(_ent (_in))))
				(_port(_int y -1 0 55(_ent (_out))))
			)
		)
		(or_3_no
			(_object
				(_port(_int x1 -1 0 45(_ent (_in))))
				(_port(_int x2 -1 0 46(_ent (_in))))
				(_port(_int x3 -1 0 47(_ent (_in))))
				(_port(_int y -1 0 48(_ent (_out))))
			)
		)
		(no
			(_object
				(_port(_int x -1 0 60(_ent (_in))))
				(_port(_int y -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst E1 0 66(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 67(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 68(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 69(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 70(_comp or_2_no)
		(_port
			((x1)(Q3))
			((x2)(C))
			((y)(Q5))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E6 0 71(_comp or_2_no)
		(_port
			((x1)(Q4))
			((x2)(C))
			((y)(Q6))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E7 0 72(_comp or_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(R))
			((y)(Q7))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E8 0 73(_comp or_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(S))
			((y)(Q8))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E9 0 74(_comp no)
		(_port
			((x)(not_S))
			((y)(S))
		)
		(_use(_ent . no)
		)
	)
	(_inst E10 0 75(_comp no)
		(_port
			((x)(not_R))
			((y)(R))
		)
		(_use(_ent . no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 64(_arch(_uni))))
		(_sig(_int Q2 -1 0 64(_arch(_uni))))
		(_sig(_int Q3 -1 0 64(_arch(_uni))))
		(_sig(_int Q4 -1 0 64(_arch(_uni))))
		(_sig(_int Q5 -1 0 64(_arch(_uni))))
		(_sig(_int Q6 -1 0 64(_arch(_uni))))
		(_sig(_int Q7 -1 0 64(_arch(_uni))))
		(_sig(_int Q8 -1 0 64(_arch(_uni))))
		(_sig(_int S -1 0 64(_arch(_uni))))
		(_sig(_int R -1 0 64(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__77(_arch 1 0 77(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_polar_control 2 -1)
)
I 000051 55 650           1712065789700 and_3_no_f
(_unit VHDL(and_3_no 0 4(and_3_no_f 0 93))
	(_version vef)
	(_time 1712065789701 2024.04.02 16:49:49)
	(_source(\./src/jk_with_polar_control.vhd\))
	(_parameters tan)
	(_code 57590254050007420102440e505102510151565102)
	(_ent
		(_time 1712065789657)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no_f 1 -1)
)
I 000045 55 576           1712065789729 or_2
(_unit VHDL(or_2 0 4(or_2 0 12))
	(_version vef)
	(_time 1712065789730 2024.04.02 16:49:49)
	(_source(\./src/or_2.vhd\))
	(_parameters tan)
	(_code 76787476722274657425302d257320757470207174)
	(_ent
		(_time 1712064350801)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2 1 -1)
)
I 000046 55 580           1712065789755 and_2
(_unit VHDL(and_2 0 4(and_2 0 12))
	(_version vef)
	(_time 1712065789756 2024.04.02 16:49:49)
	(_source(\./src/and_2.vhd\))
	(_parameters tan)
	(_code 959bc09ac5c2c580c3c387cfc593c0939190c39697)
	(_ent
		(_time 1712064350837)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_2 1 -1)
)
I 000046 55 621           1712065789781 and_3
(_unit VHDL(and_3 0 4(and_3 0 13))
	(_version vef)
	(_time 1712065789782 2024.04.02 16:49:49)
	(_source(\./src/and_3.vhd\))
	(_parameters tan)
	(_code b5bbe0e1e5e2e5a0e3e0a6efe5b3e0b3b1b0e3b6b6)
	(_ent
		(_time 1712064350873)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3 1 -1)
)
I 000043 55 4683          1712065789806 ct
(_unit VHDL(ct 0 4(ct 0 20))
	(_version vef)
	(_time 1712065789807 2024.04.02 16:49:49)
	(_source(\./src/ct.vhd\))
	(_parameters tan)
	(_code c4ca9390c49393d3c4c5d79f91c2c7c3c0c2c7c3c0)
	(_ent
		(_time 1712064350908)
	)
	(_comp
		(jk_with_polar_control
			(_object
				(_port(_int not_S -1 0 23(_ent (_in))))
				(_port(_int J -1 0 24(_ent (_in))))
				(_port(_int C -1 0 25(_ent (_in))))
				(_port(_int K -1 0 26(_ent (_in))))
				(_port(_int not_R -1 0 27(_ent (_in))))
				(_port(_int Q -1 0 28(_ent (_out))))
				(_port(_int not_Q -1 0 29(_ent (_out))))
			)
		)
		(or_2
			(_object
				(_port(_int x1 -1 0 34(_ent (_in))))
				(_port(_int x2 -1 0 35(_ent (_in))))
				(_port(_int y -1 0 36(_ent (_out))))
			)
		)
		(and_2
			(_object
				(_port(_int x1 -1 0 41(_ent (_in))))
				(_port(_int x2 -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(and_3
			(_object
				(_port(_int x1 -1 0 48(_ent (_in))))
				(_port(_int x2 -1 0 49(_ent (_in))))
				(_port(_int x3 -1 0 50(_ent (_in))))
				(_port(_int y -1 0 51(_ent (_out))))
			)
		)
	)
	(_inst E1 0 56(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q5))
			((C)(Bx))
			((K)((i 3)))
			((not_R)(not_R))
			((Q)(Q1))
			((not_Q)(not_Q1))
		)
		(_use(_ent . jk_with_polar_control)
			(_port
				((not_S)(not_S))
				((J)(J))
				((C)(C))
				((K)(K))
				((not_R)(not_R))
				((Q)(Q))
				((not_Q)(not_Q))
			)
		)
	)
	(_inst E2 0 57(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q1))
			((C)(Bx))
			((K)(Q6))
			((not_R)(not_R))
			((Q)(Q2))
			((not_Q)(not_Q2))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E3 0 58(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q7))
			((C)(Bx))
			((K)(Q7))
			((not_R)(not_R))
			((Q)(Q3))
			((not_Q)(not_Q3))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E4 0 59(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q8))
			((C)(Bx))
			((K)(Q2))
			((not_R)(not_R))
			((Q)(Q4))
			((not_Q)(not_Q4))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E5 0 60(_comp or_2)
		(_port
			((x1)(not_Q4))
			((x2)(not_Q2))
			((y)(Q5))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E6 0 61(_comp or_2)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((y)(Q6))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E7 0 62(_comp and_2)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((y)(Q7))
		)
		(_use(_ent . and_2)
		)
	)
	(_inst E8 0 63(_comp and_3)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q8))
		)
		(_use(_ent . and_3)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int not_R -1 0 7(_ent(_in))))
		(_port(_int Bx -1 0 8(_ent(_in))))
		(_port(_int out_Q1 -1 0 9(_ent(_out))))
		(_port(_int out_not_Q1 -1 0 10(_ent(_out))))
		(_port(_int out_Q2 -1 0 11(_ent(_out))))
		(_port(_int out_not_Q2 -1 0 12(_ent(_out))))
		(_port(_int out_Q3 -1 0 13(_ent(_out))))
		(_port(_int out_not_Q3 -1 0 14(_ent(_out))))
		(_port(_int out_Q4 -1 0 15(_ent(_out))))
		(_port(_int out_not_Q4 -1 0 16(_ent(_out))))
		(_sig(_int Q1 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q1 -1 0 54(_arch(_uni))))
		(_sig(_int Q2 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q2 -1 0 54(_arch(_uni))))
		(_sig(_int Q3 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q3 -1 0 54(_arch(_uni))))
		(_sig(_int Q4 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q4 -1 0 54(_arch(_uni))))
		(_sig(_int Q5 -1 0 54(_arch(_uni))))
		(_sig(_int Q6 -1 0 54(_arch(_uni))))
		(_sig(_int Q7 -1 0 54(_arch(_uni))))
		(_sig(_int Q8 -1 0 54(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((out_Q1)(Q1)))(_simpleassign BUF)(_trgt(3))(_sens(11)))))
			(line__65(_arch 1 0 65(_assignment(_alias((out_not_Q1)(not_Q1)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__66(_arch 2 0 66(_assignment(_alias((out_Q2)(Q2)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__67(_arch 3 0 67(_assignment(_alias((out_not_Q2)(not_Q2)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
			(line__68(_arch 4 0 68(_assignment(_alias((out_Q3)(Q3)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
			(line__69(_arch 5 0 69(_assignment(_alias((out_not_Q3)(not_Q3)))(_simpleassign BUF)(_trgt(8))(_sens(16)))))
			(line__70(_arch 6 0 70(_assignment(_alias((out_Q4)(Q4)))(_simpleassign BUF)(_trgt(9))(_sens(17)))))
			(line__71(_arch 7 0 71(_assignment(_alias((out_not_Q4)(not_Q4)))(_simpleassign BUF)(_trgt(10))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ct 8 -1)
)
I 000049 55 633           1712065801142 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712065801143 2024.04.02 16:50:01)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code 14404413454344014241074d131241124212151241)
	(_ent
		(_time 1712065801140)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000043 55 526           1712065801159 no
(_unit VHDL(no 0 4(no 0 11))
	(_version vef)
	(_time 1712065801160 2024.04.02 16:50:01)
	(_source(\./src/no.vhd\))
	(_parameters tan)
	(_code 24702020767325327276617e232271227222712272)
	(_ent
		(_time 1712064350657)
	)
	(_object
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . no 1 -1)
)
I 000048 55 588           1712065801178 or_2_no
(_unit VHDL(or_2_no 0 4(or_2_no 0 12))
	(_version vef)
	(_time 1712065801179 2024.04.02 16:50:01)
	(_source(\./src/or_2_no.vhd\))
	(_parameters tan)
	(_code 336734373267312031637569373565356534313665)
	(_ent
		(_time 1712064350728)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2_no 1 -1)
)
I 000049 55 646           1712065801194 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712065801195 2024.04.02 16:50:01)
	(_source(\./src/jk_with_polar_control.vhd\))
	(_parameters tan)
	(_code 43171341151413561516501a444516451545424516)
	(_ent
		(_time 1712065801192)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000062 55 3338          1712065801200 jk_with_polar_control
(_unit VHDL(jk_with_polar_control 0 4(jk_with_polar_control 0 34))
	(_version vef)
	(_time 1712065801201 2024.04.02 16:50:01)
	(_source(\./src/jk_with_polar_control.vhd\))
	(_parameters tan)
	(_code 431743411217415447175a1816454b461544434515)
	(_ent
		(_time 1712064350764)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 37(_ent (_in))))
				(_port(_int x2 -1 0 38(_ent (_in))))
				(_port(_int x3 -1 0 39(_ent (_in))))
				(_port(_int y -1 0 40(_ent (_out))))
			)
		)
		(or_2_no
			(_object
				(_port(_int x1 -1 0 53(_ent (_in))))
				(_port(_int x2 -1 0 54(_ent (_in))))
				(_port(_int y -1 0 55(_ent (_out))))
			)
		)
		(or_3_no
			(_object
				(_port(_int x1 -1 0 45(_ent (_in))))
				(_port(_int x2 -1 0 46(_ent (_in))))
				(_port(_int x3 -1 0 47(_ent (_in))))
				(_port(_int y -1 0 48(_ent (_out))))
			)
		)
		(no
			(_object
				(_port(_int x -1 0 60(_ent (_in))))
				(_port(_int y -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst E1 0 66(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 67(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 68(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 69(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 70(_comp or_2_no)
		(_port
			((x1)(Q3))
			((x2)(C))
			((y)(Q5))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E6 0 71(_comp or_2_no)
		(_port
			((x1)(Q4))
			((x2)(C))
			((y)(Q6))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E7 0 72(_comp or_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(R))
			((y)(Q7))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E8 0 73(_comp or_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(S))
			((y)(Q8))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E9 0 74(_comp no)
		(_port
			((x)(not_S))
			((y)(S))
		)
		(_use(_ent . no)
		)
	)
	(_inst E10 0 75(_comp no)
		(_port
			((x)(not_R))
			((y)(R))
		)
		(_use(_ent . no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 64(_arch(_uni))))
		(_sig(_int Q2 -1 0 64(_arch(_uni))))
		(_sig(_int Q3 -1 0 64(_arch(_uni))))
		(_sig(_int Q4 -1 0 64(_arch(_uni))))
		(_sig(_int Q5 -1 0 64(_arch(_uni))))
		(_sig(_int Q6 -1 0 64(_arch(_uni))))
		(_sig(_int Q7 -1 0 64(_arch(_uni))))
		(_sig(_int Q8 -1 0 64(_arch(_uni))))
		(_sig(_int S -1 0 64(_arch(_uni))))
		(_sig(_int R -1 0 64(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__77(_arch 1 0 77(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_polar_control 2 -1)
)
I 000051 55 650           1712065801206 and_3_no_f
(_unit VHDL(and_3_no 0 4(and_3_no_f 0 93))
	(_version vef)
	(_time 1712065801207 2024.04.02 16:50:01)
	(_source(\./src/jk_with_polar_control.vhd\))
	(_parameters tan)
	(_code 43171341151413561516501a444516451545424516)
	(_ent
		(_time 1712065801191)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no_f 1 -1)
)
I 000045 55 576           1712065801223 or_2
(_unit VHDL(or_2 0 4(or_2 0 12))
	(_version vef)
	(_time 1712065801224 2024.04.02 16:50:01)
	(_source(\./src/or_2.vhd\))
	(_parameters tan)
	(_code 623665636236607160312439316734616064346560)
	(_ent
		(_time 1712064350801)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2 1 -1)
)
I 000046 55 580           1712065801236 and_2
(_unit VHDL(and_2 0 4(and_2 0 12))
	(_version vef)
	(_time 1712065801237 2024.04.02 16:50:01)
	(_source(\./src/and_2.vhd\))
	(_parameters tan)
	(_code 722622732525226724246028227427747677247170)
	(_ent
		(_time 1712064350837)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_2 1 -1)
)
I 000046 55 621           1712065801256 and_3
(_unit VHDL(and_3 0 4(and_3 0 13))
	(_version vef)
	(_time 1712065801257 2024.04.02 16:50:01)
	(_source(\./src/and_3.vhd\))
	(_parameters tan)
	(_code 81d5d18fd5d6d194d7d492dbd187d4878584d78282)
	(_ent
		(_time 1712064350873)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3 1 -1)
)
I 000043 55 4683          1712065801276 ct
(_unit VHDL(ct 0 4(ct 0 20))
	(_version vef)
	(_time 1712065801277 2024.04.02 16:50:01)
	(_source(\./src/ct.vhd\))
	(_parameters tan)
	(_code 91c5c39f94c6c686919082cac49792969597929695)
	(_ent
		(_time 1712064350908)
	)
	(_comp
		(jk_with_polar_control
			(_object
				(_port(_int not_S -1 0 23(_ent (_in))))
				(_port(_int J -1 0 24(_ent (_in))))
				(_port(_int C -1 0 25(_ent (_in))))
				(_port(_int K -1 0 26(_ent (_in))))
				(_port(_int not_R -1 0 27(_ent (_in))))
				(_port(_int Q -1 0 28(_ent (_out))))
				(_port(_int not_Q -1 0 29(_ent (_out))))
			)
		)
		(or_2
			(_object
				(_port(_int x1 -1 0 34(_ent (_in))))
				(_port(_int x2 -1 0 35(_ent (_in))))
				(_port(_int y -1 0 36(_ent (_out))))
			)
		)
		(and_2
			(_object
				(_port(_int x1 -1 0 41(_ent (_in))))
				(_port(_int x2 -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(and_3
			(_object
				(_port(_int x1 -1 0 48(_ent (_in))))
				(_port(_int x2 -1 0 49(_ent (_in))))
				(_port(_int x3 -1 0 50(_ent (_in))))
				(_port(_int y -1 0 51(_ent (_out))))
			)
		)
	)
	(_inst E1 0 56(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q5))
			((C)(Bx))
			((K)((i 3)))
			((not_R)(not_R))
			((Q)(Q1))
			((not_Q)(not_Q1))
		)
		(_use(_ent . jk_with_polar_control)
			(_port
				((not_S)(not_S))
				((J)(J))
				((C)(C))
				((K)(K))
				((not_R)(not_R))
				((Q)(Q))
				((not_Q)(not_Q))
			)
		)
	)
	(_inst E2 0 57(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q1))
			((C)(Bx))
			((K)(Q6))
			((not_R)(not_R))
			((Q)(Q2))
			((not_Q)(not_Q2))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E3 0 58(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q7))
			((C)(Bx))
			((K)(Q7))
			((not_R)(not_R))
			((Q)(Q3))
			((not_Q)(not_Q3))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E4 0 59(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q8))
			((C)(Bx))
			((K)(Q2))
			((not_R)(not_R))
			((Q)(Q4))
			((not_Q)(not_Q4))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E5 0 60(_comp or_2)
		(_port
			((x1)(not_Q4))
			((x2)(not_Q2))
			((y)(Q5))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E6 0 61(_comp or_2)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((y)(Q6))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E7 0 62(_comp and_2)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((y)(Q7))
		)
		(_use(_ent . and_2)
		)
	)
	(_inst E8 0 63(_comp and_3)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q8))
		)
		(_use(_ent . and_3)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int not_R -1 0 7(_ent(_in))))
		(_port(_int Bx -1 0 8(_ent(_in))))
		(_port(_int out_Q1 -1 0 9(_ent(_out))))
		(_port(_int out_not_Q1 -1 0 10(_ent(_out))))
		(_port(_int out_Q2 -1 0 11(_ent(_out))))
		(_port(_int out_not_Q2 -1 0 12(_ent(_out))))
		(_port(_int out_Q3 -1 0 13(_ent(_out))))
		(_port(_int out_not_Q3 -1 0 14(_ent(_out))))
		(_port(_int out_Q4 -1 0 15(_ent(_out))))
		(_port(_int out_not_Q4 -1 0 16(_ent(_out))))
		(_sig(_int Q1 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q1 -1 0 54(_arch(_uni))))
		(_sig(_int Q2 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q2 -1 0 54(_arch(_uni))))
		(_sig(_int Q3 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q3 -1 0 54(_arch(_uni))))
		(_sig(_int Q4 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q4 -1 0 54(_arch(_uni))))
		(_sig(_int Q5 -1 0 54(_arch(_uni))))
		(_sig(_int Q6 -1 0 54(_arch(_uni))))
		(_sig(_int Q7 -1 0 54(_arch(_uni))))
		(_sig(_int Q8 -1 0 54(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((out_Q1)(Q1)))(_simpleassign BUF)(_trgt(3))(_sens(11)))))
			(line__65(_arch 1 0 65(_assignment(_alias((out_not_Q1)(not_Q1)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__66(_arch 2 0 66(_assignment(_alias((out_Q2)(Q2)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__67(_arch 3 0 67(_assignment(_alias((out_not_Q2)(not_Q2)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
			(line__68(_arch 4 0 68(_assignment(_alias((out_Q3)(Q3)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
			(line__69(_arch 5 0 69(_assignment(_alias((out_not_Q3)(not_Q3)))(_simpleassign BUF)(_trgt(8))(_sens(16)))))
			(line__70(_arch 6 0 70(_assignment(_alias((out_Q4)(Q4)))(_simpleassign BUF)(_trgt(9))(_sens(17)))))
			(line__71(_arch 7 0 71(_assignment(_alias((out_not_Q4)(not_Q4)))(_simpleassign BUF)(_trgt(10))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ct 8 -1)
)
I 000049 55 633           1712065854793 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712065854794 2024.04.02 16:50:54)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code 9d93ce929ccacd88cbc88ec49a9bc89bcb9b9c9bc8)
	(_ent
		(_time 1712065854791)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000043 55 526           1712065854809 no
(_unit VHDL(no 0 4(no 0 11))
	(_version vef)
	(_time 1712065854810 2024.04.02 16:50:54)
	(_source(\./src/no.vhd\))
	(_parameters tan)
	(_code aca2abfba9fbadbafafee9f6abaaf9aafaaaf9aafa)
	(_ent
		(_time 1712064350657)
	)
	(_object
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . no 1 -1)
)
I 000048 55 588           1712065854829 or_2_no
(_unit VHDL(or_2_no 0 4(or_2_no 0 12))
	(_version vef)
	(_time 1712065854830 2024.04.02 16:50:54)
	(_source(\./src/or_2_no.vhd\))
	(_parameters tan)
	(_code ccc2c8989d98cedfce9c8a96c8ca9aca9acbcec99a)
	(_ent
		(_time 1712064350728)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2_no 1 -1)
)
I 000051 55 672           1712065854851 and_3_no_f
(_unit VHDL(and_3_no 0 4(and_3_no_f 1 13))
	(_version vef)
	(_time 1712065854852 2024.04.02 16:50:54)
	(_source(\./src/and_3_no.vhd\(\./src/jk_with_polar_control.vhd\)))
	(_parameters tan)
	(_code dbd58889dc8c8bce8d8ec882dcdd8edd8ddddadd8e)
	(_ent
		(_time 1712065854790)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no_f 1 -1)
)
I 000051 55 672           1712065854886 and_3_no_f
(_unit VHDL(and_3_no 0 4(and_3_no_f 1 93))
	(_version vef)
	(_time 1712065854887 2024.04.02 16:50:54)
	(_source(\./src/and_3_no.vhd\(\./src/jk_with_polar_control.vhd\)))
	(_parameters tan)
	(_code faf4a9aafeadaaefacafe9a3fdfcaffcacfcfbfcaf)
	(_ent
		(_time 1712065854790)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__95(_arch 0 1 95(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no_f 1 -1)
)
I 000045 55 576           1712065854924 or_2
(_unit VHDL(or_2 0 4(or_2 0 12))
	(_version vef)
	(_time 1712065854925 2024.04.02 16:50:54)
	(_source(\./src/or_2.vhd\))
	(_parameters tan)
	(_code 29272c2c227d2b3a2b7a6f727a2c7f2a2b2f7f2e2b)
	(_ent
		(_time 1712064350801)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2 1 -1)
)
I 000046 55 580           1712065854949 and_2
(_unit VHDL(and_2 0 4(and_2 0 12))
	(_version vef)
	(_time 1712065854950 2024.04.02 16:50:54)
	(_source(\./src/and_2.vhd\))
	(_parameters tan)
	(_code 39376b3c656e692c6f6f2b63693f6c3f3d3c6f3a3b)
	(_ent
		(_time 1712064350837)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_2 1 -1)
)
I 000046 55 621           1712065854976 and_3
(_unit VHDL(and_3 0 4(and_3 0 13))
	(_version vef)
	(_time 1712065854977 2024.04.02 16:50:54)
	(_source(\./src/and_3.vhd\))
	(_parameters tan)
	(_code 58560a5b050f084d0e0d4b02085e0d5e5c5d0e5b5b)
	(_ent
		(_time 1712064350873)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3 1 -1)
)
I 000043 55 4683          1712065855003 ct
(_unit VHDL(ct 0 4(ct 0 20))
	(_version vef)
	(_time 1712065855004 2024.04.02 16:50:55)
	(_source(\./src/ct.vhd\))
	(_parameters tan)
	(_code 77792777742020607776642c227174707371747073)
	(_ent
		(_time 1712064350908)
	)
	(_comp
		(jk_with_polar_control
			(_object
				(_port(_int not_S -1 0 23(_ent (_in))))
				(_port(_int J -1 0 24(_ent (_in))))
				(_port(_int C -1 0 25(_ent (_in))))
				(_port(_int K -1 0 26(_ent (_in))))
				(_port(_int not_R -1 0 27(_ent (_in))))
				(_port(_int Q -1 0 28(_ent (_out))))
				(_port(_int not_Q -1 0 29(_ent (_out))))
			)
		)
		(or_2
			(_object
				(_port(_int x1 -1 0 34(_ent (_in))))
				(_port(_int x2 -1 0 35(_ent (_in))))
				(_port(_int y -1 0 36(_ent (_out))))
			)
		)
		(and_2
			(_object
				(_port(_int x1 -1 0 41(_ent (_in))))
				(_port(_int x2 -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(and_3
			(_object
				(_port(_int x1 -1 0 48(_ent (_in))))
				(_port(_int x2 -1 0 49(_ent (_in))))
				(_port(_int x3 -1 0 50(_ent (_in))))
				(_port(_int y -1 0 51(_ent (_out))))
			)
		)
	)
	(_inst E1 0 56(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q5))
			((C)(Bx))
			((K)((i 3)))
			((not_R)(not_R))
			((Q)(Q1))
			((not_Q)(not_Q1))
		)
		(_use(_ent . jk_with_polar_control)
			(_port
				((not_S)(not_S))
				((J)(J))
				((C)(C))
				((K)(K))
				((not_R)(not_R))
				((Q)(Q))
				((not_Q)(not_Q))
			)
		)
	)
	(_inst E2 0 57(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q1))
			((C)(Bx))
			((K)(Q6))
			((not_R)(not_R))
			((Q)(Q2))
			((not_Q)(not_Q2))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E3 0 58(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q7))
			((C)(Bx))
			((K)(Q7))
			((not_R)(not_R))
			((Q)(Q3))
			((not_Q)(not_Q3))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E4 0 59(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q8))
			((C)(Bx))
			((K)(Q2))
			((not_R)(not_R))
			((Q)(Q4))
			((not_Q)(not_Q4))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E5 0 60(_comp or_2)
		(_port
			((x1)(not_Q4))
			((x2)(not_Q2))
			((y)(Q5))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E6 0 61(_comp or_2)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((y)(Q6))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E7 0 62(_comp and_2)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((y)(Q7))
		)
		(_use(_ent . and_2)
		)
	)
	(_inst E8 0 63(_comp and_3)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q8))
		)
		(_use(_ent . and_3)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int not_R -1 0 7(_ent(_in))))
		(_port(_int Bx -1 0 8(_ent(_in))))
		(_port(_int out_Q1 -1 0 9(_ent(_out))))
		(_port(_int out_not_Q1 -1 0 10(_ent(_out))))
		(_port(_int out_Q2 -1 0 11(_ent(_out))))
		(_port(_int out_not_Q2 -1 0 12(_ent(_out))))
		(_port(_int out_Q3 -1 0 13(_ent(_out))))
		(_port(_int out_not_Q3 -1 0 14(_ent(_out))))
		(_port(_int out_Q4 -1 0 15(_ent(_out))))
		(_port(_int out_not_Q4 -1 0 16(_ent(_out))))
		(_sig(_int Q1 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q1 -1 0 54(_arch(_uni))))
		(_sig(_int Q2 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q2 -1 0 54(_arch(_uni))))
		(_sig(_int Q3 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q3 -1 0 54(_arch(_uni))))
		(_sig(_int Q4 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q4 -1 0 54(_arch(_uni))))
		(_sig(_int Q5 -1 0 54(_arch(_uni))))
		(_sig(_int Q6 -1 0 54(_arch(_uni))))
		(_sig(_int Q7 -1 0 54(_arch(_uni))))
		(_sig(_int Q8 -1 0 54(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((out_Q1)(Q1)))(_simpleassign BUF)(_trgt(3))(_sens(11)))))
			(line__65(_arch 1 0 65(_assignment(_alias((out_not_Q1)(not_Q1)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__66(_arch 2 0 66(_assignment(_alias((out_Q2)(Q2)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__67(_arch 3 0 67(_assignment(_alias((out_not_Q2)(not_Q2)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
			(line__68(_arch 4 0 68(_assignment(_alias((out_Q3)(Q3)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
			(line__69(_arch 5 0 69(_assignment(_alias((out_not_Q3)(not_Q3)))(_simpleassign BUF)(_trgt(8))(_sens(16)))))
			(line__70(_arch 6 0 70(_assignment(_alias((out_Q4)(Q4)))(_simpleassign BUF)(_trgt(9))(_sens(17)))))
			(line__71(_arch 7 0 71(_assignment(_alias((out_not_Q4)(not_Q4)))(_simpleassign BUF)(_trgt(10))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ct 8 -1)
)
I 000049 55 633           1712065887698 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712065887699 2024.04.02 16:51:27)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code 27217523757077327172347e202172217121262172)
	(_ent
		(_time 1712065854790)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000043 55 526           1712065887714 no
(_unit VHDL(no 0 4(no 0 11))
	(_version vef)
	(_time 1712065887715 2024.04.02 16:51:27)
	(_source(\./src/no.vhd\))
	(_parameters tan)
	(_code 37313132666036216165726d303162316131623161)
	(_ent
		(_time 1712064350657)
	)
	(_object
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . no 1 -1)
)
I 000048 55 588           1712065887729 or_2_no
(_unit VHDL(or_2_no 0 4(or_2_no 0 12))
	(_version vef)
	(_time 1712065887730 2024.04.02 16:51:27)
	(_source(\./src/or_2_no.vhd\))
	(_parameters tan)
	(_code 46404345421244554416001c424010401041444310)
	(_ent
		(_time 1712064350728)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2_no 1 -1)
)
I 000051 55 672           1712065887743 and_3_no_f
(_unit VHDL(and_3_no 0 4(and_3_no_f 1 13))
	(_version vef)
	(_time 1712065887744 2024.04.02 16:51:27)
	(_source(\./src/and_3_no.vhd\(\./src/jk_with_polar_control.vhd\)))
	(_parameters tan)
	(_code 56500455050106430003450f515003500050575003)
	(_ent
		(_time 1712065854790)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no_f 1 -1)
)
I 000062 55 3356          1712065887749 jk_with_polar_control
(_unit VHDL(jk_with_polar_control 0 4(jk_with_polar_control 0 34))
	(_version vef)
	(_time 1712065887750 2024.04.02 16:51:27)
	(_source(\./src/jk_with_polar_control.vhd\))
	(_parameters tan)
	(_code 565054550202544152024f0d03505e530051565000)
	(_ent
		(_time 1712064350764)
	)
	(_comp
		(and_3_no_f
			(_object
				(_port(_int x1 -1 0 37(_ent (_in))))
				(_port(_int x2 -1 0 38(_ent (_in))))
				(_port(_int x3 -1 0 39(_ent (_in))))
				(_port(_int y -1 0 40(_ent (_out))))
			)
		)
		(or_2_no
			(_object
				(_port(_int x1 -1 0 53(_ent (_in))))
				(_port(_int x2 -1 0 54(_ent (_in))))
				(_port(_int y -1 0 55(_ent (_out))))
			)
		)
		(or_3_no
			(_object
				(_port(_int x1 -1 0 45(_ent (_in))))
				(_port(_int x2 -1 0 46(_ent (_in))))
				(_port(_int x3 -1 0 47(_ent (_in))))
				(_port(_int y -1 0 48(_ent (_out))))
			)
		)
		(no
			(_object
				(_port(_int x -1 0 60(_ent (_in))))
				(_port(_int y -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst E1 0 66(_comp and_3_no_f)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no_f)
		)
	)
	(_inst E2 0 67(_comp and_3_no_f)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no_f)
		)
	)
	(_inst E3 0 68(_comp and_3_no_f)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no_f)
		)
	)
	(_inst E4 0 69(_comp and_3_no_f)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no_f)
		)
	)
	(_inst E5 0 70(_comp or_2_no)
		(_port
			((x1)(Q3))
			((x2)(C))
			((y)(Q5))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E6 0 71(_comp or_2_no)
		(_port
			((x1)(Q4))
			((x2)(C))
			((y)(Q6))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E7 0 72(_comp or_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(R))
			((y)(Q7))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E8 0 73(_comp or_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(S))
			((y)(Q8))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E9 0 74(_comp no)
		(_port
			((x)(not_S))
			((y)(S))
		)
		(_use(_ent . no)
		)
	)
	(_inst E10 0 75(_comp no)
		(_port
			((x)(not_R))
			((y)(R))
		)
		(_use(_ent . no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 64(_arch(_uni))))
		(_sig(_int Q2 -1 0 64(_arch(_uni))))
		(_sig(_int Q3 -1 0 64(_arch(_uni))))
		(_sig(_int Q4 -1 0 64(_arch(_uni))))
		(_sig(_int Q5 -1 0 64(_arch(_uni))))
		(_sig(_int Q6 -1 0 64(_arch(_uni))))
		(_sig(_int Q7 -1 0 64(_arch(_uni))))
		(_sig(_int Q8 -1 0 64(_arch(_uni))))
		(_sig(_int S -1 0 64(_arch(_uni))))
		(_sig(_int R -1 0 64(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__77(_arch 1 0 77(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_polar_control 2 -1)
)
I 000051 55 672           1712065887755 and_3_no_f
(_unit VHDL(and_3_no 0 4(and_3_no_f 1 93))
	(_version vef)
	(_time 1712065887756 2024.04.02 16:51:27)
	(_source(\./src/and_3_no.vhd\(\./src/jk_with_polar_control.vhd\)))
	(_parameters tan)
	(_code 65633765353235703330763c626330633363646330)
	(_ent
		(_time 1712065854790)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__95(_arch 0 1 95(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no_f 1 -1)
)
I 000045 55 576           1712065887789 or_2
(_unit VHDL(or_2 0 4(or_2 0 12))
	(_version vef)
	(_time 1712065887790 2024.04.02 16:51:27)
	(_source(\./src/or_2.vhd\))
	(_parameters tan)
	(_code 8583808a82d1879687d6c3ded680d3868783d38287)
	(_ent
		(_time 1712064350801)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2 1 -1)
)
I 000046 55 580           1712065887815 and_2
(_unit VHDL(and_2 0 4(and_2 0 12))
	(_version vef)
	(_time 1712065887816 2024.04.02 16:51:27)
	(_source(\./src/and_2.vhd\))
	(_parameters tan)
	(_code a4a2f6f3f5f3f4b1f2f2b6fef4a2f1a2a0a1f2a7a6)
	(_ent
		(_time 1712064350837)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_2 1 -1)
)
I 000046 55 621           1712065887840 and_3
(_unit VHDL(and_3 0 4(and_3 0 13))
	(_version vef)
	(_time 1712065887841 2024.04.02 16:51:27)
	(_source(\./src/and_3.vhd\))
	(_parameters tan)
	(_code b4b2e6e0e5e3e4a1e2e1a7eee4b2e1b2b0b1e2b7b7)
	(_ent
		(_time 1712064350873)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3 1 -1)
)
I 000043 55 4683          1712065887866 ct
(_unit VHDL(ct 0 4(ct 0 20))
	(_version vef)
	(_time 1712065887867 2024.04.02 16:51:27)
	(_source(\./src/ct.vhd\))
	(_parameters tan)
	(_code d3d58380d48484c4d3d2c08886d5d0d4d7d5d0d4d7)
	(_ent
		(_time 1712064350908)
	)
	(_comp
		(jk_with_polar_control
			(_object
				(_port(_int not_S -1 0 23(_ent (_in))))
				(_port(_int J -1 0 24(_ent (_in))))
				(_port(_int C -1 0 25(_ent (_in))))
				(_port(_int K -1 0 26(_ent (_in))))
				(_port(_int not_R -1 0 27(_ent (_in))))
				(_port(_int Q -1 0 28(_ent (_out))))
				(_port(_int not_Q -1 0 29(_ent (_out))))
			)
		)
		(or_2
			(_object
				(_port(_int x1 -1 0 34(_ent (_in))))
				(_port(_int x2 -1 0 35(_ent (_in))))
				(_port(_int y -1 0 36(_ent (_out))))
			)
		)
		(and_2
			(_object
				(_port(_int x1 -1 0 41(_ent (_in))))
				(_port(_int x2 -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(and_3
			(_object
				(_port(_int x1 -1 0 48(_ent (_in))))
				(_port(_int x2 -1 0 49(_ent (_in))))
				(_port(_int x3 -1 0 50(_ent (_in))))
				(_port(_int y -1 0 51(_ent (_out))))
			)
		)
	)
	(_inst E1 0 56(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q5))
			((C)(Bx))
			((K)((i 3)))
			((not_R)(not_R))
			((Q)(Q1))
			((not_Q)(not_Q1))
		)
		(_use(_ent . jk_with_polar_control)
			(_port
				((not_S)(not_S))
				((J)(J))
				((C)(C))
				((K)(K))
				((not_R)(not_R))
				((Q)(Q))
				((not_Q)(not_Q))
			)
		)
	)
	(_inst E2 0 57(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q1))
			((C)(Bx))
			((K)(Q6))
			((not_R)(not_R))
			((Q)(Q2))
			((not_Q)(not_Q2))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E3 0 58(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q7))
			((C)(Bx))
			((K)(Q7))
			((not_R)(not_R))
			((Q)(Q3))
			((not_Q)(not_Q3))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E4 0 59(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q8))
			((C)(Bx))
			((K)(Q2))
			((not_R)(not_R))
			((Q)(Q4))
			((not_Q)(not_Q4))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E5 0 60(_comp or_2)
		(_port
			((x1)(not_Q4))
			((x2)(not_Q2))
			((y)(Q5))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E6 0 61(_comp or_2)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((y)(Q6))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E7 0 62(_comp and_2)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((y)(Q7))
		)
		(_use(_ent . and_2)
		)
	)
	(_inst E8 0 63(_comp and_3)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q8))
		)
		(_use(_ent . and_3)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int not_R -1 0 7(_ent(_in))))
		(_port(_int Bx -1 0 8(_ent(_in))))
		(_port(_int out_Q1 -1 0 9(_ent(_out))))
		(_port(_int out_not_Q1 -1 0 10(_ent(_out))))
		(_port(_int out_Q2 -1 0 11(_ent(_out))))
		(_port(_int out_not_Q2 -1 0 12(_ent(_out))))
		(_port(_int out_Q3 -1 0 13(_ent(_out))))
		(_port(_int out_not_Q3 -1 0 14(_ent(_out))))
		(_port(_int out_Q4 -1 0 15(_ent(_out))))
		(_port(_int out_not_Q4 -1 0 16(_ent(_out))))
		(_sig(_int Q1 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q1 -1 0 54(_arch(_uni))))
		(_sig(_int Q2 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q2 -1 0 54(_arch(_uni))))
		(_sig(_int Q3 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q3 -1 0 54(_arch(_uni))))
		(_sig(_int Q4 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q4 -1 0 54(_arch(_uni))))
		(_sig(_int Q5 -1 0 54(_arch(_uni))))
		(_sig(_int Q6 -1 0 54(_arch(_uni))))
		(_sig(_int Q7 -1 0 54(_arch(_uni))))
		(_sig(_int Q8 -1 0 54(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((out_Q1)(Q1)))(_simpleassign BUF)(_trgt(3))(_sens(11)))))
			(line__65(_arch 1 0 65(_assignment(_alias((out_not_Q1)(not_Q1)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__66(_arch 2 0 66(_assignment(_alias((out_Q2)(Q2)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__67(_arch 3 0 67(_assignment(_alias((out_not_Q2)(not_Q2)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
			(line__68(_arch 4 0 68(_assignment(_alias((out_Q3)(Q3)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
			(line__69(_arch 5 0 69(_assignment(_alias((out_not_Q3)(not_Q3)))(_simpleassign BUF)(_trgt(8))(_sens(16)))))
			(line__70(_arch 6 0 70(_assignment(_alias((out_Q4)(Q4)))(_simpleassign BUF)(_trgt(9))(_sens(17)))))
			(line__71(_arch 7 0 71(_assignment(_alias((out_not_Q4)(not_Q4)))(_simpleassign BUF)(_trgt(10))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ct 8 -1)
)
I 000049 55 633           1712065907502 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712065907503 2024.04.02 16:51:47)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code 8b8883858cdcdb9eddde98d28c8dde8ddd8d8a8dde)
	(_ent
		(_time 1712065854790)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000043 55 526           1712065907519 no
(_unit VHDL(no 0 4(no 0 11))
	(_version vef)
	(_time 1712065907520 2024.04.02 16:51:47)
	(_source(\./src/no.vhd\))
	(_parameters tan)
	(_code 9b98c7949fcc9a8dcdc9dec19c9dce9dcd9dce9dcd)
	(_ent
		(_time 1712064350657)
	)
	(_object
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . no 1 -1)
)
I 000048 55 588           1712065907534 or_2_no
(_unit VHDL(or_2_no 0 4(or_2_no 0 12))
	(_version vef)
	(_time 1712065907535 2024.04.02 16:51:47)
	(_source(\./src/or_2_no.vhd\))
	(_parameters tan)
	(_code aba8f4fdfbffa9b8a9fbedf1afadfdadfdaca9aefd)
	(_ent
		(_time 1712064350728)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2_no 1 -1)
)
V 000051 55 672           1712065907552 and_3_no_f
(_unit VHDL(and_3_no 0 4(and_3_no_f 1 13))
	(_version vef)
	(_time 1712065907553 2024.04.02 16:51:47)
	(_source(\./src/and_3_no.vhd\(\./src/jk_with_polar_control.vhd\)))
	(_parameters tan)
	(_code bab9b2eebeedeaafecefa9e3bdbcefbcecbcbbbcef)
	(_ent
		(_time 1712065854790)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no_f 1 -1)
)
I 000062 55 3356          1712065907558 jk_with_polar_control
(_unit VHDL(jk_with_polar_control 0 4(jk_with_polar_control 0 34))
	(_version vef)
	(_time 1712065907559 2024.04.02 16:51:47)
	(_source(\./src/jk_with_polar_control.vhd\))
	(_parameters tan)
	(_code bab9e2eeb9eeb8adbeeea3e1efbcb2bfecbdbabcec)
	(_ent
		(_time 1712064350764)
	)
	(_comp
		(and_3_no_f
			(_object
				(_port(_int x1 -1 0 37(_ent (_in))))
				(_port(_int x2 -1 0 38(_ent (_in))))
				(_port(_int x3 -1 0 39(_ent (_in))))
				(_port(_int y -1 0 40(_ent (_out))))
			)
		)
		(or_2_no
			(_object
				(_port(_int x1 -1 0 53(_ent (_in))))
				(_port(_int x2 -1 0 54(_ent (_in))))
				(_port(_int y -1 0 55(_ent (_out))))
			)
		)
		(or_3_no
			(_object
				(_port(_int x1 -1 0 45(_ent (_in))))
				(_port(_int x2 -1 0 46(_ent (_in))))
				(_port(_int x3 -1 0 47(_ent (_in))))
				(_port(_int y -1 0 48(_ent (_out))))
			)
		)
		(no
			(_object
				(_port(_int x -1 0 60(_ent (_in))))
				(_port(_int y -1 0 61(_ent (_out))))
			)
		)
	)
	(_inst E1 0 66(_comp and_3_no_f)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no_f)
		)
	)
	(_inst E2 0 67(_comp and_3_no_f)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no_f)
		)
	)
	(_inst E3 0 68(_comp and_3_no_f)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no_f)
		)
	)
	(_inst E4 0 69(_comp and_3_no_f)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no_f)
		)
	)
	(_inst E5 0 70(_comp or_2_no)
		(_port
			((x1)(Q3))
			((x2)(C))
			((y)(Q5))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E6 0 71(_comp or_2_no)
		(_port
			((x1)(Q4))
			((x2)(C))
			((y)(Q6))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E7 0 72(_comp or_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(R))
			((y)(Q7))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E8 0 73(_comp or_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(S))
			((y)(Q8))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E9 0 74(_comp no)
		(_port
			((x)(not_S))
			((y)(S))
		)
		(_use(_ent . no)
		)
	)
	(_inst E10 0 75(_comp no)
		(_port
			((x)(not_R))
			((y)(R))
		)
		(_use(_ent . no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 64(_arch(_uni))))
		(_sig(_int Q2 -1 0 64(_arch(_uni))))
		(_sig(_int Q3 -1 0 64(_arch(_uni))))
		(_sig(_int Q4 -1 0 64(_arch(_uni))))
		(_sig(_int Q5 -1 0 64(_arch(_uni))))
		(_sig(_int Q6 -1 0 64(_arch(_uni))))
		(_sig(_int Q7 -1 0 64(_arch(_uni))))
		(_sig(_int Q8 -1 0 64(_arch(_uni))))
		(_sig(_int S -1 0 64(_arch(_uni))))
		(_sig(_int R -1 0 64(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__77(_arch 1 0 77(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_polar_control 2 -1)
)
I 000045 55 576           1712065907583 or_2
(_unit VHDL(or_2 0 4(or_2 0 12))
	(_version vef)
	(_time 1712065907584 2024.04.02 16:51:47)
	(_source(\./src/or_2.vhd\))
	(_parameters tan)
	(_code dad98589898ed8c9d8899c8189df8cd9d8dc8cddd8)
	(_ent
		(_time 1712064350801)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2 1 -1)
)
I 000046 55 580           1712065907609 and_2
(_unit VHDL(and_2 0 4(and_2 0 12))
	(_version vef)
	(_time 1712065907610 2024.04.02 16:51:47)
	(_source(\./src/and_2.vhd\))
	(_parameters tan)
	(_code e9eae1bab5beb9fcbfbffbb3b9efbcefedecbfeaeb)
	(_ent
		(_time 1712064350837)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_2 1 -1)
)
I 000046 55 621           1712065907635 and_3
(_unit VHDL(and_3 0 4(and_3 0 13))
	(_version vef)
	(_time 1712065907636 2024.04.02 16:51:47)
	(_source(\./src/and_3.vhd\))
	(_parameters tan)
	(_code 080b580e555f581d5e5d1b52580e5d0e0c0d5e0b0b)
	(_ent
		(_time 1712064350873)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3 1 -1)
)
I 000043 55 4683          1712065907662 ct
(_unit VHDL(ct 0 4(ct 0 20))
	(_version vef)
	(_time 1712065907663 2024.04.02 16:51:47)
	(_source(\./src/ct.vhd\))
	(_parameters tan)
	(_code 282b7a2d247f7f3f28293b737d2e2b2f2c2e2b2f2c)
	(_ent
		(_time 1712064350908)
	)
	(_comp
		(jk_with_polar_control
			(_object
				(_port(_int not_S -1 0 23(_ent (_in))))
				(_port(_int J -1 0 24(_ent (_in))))
				(_port(_int C -1 0 25(_ent (_in))))
				(_port(_int K -1 0 26(_ent (_in))))
				(_port(_int not_R -1 0 27(_ent (_in))))
				(_port(_int Q -1 0 28(_ent (_out))))
				(_port(_int not_Q -1 0 29(_ent (_out))))
			)
		)
		(or_2
			(_object
				(_port(_int x1 -1 0 34(_ent (_in))))
				(_port(_int x2 -1 0 35(_ent (_in))))
				(_port(_int y -1 0 36(_ent (_out))))
			)
		)
		(and_2
			(_object
				(_port(_int x1 -1 0 41(_ent (_in))))
				(_port(_int x2 -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(and_3
			(_object
				(_port(_int x1 -1 0 48(_ent (_in))))
				(_port(_int x2 -1 0 49(_ent (_in))))
				(_port(_int x3 -1 0 50(_ent (_in))))
				(_port(_int y -1 0 51(_ent (_out))))
			)
		)
	)
	(_inst E1 0 56(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q5))
			((C)(Bx))
			((K)((i 3)))
			((not_R)(not_R))
			((Q)(Q1))
			((not_Q)(not_Q1))
		)
		(_use(_ent . jk_with_polar_control)
			(_port
				((not_S)(not_S))
				((J)(J))
				((C)(C))
				((K)(K))
				((not_R)(not_R))
				((Q)(Q))
				((not_Q)(not_Q))
			)
		)
	)
	(_inst E2 0 57(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q1))
			((C)(Bx))
			((K)(Q6))
			((not_R)(not_R))
			((Q)(Q2))
			((not_Q)(not_Q2))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E3 0 58(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q7))
			((C)(Bx))
			((K)(Q7))
			((not_R)(not_R))
			((Q)(Q3))
			((not_Q)(not_Q3))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E4 0 59(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q8))
			((C)(Bx))
			((K)(Q2))
			((not_R)(not_R))
			((Q)(Q4))
			((not_Q)(not_Q4))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E5 0 60(_comp or_2)
		(_port
			((x1)(not_Q4))
			((x2)(not_Q2))
			((y)(Q5))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E6 0 61(_comp or_2)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((y)(Q6))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E7 0 62(_comp and_2)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((y)(Q7))
		)
		(_use(_ent . and_2)
		)
	)
	(_inst E8 0 63(_comp and_3)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q8))
		)
		(_use(_ent . and_3)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int not_R -1 0 7(_ent(_in))))
		(_port(_int Bx -1 0 8(_ent(_in))))
		(_port(_int out_Q1 -1 0 9(_ent(_out))))
		(_port(_int out_not_Q1 -1 0 10(_ent(_out))))
		(_port(_int out_Q2 -1 0 11(_ent(_out))))
		(_port(_int out_not_Q2 -1 0 12(_ent(_out))))
		(_port(_int out_Q3 -1 0 13(_ent(_out))))
		(_port(_int out_not_Q3 -1 0 14(_ent(_out))))
		(_port(_int out_Q4 -1 0 15(_ent(_out))))
		(_port(_int out_not_Q4 -1 0 16(_ent(_out))))
		(_sig(_int Q1 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q1 -1 0 54(_arch(_uni))))
		(_sig(_int Q2 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q2 -1 0 54(_arch(_uni))))
		(_sig(_int Q3 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q3 -1 0 54(_arch(_uni))))
		(_sig(_int Q4 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q4 -1 0 54(_arch(_uni))))
		(_sig(_int Q5 -1 0 54(_arch(_uni))))
		(_sig(_int Q6 -1 0 54(_arch(_uni))))
		(_sig(_int Q7 -1 0 54(_arch(_uni))))
		(_sig(_int Q8 -1 0 54(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((out_Q1)(Q1)))(_simpleassign BUF)(_trgt(3))(_sens(11)))))
			(line__65(_arch 1 0 65(_assignment(_alias((out_not_Q1)(not_Q1)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__66(_arch 2 0 66(_assignment(_alias((out_Q2)(Q2)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__67(_arch 3 0 67(_assignment(_alias((out_not_Q2)(not_Q2)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
			(line__68(_arch 4 0 68(_assignment(_alias((out_Q3)(Q3)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
			(line__69(_arch 5 0 69(_assignment(_alias((out_not_Q3)(not_Q3)))(_simpleassign BUF)(_trgt(8))(_sens(16)))))
			(line__70(_arch 6 0 70(_assignment(_alias((out_Q4)(Q4)))(_simpleassign BUF)(_trgt(9))(_sens(17)))))
			(line__71(_arch 7 0 71(_assignment(_alias((out_not_Q4)(not_Q4)))(_simpleassign BUF)(_trgt(10))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ct 8 -1)
)
I 000062 55 3338          1712066147128 jk_with_polar_control
(_unit VHDL(jk_with_polar_control 0 4(jk_with_polar_control 0 16))
	(_version vef)
	(_time 1712066147129 2024.04.02 16:55:47)
	(_source(\./src/jk_with_polar_control.vhd\))
	(_parameters tan)
	(_code 9492c49bc2c0968390c08dcfc1929c91c2939492c2)
	(_ent
		(_time 1712064350764)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
		(or_2_no
			(_object
				(_port(_int x1 -1 0 35(_ent (_in))))
				(_port(_int x2 -1 0 36(_ent (_in))))
				(_port(_int y -1 0 37(_ent (_out))))
			)
		)
		(or_3_no
			(_object
				(_port(_int x1 -1 0 27(_ent (_in))))
				(_port(_int x2 -1 0 28(_ent (_in))))
				(_port(_int x3 -1 0 29(_ent (_in))))
				(_port(_int y -1 0 30(_ent (_out))))
			)
		)
		(no
			(_object
				(_port(_int x -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
	)
	(_inst E1 0 48(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 49(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 50(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 51(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 52(_comp or_2_no)
		(_port
			((x1)(Q3))
			((x2)(C))
			((y)(Q5))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E6 0 53(_comp or_2_no)
		(_port
			((x1)(Q4))
			((x2)(C))
			((y)(Q6))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E7 0 54(_comp or_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(R))
			((y)(Q7))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E8 0 55(_comp or_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(S))
			((y)(Q8))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E9 0 56(_comp no)
		(_port
			((x)(not_S))
			((y)(S))
		)
		(_use(_ent . no)
		)
	)
	(_inst E10 0 57(_comp no)
		(_port
			((x)(not_R))
			((y)(R))
		)
		(_use(_ent . no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 46(_arch(_uni))))
		(_sig(_int Q2 -1 0 46(_arch(_uni))))
		(_sig(_int Q3 -1 0 46(_arch(_uni))))
		(_sig(_int Q4 -1 0 46(_arch(_uni))))
		(_sig(_int Q5 -1 0 46(_arch(_uni))))
		(_sig(_int Q6 -1 0 46(_arch(_uni))))
		(_sig(_int Q7 -1 0 46(_arch(_uni))))
		(_sig(_int Q8 -1 0 46(_arch(_uni))))
		(_sig(_int S -1 0 46(_arch(_uni))))
		(_sig(_int R -1 0 46(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__59(_arch 1 0 59(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_polar_control 2 -1)
)
V 000049 55 633           1712066188363 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712066188364 2024.04.02 16:56:28)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code a7f0a4f0f5f0f7b2f1f2b4fea0a1f2a1f1a1a6a1f2)
	(_ent
		(_time 1712065854790)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
V 000043 55 526           1712066188395 no
(_unit VHDL(no 0 4(no 0 11))
	(_version vef)
	(_time 1712066188396 2024.04.02 16:56:28)
	(_source(\./src/no.vhd\))
	(_parameters tan)
	(_code c69191939691c7d09094839cc1c093c090c093c090)
	(_ent
		(_time 1712064350657)
	)
	(_object
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . no 1 -1)
)
V 000048 55 588           1712066188411 or_2_no
(_unit VHDL(or_2_no 0 4(or_2_no 0 12))
	(_version vef)
	(_time 1712066188412 2024.04.02 16:56:28)
	(_source(\./src/or_2_no.vhd\))
	(_parameters tan)
	(_code d6818285d282d4c5d486908cd2d080d080d1d4d380)
	(_ent
		(_time 1712064350728)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2_no 1 -1)
)
V 000062 55 3338          1712066188431 jk_with_polar_control
(_unit VHDL(jk_with_polar_control 0 4(jk_with_polar_control 0 16))
	(_version vef)
	(_time 1712066188432 2024.04.02 16:56:28)
	(_source(\./src/jk_with_polar_control.vhd\))
	(_parameters tan)
	(_code e5b2b6b6b2b1e7f2e1b1fcbeb0e3ede0b3e2e5e3b3)
	(_ent
		(_time 1712064350764)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
		(or_2_no
			(_object
				(_port(_int x1 -1 0 35(_ent (_in))))
				(_port(_int x2 -1 0 36(_ent (_in))))
				(_port(_int y -1 0 37(_ent (_out))))
			)
		)
		(or_3_no
			(_object
				(_port(_int x1 -1 0 27(_ent (_in))))
				(_port(_int x2 -1 0 28(_ent (_in))))
				(_port(_int x3 -1 0 29(_ent (_in))))
				(_port(_int y -1 0 30(_ent (_out))))
			)
		)
		(no
			(_object
				(_port(_int x -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
	)
	(_inst E1 0 48(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 49(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 50(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 51(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 52(_comp or_2_no)
		(_port
			((x1)(Q3))
			((x2)(C))
			((y)(Q5))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E6 0 53(_comp or_2_no)
		(_port
			((x1)(Q4))
			((x2)(C))
			((y)(Q6))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E7 0 54(_comp or_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(R))
			((y)(Q7))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E8 0 55(_comp or_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(S))
			((y)(Q8))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E9 0 56(_comp no)
		(_port
			((x)(not_S))
			((y)(S))
		)
		(_use(_ent . no)
		)
	)
	(_inst E10 0 57(_comp no)
		(_port
			((x)(not_R))
			((y)(R))
		)
		(_use(_ent . no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 46(_arch(_uni))))
		(_sig(_int Q2 -1 0 46(_arch(_uni))))
		(_sig(_int Q3 -1 0 46(_arch(_uni))))
		(_sig(_int Q4 -1 0 46(_arch(_uni))))
		(_sig(_int Q5 -1 0 46(_arch(_uni))))
		(_sig(_int Q6 -1 0 46(_arch(_uni))))
		(_sig(_int Q7 -1 0 46(_arch(_uni))))
		(_sig(_int Q8 -1 0 46(_arch(_uni))))
		(_sig(_int S -1 0 46(_arch(_uni))))
		(_sig(_int R -1 0 46(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__59(_arch 1 0 59(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_polar_control 2 -1)
)
V 000045 55 576           1712066188455 or_2
(_unit VHDL(or_2 0 4(or_2 0 12))
	(_version vef)
	(_time 1712066188456 2024.04.02 16:56:28)
	(_source(\./src/or_2.vhd\))
	(_parameters tan)
	(_code 05525002025107160756435e560053060703530207)
	(_ent
		(_time 1712064350801)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2 1 -1)
)
V 000046 55 580           1712066188485 and_2
(_unit VHDL(and_2 0 4(and_2 0 12))
	(_version vef)
	(_time 1712066188486 2024.04.02 16:56:28)
	(_source(\./src/and_2.vhd\))
	(_parameters tan)
	(_code 24732620757374317272367e742271222021722726)
	(_ent
		(_time 1712064350837)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_2 1 -1)
)
V 000046 55 621           1712066188511 and_3
(_unit VHDL(and_3 0 4(and_3 0 13))
	(_version vef)
	(_time 1712066188512 2024.04.02 16:56:28)
	(_source(\./src/and_3.vhd\))
	(_parameters tan)
	(_code 336431366564632665662069633566353736653030)
	(_ent
		(_time 1712064350873)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3 1 -1)
)
V 000043 55 4683          1712066188536 ct
(_unit VHDL(ct 0 4(ct 0 20))
	(_version vef)
	(_time 1712066188537 2024.04.02 16:56:28)
	(_source(\./src/ct.vhd\))
	(_parameters tan)
	(_code 530453515404044453524008065550545755505457)
	(_ent
		(_time 1712064350908)
	)
	(_comp
		(jk_with_polar_control
			(_object
				(_port(_int not_S -1 0 23(_ent (_in))))
				(_port(_int J -1 0 24(_ent (_in))))
				(_port(_int C -1 0 25(_ent (_in))))
				(_port(_int K -1 0 26(_ent (_in))))
				(_port(_int not_R -1 0 27(_ent (_in))))
				(_port(_int Q -1 0 28(_ent (_out))))
				(_port(_int not_Q -1 0 29(_ent (_out))))
			)
		)
		(or_2
			(_object
				(_port(_int x1 -1 0 34(_ent (_in))))
				(_port(_int x2 -1 0 35(_ent (_in))))
				(_port(_int y -1 0 36(_ent (_out))))
			)
		)
		(and_2
			(_object
				(_port(_int x1 -1 0 41(_ent (_in))))
				(_port(_int x2 -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(and_3
			(_object
				(_port(_int x1 -1 0 48(_ent (_in))))
				(_port(_int x2 -1 0 49(_ent (_in))))
				(_port(_int x3 -1 0 50(_ent (_in))))
				(_port(_int y -1 0 51(_ent (_out))))
			)
		)
	)
	(_inst E1 0 56(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q5))
			((C)(Bx))
			((K)((i 3)))
			((not_R)(not_R))
			((Q)(Q1))
			((not_Q)(not_Q1))
		)
		(_use(_ent . jk_with_polar_control)
			(_port
				((not_S)(not_S))
				((J)(J))
				((C)(C))
				((K)(K))
				((not_R)(not_R))
				((Q)(Q))
				((not_Q)(not_Q))
			)
		)
	)
	(_inst E2 0 57(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q1))
			((C)(Bx))
			((K)(Q6))
			((not_R)(not_R))
			((Q)(Q2))
			((not_Q)(not_Q2))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E3 0 58(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q7))
			((C)(Bx))
			((K)(Q7))
			((not_R)(not_R))
			((Q)(Q3))
			((not_Q)(not_Q3))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E4 0 59(_comp jk_with_polar_control)
		(_port
			((not_S)(not_S))
			((J)(Q8))
			((C)(Bx))
			((K)(Q2))
			((not_R)(not_R))
			((Q)(Q4))
			((not_Q)(not_Q4))
		)
		(_use(_ent . jk_with_polar_control)
		)
	)
	(_inst E5 0 60(_comp or_2)
		(_port
			((x1)(not_Q4))
			((x2)(not_Q2))
			((y)(Q5))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E6 0 61(_comp or_2)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((y)(Q6))
		)
		(_use(_ent . or_2)
		)
	)
	(_inst E7 0 62(_comp and_2)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((y)(Q7))
		)
		(_use(_ent . and_2)
		)
	)
	(_inst E8 0 63(_comp and_3)
		(_port
			((x1)(Q1))
			((x2)(Q2))
			((x3)(Q3))
			((y)(Q8))
		)
		(_use(_ent . and_3)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int not_R -1 0 7(_ent(_in))))
		(_port(_int Bx -1 0 8(_ent(_in))))
		(_port(_int out_Q1 -1 0 9(_ent(_out))))
		(_port(_int out_not_Q1 -1 0 10(_ent(_out))))
		(_port(_int out_Q2 -1 0 11(_ent(_out))))
		(_port(_int out_not_Q2 -1 0 12(_ent(_out))))
		(_port(_int out_Q3 -1 0 13(_ent(_out))))
		(_port(_int out_not_Q3 -1 0 14(_ent(_out))))
		(_port(_int out_Q4 -1 0 15(_ent(_out))))
		(_port(_int out_not_Q4 -1 0 16(_ent(_out))))
		(_sig(_int Q1 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q1 -1 0 54(_arch(_uni))))
		(_sig(_int Q2 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q2 -1 0 54(_arch(_uni))))
		(_sig(_int Q3 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q3 -1 0 54(_arch(_uni))))
		(_sig(_int Q4 -1 0 54(_arch(_uni))))
		(_sig(_int not_Q4 -1 0 54(_arch(_uni))))
		(_sig(_int Q5 -1 0 54(_arch(_uni))))
		(_sig(_int Q6 -1 0 54(_arch(_uni))))
		(_sig(_int Q7 -1 0 54(_arch(_uni))))
		(_sig(_int Q8 -1 0 54(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_alias((out_Q1)(Q1)))(_simpleassign BUF)(_trgt(3))(_sens(11)))))
			(line__65(_arch 1 0 65(_assignment(_alias((out_not_Q1)(not_Q1)))(_simpleassign BUF)(_trgt(4))(_sens(12)))))
			(line__66(_arch 2 0 66(_assignment(_alias((out_Q2)(Q2)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__67(_arch 3 0 67(_assignment(_alias((out_not_Q2)(not_Q2)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
			(line__68(_arch 4 0 68(_assignment(_alias((out_Q3)(Q3)))(_simpleassign BUF)(_trgt(7))(_sens(15)))))
			(line__69(_arch 5 0 69(_assignment(_alias((out_not_Q3)(not_Q3)))(_simpleassign BUF)(_trgt(8))(_sens(16)))))
			(line__70(_arch 6 0 70(_assignment(_alias((out_Q4)(Q4)))(_simpleassign BUF)(_trgt(9))(_sens(17)))))
			(line__71(_arch 7 0 71(_assignment(_alias((out_not_Q4)(not_Q4)))(_simpleassign BUF)(_trgt(10))(_sens(18)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ct 8 -1)
)
