 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : usbf_top
Version: W-2024.09-SP2
Date   : Tue May  6 09:37:25 2025
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays = 14.96%

Information: Percent of CCS-based delays = 10.83%

  Startpoint: wb_addr_i[7]
              (input port clocked by clk)
  Endpoint: u4/dout_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_addr_i[7] (in)                        0.00 @     0.01 f
  u5/wb_addr_i[7] (usbf_wb)                0.00       0.01 f
  u5/ma_adr[7] (usbf_wb)                   0.00       0.01 f
  u4/adr[5] (usbf_rf)                      0.00       0.01 f
  u4/U81/Y (INVX0_RVT)                     0.05 @     0.06 r
  u4/U158/Y (AND2X1_RVT)                   0.08 &     0.14 r
  u4/U23/Y (INVX1_RVT)                     0.03 &     0.17 f
  u4/U22/Y (NOR2X0_RVT)                    0.10 &     0.27 r
  u4/U86/Y (NAND2X0_RVT)                   0.06 &     0.33 f
  u4/U19/Y (NAND2X1_RVT)                   0.15 &     0.48 r
  u4/U63/Y (NAND3X0_RVT)                   0.15 &     0.63 f
  u4/U91/Y (INVX1_RVT)                     0.19 &     0.82 r
  u4/U779/Y (AO222X1_RVT)                  0.19 &     1.00 r
  u4/U224/Y (AOI21X1_RVT)                  0.11 &     1.12 f
  u4/U221/Y (NAND3X0_RVT)                  0.09 &     1.21 r
  u4/dout_reg[0]/D (DFFX1_RVT)             0.00 &     1.21 r
  data arrival time                                   1.21

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u4/dout_reg[0]/CLK (DFFX1_RVT)           0.00       9.80 r
  library setup time                      -0.09       9.71
  data required time                                  9.71
  -----------------------------------------------------------
  data required time                                  9.71
  data arrival time                                  -1.21
  -----------------------------------------------------------
  slack (MET)                                         8.50


  Startpoint: wb_addr_i[7]
              (input port clocked by clk)
  Endpoint: u4/dout_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_addr_i[7] (in)                        0.00 @     0.01 f
  u5/wb_addr_i[7] (usbf_wb)                0.00       0.01 f
  u5/ma_adr[7] (usbf_wb)                   0.00       0.01 f
  u4/adr[5] (usbf_rf)                      0.00       0.01 f
  u4/U81/Y (INVX0_RVT)                     0.05 @     0.06 r
  u4/U158/Y (AND2X1_RVT)                   0.08 &     0.14 r
  u4/U23/Y (INVX1_RVT)                     0.03 &     0.17 f
  u4/U22/Y (NOR2X0_RVT)                    0.10 &     0.27 r
  u4/U86/Y (NAND2X0_RVT)                   0.06 &     0.33 f
  u4/U19/Y (NAND2X1_RVT)                   0.15 &     0.48 r
  u4/U63/Y (NAND3X0_RVT)                   0.15 &     0.63 f
  u4/U91/Y (INVX1_RVT)                     0.19 &     0.82 r
  u4/U781/Y (AO222X1_RVT)                  0.19 &     1.00 r
  u4/U216/Y (AOI21X1_RVT)                  0.12 &     1.12 f
  u4/U213/Y (NAND3X0_RVT)                  0.08 &     1.20 r
  u4/dout_reg[2]/D (DFFX1_RVT)             0.00 &     1.20 r
  data arrival time                                   1.20

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u4/dout_reg[2]/CLK (DFFX1_RVT)           0.00       9.80 r
  library setup time                      -0.08       9.72
  data required time                                  9.72
  -----------------------------------------------------------
  data required time                                  9.72
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: wb_addr_i[7]
              (input port clocked by clk)
  Endpoint: u4/dout_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_addr_i[7] (in)                        0.00 @     0.01 f
  u5/wb_addr_i[7] (usbf_wb)                0.00       0.01 f
  u5/ma_adr[7] (usbf_wb)                   0.00       0.01 f
  u4/adr[5] (usbf_rf)                      0.00       0.01 f
  u4/U81/Y (INVX0_RVT)                     0.05 @     0.06 r
  u4/U158/Y (AND2X1_RVT)                   0.08 &     0.14 r
  u4/U23/Y (INVX1_RVT)                     0.03 &     0.17 f
  u4/U22/Y (NOR2X0_RVT)                    0.10 &     0.27 r
  u4/U86/Y (NAND2X0_RVT)                   0.06 &     0.33 f
  u4/U19/Y (NAND2X1_RVT)                   0.15 &     0.48 r
  u4/U63/Y (NAND3X0_RVT)                   0.15 &     0.63 f
  u4/U91/Y (INVX1_RVT)                     0.19 &     0.82 r
  u4/U782/Y (AO222X1_RVT)                  0.19 &     1.00 r
  u4/U260/Y (AOI21X1_RVT)                  0.12 &     1.12 f
  u4/U257/Y (NAND3X0_RVT)                  0.07 &     1.19 r
  u4/dout_reg[3]/D (DFFX1_RVT)             0.00 &     1.19 r
  data arrival time                                   1.19

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u4/dout_reg[3]/CLK (DFFX1_RVT)           0.00       9.80 r
  library setup time                      -0.08       9.72
  data required time                                  9.72
  -----------------------------------------------------------
  data required time                                  9.72
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: wb_addr_i[7]
              (input port clocked by clk)
  Endpoint: u4/dout_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_addr_i[7] (in)                        0.00 @     0.01 f
  u5/wb_addr_i[7] (usbf_wb)                0.00       0.01 f
  u5/ma_adr[7] (usbf_wb)                   0.00       0.01 f
  u4/adr[5] (usbf_rf)                      0.00       0.01 f
  u4/U81/Y (INVX0_RVT)                     0.05 @     0.06 r
  u4/U158/Y (AND2X1_RVT)                   0.08 &     0.14 r
  u4/U23/Y (INVX1_RVT)                     0.03 &     0.17 f
  u4/U22/Y (NOR2X0_RVT)                    0.10 &     0.27 r
  u4/U86/Y (NAND2X0_RVT)                   0.06 &     0.33 f
  u4/U19/Y (NAND2X1_RVT)                   0.15 &     0.48 r
  u4/U63/Y (NAND3X0_RVT)                   0.15 &     0.63 f
  u4/U91/Y (INVX1_RVT)                     0.19 &     0.82 r
  u4/U780/Y (AO222X1_RVT)                  0.18 &     1.00 r
  u4/U212/Y (AOI21X1_RVT)                  0.11 &     1.11 f
  u4/U209/Y (NAND3X0_RVT)                  0.08 &     1.19 r
  u4/dout_reg[1]/D (DFFX1_RVT)             0.00 &     1.19 r
  data arrival time                                   1.19

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u4/dout_reg[1]/CLK (DFFX1_RVT)           0.00       9.80 r
  library setup time                      -0.08       9.72
  data required time                                  9.72
  -----------------------------------------------------------
  data required time                                  9.72
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: wb_addr_i[7]
              (input port clocked by clk)
  Endpoint: u4/dout_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_addr_i[7] (in)                        0.00 @     0.01 f
  u5/wb_addr_i[7] (usbf_wb)                0.00       0.01 f
  u5/ma_adr[7] (usbf_wb)                   0.00       0.01 f
  u4/adr[5] (usbf_rf)                      0.00       0.01 f
  u4/U81/Y (INVX0_RVT)                     0.05 @     0.06 r
  u4/U158/Y (AND2X1_RVT)                   0.08 &     0.14 r
  u4/U23/Y (INVX1_RVT)                     0.03 &     0.17 f
  u4/U22/Y (NOR2X0_RVT)                    0.10 &     0.27 r
  u4/U86/Y (NAND2X0_RVT)                   0.06 &     0.33 f
  u4/U19/Y (NAND2X1_RVT)                   0.15 &     0.48 r
  u4/U63/Y (NAND3X0_RVT)                   0.15 &     0.63 f
  u4/U91/Y (INVX1_RVT)                     0.19 &     0.82 r
  u4/U6/Y (AO22X2_RVT)                     0.15 &     0.97 r
  u4/U220/Y (AOI21X1_RVT)                  0.12 &     1.09 f
  u4/U217/Y (NAND3X0_RVT)                  0.07 &     1.15 r
  u4/dout_reg[4]/D (DFFX1_RVT)             0.00 &     1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u4/dout_reg[4]/CLK (DFFX1_RVT)           0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                         8.57


  Startpoint: u4/u3/buf0_orig_m3_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u4/u3/dma_req_in_hold2_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u4/u3/buf0_orig_m3_reg[0]/CLK (DFFX1_RVT)               0.00       0.00 r
  u4/u3/buf0_orig_m3_reg[0]/Q (DFFX1_RVT)                 0.16       0.16 r
  u4/u3/U533/Y (OA21X1_RVT)                               0.07 &     0.23 r
  u4/u3/U532/Y (AO22X1_RVT)                               0.07 &     0.30 r
  u4/u3/U531/Y (OR2X1_RVT)                                0.06 &     0.36 r
  u4/u3/U530/Y (AO222X1_RVT)                              0.11 &     0.47 r
  u4/u3/U529/Y (OA221X1_RVT)                              0.08 &     0.55 r
  u4/u3/U528/Y (AO221X1_RVT)                              0.08 &     0.63 r
  u4/u3/U527/Y (OA221X1_RVT)                              0.08 &     0.71 r
  u4/u3/U526/Y (AO221X1_RVT)                              0.08 &     0.79 r
  u4/u3/U525/Y (OA221X1_RVT)                              0.08 &     0.87 r
  u4/u3/U524/Y (AO221X1_RVT)                              0.08 &     0.95 r
  u4/u3/U523/Y (OA221X1_RVT)                              0.08 &     1.03 r
  u4/u3/U522/Y (AO21X1_RVT)                               0.05 &     1.09 r
  u4/u3/U520/Y (AO22X1_RVT)                               0.07 &     1.16 r
  u4/u3/dma_req_in_hold2_reg/D (DFFX1_RVT)                0.00 &     1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  u4/u3/dma_req_in_hold2_reg/CLK (DFFX1_RVT)              0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        8.58


  Startpoint: u4/u0/buf0_orig_m3_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u4/u0/dma_req_in_hold2_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u4/u0/buf0_orig_m3_reg[1]/CLK (DFFX1_RVT)               0.00       0.00 r
  u4/u0/buf0_orig_m3_reg[1]/Q (DFFX1_RVT)                 0.15       0.15 r
  u4/u0/U533/Y (OA21X1_RVT)                               0.07 &     0.23 r
  u4/u0/U532/Y (AO22X1_RVT)                               0.07 &     0.30 r
  u4/u0/U531/Y (OR2X1_RVT)                                0.06 &     0.36 r
  u4/u0/U530/Y (AO222X1_RVT)                              0.11 &     0.47 r
  u4/u0/U529/Y (OA221X1_RVT)                              0.08 &     0.55 r
  u4/u0/U528/Y (AO221X1_RVT)                              0.08 &     0.63 r
  u4/u0/U527/Y (OA221X1_RVT)                              0.08 &     0.71 r
  u4/u0/U526/Y (AO221X1_RVT)                              0.08 &     0.79 r
  u4/u0/U525/Y (OA221X1_RVT)                              0.08 &     0.87 r
  u4/u0/U524/Y (AO221X1_RVT)                              0.08 &     0.96 r
  u4/u0/U523/Y (OA221X1_RVT)                              0.08 &     1.03 r
  u4/u0/U522/Y (AO21X1_RVT)                               0.05 &     1.09 r
  u4/u0/U520/Y (AO22X1_RVT)                               0.07 &     1.15 r
  u4/u0/dma_req_in_hold2_reg/D (DFFX1_RVT)                0.00 &     1.15 r
  data arrival time                                                  1.15

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  u4/u0/dma_req_in_hold2_reg/CLK (DFFX1_RVT)              0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        8.58


  Startpoint: u4/u2/buf0_orig_m3_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u4/u2/dma_req_in_hold2_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u4/u2/buf0_orig_m3_reg[1]/CLK (DFFX1_RVT)               0.00       0.00 r
  u4/u2/buf0_orig_m3_reg[1]/Q (DFFX1_RVT)                 0.15       0.15 r
  u4/u2/U533/Y (OA21X1_RVT)                               0.07 &     0.22 r
  u4/u2/U532/Y (AO22X1_RVT)                               0.07 &     0.30 r
  u4/u2/U531/Y (OR2X1_RVT)                                0.06 &     0.36 r
  u4/u2/U530/Y (AO222X1_RVT)                              0.11 &     0.47 r
  u4/u2/U529/Y (OA221X1_RVT)                              0.08 &     0.54 r
  u4/u2/U528/Y (AO221X1_RVT)                              0.08 &     0.63 r
  u4/u2/U527/Y (OA221X1_RVT)                              0.08 &     0.71 r
  u4/u2/U526/Y (AO221X1_RVT)                              0.08 &     0.79 r
  u4/u2/U525/Y (OA221X1_RVT)                              0.08 &     0.87 r
  u4/u2/U524/Y (AO221X1_RVT)                              0.08 &     0.95 r
  u4/u2/U523/Y (OA221X1_RVT)                              0.08 &     1.03 r
  u4/u2/U522/Y (AO21X1_RVT)                               0.05 &     1.08 r
  u4/u2/U520/Y (AO22X1_RVT)                               0.07 &     1.15 r
  u4/u2/dma_req_in_hold2_reg/D (DFFX1_RVT)                0.00 &     1.15 r
  data arrival time                                                  1.15

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  u4/u2/dma_req_in_hold2_reg/CLK (DFFX1_RVT)              0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        8.59


  Startpoint: u4/u1/buf0_orig_m3_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u4/u1/dma_req_in_hold2_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u4/u1/buf0_orig_m3_reg[1]/CLK (DFFX1_RVT)               0.00       0.00 r
  u4/u1/buf0_orig_m3_reg[1]/Q (DFFX1_RVT)                 0.15       0.15 r
  u4/u1/U532/Y (OA21X1_RVT)                               0.07 &     0.23 r
  u4/u1/U531/Y (AO22X1_RVT)                               0.07 &     0.30 r
  u4/u1/U530/Y (OR2X1_RVT)                                0.06 &     0.36 r
  u4/u1/U529/Y (AO222X1_RVT)                              0.11 &     0.47 r
  u4/u1/U528/Y (OA221X1_RVT)                              0.08 &     0.55 r
  u4/u1/U527/Y (AO221X1_RVT)                              0.08 &     0.63 r
  u4/u1/U526/Y (OA221X1_RVT)                              0.08 &     0.71 r
  u4/u1/U525/Y (AO221X1_RVT)                              0.08 &     0.79 r
  u4/u1/U524/Y (OA221X1_RVT)                              0.08 &     0.86 r
  u4/u1/U523/Y (AO221X1_RVT)                              0.08 &     0.94 r
  u4/u1/U522/Y (OA221X1_RVT)                              0.08 &     1.02 r
  u4/u1/U521/Y (AO21X1_RVT)                               0.05 &     1.07 r
  u4/u1/U519/Y (AO22X1_RVT)                               0.07 &     1.15 r
  u4/u1/dma_req_in_hold2_reg/D (DFFX1_RVT)                0.00 &     1.15 r
  data arrival time                                                  1.15

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  u4/u1/dma_req_in_hold2_reg/CLK (DFFX1_RVT)              0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        8.59


  Startpoint: wb_addr_i[7]
              (input port clocked by clk)
  Endpoint: u4/dout_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_addr_i[7] (in)                        0.00 @     0.01 f
  u5/wb_addr_i[7] (usbf_wb)                0.00       0.01 f
  u5/ma_adr[7] (usbf_wb)                   0.00       0.01 f
  u4/adr[5] (usbf_rf)                      0.00       0.01 f
  u4/U81/Y (INVX0_RVT)                     0.05 @     0.06 r
  u4/U158/Y (AND2X1_RVT)                   0.08 &     0.14 r
  u4/U23/Y (INVX1_RVT)                     0.03 &     0.17 f
  u4/U22/Y (NOR2X0_RVT)                    0.10 &     0.27 r
  u4/U86/Y (NAND2X0_RVT)                   0.06 &     0.33 f
  u4/U19/Y (NAND2X1_RVT)                   0.15 &     0.48 r
  u4/U63/Y (NAND3X0_RVT)                   0.15 &     0.63 f
  u4/U91/Y (INVX1_RVT)                     0.19 &     0.82 r
  u4/U229/Y (AOI222X1_RVT)                 0.17 &     0.99 f
  u4/U228/Y (NAND2X0_RVT)                  0.07 &     1.06 r
  u4/dout_reg[24]/D (DFFX1_RVT)            0.00 &     1.06 r
  data arrival time                                   1.06

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u4/dout_reg[24]/CLK (DFFX1_RVT)          0.00       9.80 r
  library setup time                      -0.08       9.72
  data required time                                  9.72
  -----------------------------------------------------------
  data required time                                  9.72
  data arrival time                                  -1.06
  -----------------------------------------------------------
  slack (MET)                                         8.66


1
