// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_fst_c.h"
#include "Vriscv__Syms.h"


VL_ATTR_COLD void Vriscv___024root__trace_init_sub_0(Vriscv___024root* vlSelf, VerilatedFst* tracep);

VL_ATTR_COLD void Vriscv___024root__trace_init_top(Vriscv___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv___024root__trace_init_top\n"); );
    // Body
    Vriscv___024root__trace_init_sub_0(vlSelf, tracep);
}

VL_ATTR_COLD void Vriscv___024root__trace_init_sub_0(Vriscv___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv___024root__trace_init_sub_0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    tracep->declBit(c+212,"clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+213,"resetb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+214,"stall",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+212,"testbench clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+213,"testbench resetb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+214,"testbench stall",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+217,"testbench RESETVEC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+218,"testbench NOP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+219,"testbench OP_AUIPC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+220,"testbench OP_LUI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+221,"testbench OP_JAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+222,"testbench OP_JALR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+223,"testbench OP_BRANCH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+224,"testbench OP_LOAD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+225,"testbench OP_STORE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+226,"testbench OP_ARITHI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+227,"testbench OP_ARITHR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+228,"testbench OP_FENCE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+229,"testbench OP_SYSTEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+230,"testbench OP_AMO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+231,"testbench OP_BEQ",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+232,"testbench OP_BNE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+233,"testbench OP_BLT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+234,"testbench OP_BGE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+235,"testbench OP_BLTU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+236,"testbench OP_BGEU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+231,"testbench OP_LB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+232,"testbench OP_LH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+237,"testbench OP_LW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+233,"testbench OP_LBU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+234,"testbench OP_LHU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+231,"testbench OP_SB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+232,"testbench OP_SH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+237,"testbench OP_SW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+231,"testbench OP_ADD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+232,"testbench OP_SLL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+237,"testbench OP_SLT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+238,"testbench OP_SLTU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+233,"testbench OP_XOR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+234,"testbench OP_SR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+235,"testbench OP_OR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+236,"testbench OP_AND",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+231,"testbench OP_MUL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+232,"testbench OP_MULH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+237,"testbench OP_MULSU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+238,"testbench OP_MULU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+233,"testbench OP_DIV",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+234,"testbench OP_DIVU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+235,"testbench OP_REM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+236,"testbench OP_REMU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+231,"testbench OP_ECALL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+232,"testbench OP_CSRRW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+237,"testbench OP_CSRRS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+238,"testbench OP_CSRRC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+234,"testbench OP_CSRRWI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+235,"testbench OP_CSRRSI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+236,"testbench OP_CSRRCI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+239,"testbench OP_LR_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+240,"testbench OP_CL_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+241,"testbench CSR_MVENDORID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+242,"testbench CSR_MARCHID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+243,"testbench CSR_MIMPID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+244,"testbench CSR_MHARTID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+245,"testbench CSR_MSTATUS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+246,"testbench CSR_MISA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+247,"testbench CSR_MEDELEG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+248,"testbench CSR_MIDELEG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+249,"testbench CSR_MIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+250,"testbench CSR_MTVEC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+251,"testbench CSR_MCOUNTEREN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+252,"testbench CSR_MSCRATCH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+253,"testbench CSR_MEPC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+254,"testbench CSR_MCAUSE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+255,"testbench CSR_MTVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+256,"testbench CSR_MIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+257,"testbench CSR_SSTATUS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+258,"testbench CSR_SIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+259,"testbench CSR_STVEC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+260,"testbench CSR_SSCRATCH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+261,"testbench CSR_SEPC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+262,"testbench CSR_SCAUSE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+263,"testbench CSR_STVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+264,"testbench CSR_SIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+265,"testbench CSR_SATP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+266,"testbench CSR_RDCYCLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+267,"testbench CSR_RDCYCLEH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+268,"testbench CSR_RDTIME",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+269,"testbench CSR_RDTIMEH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+270,"testbench CSR_RDINSTRET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+271,"testbench CSR_RDINSTRETH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+272,"testbench SYS_OPEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+273,"testbench SYS_LSEEK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+274,"testbench SYS_CLOSE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+275,"testbench SYS_READ",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+276,"testbench SYS_WRITE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+277,"testbench SYS_FSTAT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+278,"testbench SYS_EXIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+279,"testbench SYS_SBRK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+280,"testbench SYS_DUMP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+281,"testbench SYS_DUMP_BIN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+217,"testbench TRAP_INST_ALIGN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+282,"testbench TRAP_INST_FAIL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+283,"testbench TRAP_INST_ILL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+284,"testbench TRAP_BREAK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+285,"testbench TRAP_LD_ALIGN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+286,"testbench TRAP_LD_FAIL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+287,"testbench TRAP_ST_ALIGN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+288,"testbench TRAP_ST_FAIL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+289,"testbench TRAP_ECALL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+290,"testbench INT_USI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+291,"testbench INT_SSI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+292,"testbench INT_MSI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+293,"testbench INT_UTIME",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+294,"testbench INT_STIME",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+295,"testbench INT_MTIME",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+296,"testbench INT_UEI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+297,"testbench INT_SEI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+298,"testbench INT_MEI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+299,"testbench UIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+300,"testbench SIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+240,"testbench MIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+301,"testbench UPIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+302,"testbench SPIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+303,"testbench MPIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+304,"testbench SPP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+305,"testbench MPP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+306,"testbench FS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+307,"testbench XS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+308,"testbench MPRV",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+309,"testbench SUM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+310,"testbench MXR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+311,"testbench TVM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+312,"testbench TW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+313,"testbench TSR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+299,"testbench USIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+300,"testbench SSIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+240,"testbench MSIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+301,"testbench UTIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+302,"testbench STIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+303,"testbench MTIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+304,"testbench UEIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+314,"testbench SEIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+305,"testbench MEIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+299,"testbench USIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+300,"testbench SSIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+240,"testbench MSIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+301,"testbench UTIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+302,"testbench STIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+303,"testbench MTIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+304,"testbench UEIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+314,"testbench SEIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+305,"testbench MEIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+299,"testbench REG_ZERO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+300,"testbench REG_RA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+239,"testbench REG_SP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+240,"testbench REG_GP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+301,"testbench REG_TP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+302,"testbench REG_T0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+315,"testbench REG_T1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+303,"testbench REG_T2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+304,"testbench REG_S0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+314,"testbench REG_S1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+316,"testbench REG_A0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+305,"testbench REG_A1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+317,"testbench REG_A2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+306,"testbench REG_A3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+318,"testbench REG_A4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+307,"testbench REG_A5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+319,"testbench REG_A6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+308,"testbench REG_A7",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+309,"testbench REG_S2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+310,"testbench REG_S3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+311,"testbench REG_S4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+312,"testbench REG_S5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+313,"testbench REG_S6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+320,"testbench REG_S7",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+321,"testbench REG_S8",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+322,"testbench REG_S9",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+323,"testbench REG_S10",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+324,"testbench REG_S11",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+325,"testbench REG_T3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+326,"testbench REG_T4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+327,"testbench REG_T5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+328,"testbench REG_T6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+217,"testbench MVENDORID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+217,"testbench MARCHID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+217,"testbench MIMPID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+217,"testbench MHARTID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+329,"testbench MMIO_BASE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+330,"testbench MTIME_BASE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+331,"testbench MTIMECMP_BASE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+332,"testbench MSIP_BASE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+333,"testbench MMIO_PUTC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+334,"testbench MMIO_GETC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+335,"testbench MMIO_EXIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+336,"testbench IRAMSIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+337,"testbench IRAMBASE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+336,"testbench DRAMSIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+336,"testbench DRAMBASE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+11,"testbench exception",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+113,"testbench ex_irq",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+113,"testbench interrupt",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+12,"testbench next_pc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+13,"testbench count",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBus(c+114,"testbench fillcount",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+46,"testbench i",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
    tracep->declBus(c+1,"testbench dump",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
    tracep->declBus(c+337,"testbench STDIN",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
    tracep->declBit(c+115,"testbench imem_ready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+338,"testbench imem_valid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+116,"testbench imem_addr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+14,"testbench imem_rresp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+47,"testbench imem_rdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+117,"testbench dmem_wready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+338,"testbench dmem_wvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+118,"testbench dmem_waddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+119,"testbench dmem_wdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+120,"testbench dmem_wstrb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+121,"testbench dmem_rready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+338,"testbench dmem_rvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+122,"testbench dmem_raddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+15,"testbench dmem_rresp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+48,"testbench dmem_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+123,"testbench wready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+2,"testbench fp",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
    tracep->declQuad(c+124,"testbench regname",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 56,1);
    tracep->declBit(c+212,"testbench top clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+213,"testbench top resetb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+214,"testbench top stall",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11,"testbench top exception",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+113,"testbench top interrupt",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+115,"testbench top imem_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+338,"testbench top imem_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+116,"testbench top imem_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+14,"testbench top imem_rresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+47,"testbench top imem_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+117,"testbench top dmem_wready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+338,"testbench top dmem_wvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+118,"testbench top dmem_waddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+119,"testbench top dmem_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+120,"testbench top dmem_wstrb",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+121,"testbench top dmem_rready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+338,"testbench top dmem_rvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+122,"testbench top dmem_raddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+15,"testbench top dmem_rresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+48,"testbench top dmem_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+113,"testbench top ex_irq",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+217,"testbench top RESETVEC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+218,"testbench top NOP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+219,"testbench top OP_AUIPC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+220,"testbench top OP_LUI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+221,"testbench top OP_JAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+222,"testbench top OP_JALR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+223,"testbench top OP_BRANCH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+224,"testbench top OP_LOAD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+225,"testbench top OP_STORE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+226,"testbench top OP_ARITHI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+227,"testbench top OP_ARITHR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+228,"testbench top OP_FENCE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+229,"testbench top OP_SYSTEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+230,"testbench top OP_AMO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+231,"testbench top OP_BEQ",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+232,"testbench top OP_BNE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+233,"testbench top OP_BLT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+234,"testbench top OP_BGE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+235,"testbench top OP_BLTU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+236,"testbench top OP_BGEU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+231,"testbench top OP_LB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+232,"testbench top OP_LH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+237,"testbench top OP_LW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+233,"testbench top OP_LBU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+234,"testbench top OP_LHU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+231,"testbench top OP_SB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+232,"testbench top OP_SH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+237,"testbench top OP_SW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+231,"testbench top OP_ADD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+232,"testbench top OP_SLL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+237,"testbench top OP_SLT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+238,"testbench top OP_SLTU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+233,"testbench top OP_XOR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+234,"testbench top OP_SR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+235,"testbench top OP_OR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+236,"testbench top OP_AND",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+231,"testbench top OP_MUL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+232,"testbench top OP_MULH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+237,"testbench top OP_MULSU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+238,"testbench top OP_MULU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+233,"testbench top OP_DIV",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+234,"testbench top OP_DIVU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+235,"testbench top OP_REM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+236,"testbench top OP_REMU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+231,"testbench top OP_ECALL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+232,"testbench top OP_CSRRW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+237,"testbench top OP_CSRRS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+238,"testbench top OP_CSRRC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+234,"testbench top OP_CSRRWI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+235,"testbench top OP_CSRRSI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+236,"testbench top OP_CSRRCI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+239,"testbench top OP_LR_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+240,"testbench top OP_CL_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+241,"testbench top CSR_MVENDORID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+242,"testbench top CSR_MARCHID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+243,"testbench top CSR_MIMPID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+244,"testbench top CSR_MHARTID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+245,"testbench top CSR_MSTATUS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+246,"testbench top CSR_MISA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+247,"testbench top CSR_MEDELEG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+248,"testbench top CSR_MIDELEG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+249,"testbench top CSR_MIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+250,"testbench top CSR_MTVEC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+251,"testbench top CSR_MCOUNTEREN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+252,"testbench top CSR_MSCRATCH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+253,"testbench top CSR_MEPC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+254,"testbench top CSR_MCAUSE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+255,"testbench top CSR_MTVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+256,"testbench top CSR_MIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+257,"testbench top CSR_SSTATUS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+258,"testbench top CSR_SIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+259,"testbench top CSR_STVEC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+260,"testbench top CSR_SSCRATCH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+261,"testbench top CSR_SEPC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+262,"testbench top CSR_SCAUSE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+263,"testbench top CSR_STVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+264,"testbench top CSR_SIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+265,"testbench top CSR_SATP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+266,"testbench top CSR_RDCYCLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+267,"testbench top CSR_RDCYCLEH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+268,"testbench top CSR_RDTIME",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+269,"testbench top CSR_RDTIMEH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+270,"testbench top CSR_RDINSTRET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+271,"testbench top CSR_RDINSTRETH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+272,"testbench top SYS_OPEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+273,"testbench top SYS_LSEEK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+274,"testbench top SYS_CLOSE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+275,"testbench top SYS_READ",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+276,"testbench top SYS_WRITE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+277,"testbench top SYS_FSTAT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+278,"testbench top SYS_EXIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+279,"testbench top SYS_SBRK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+280,"testbench top SYS_DUMP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+281,"testbench top SYS_DUMP_BIN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+217,"testbench top TRAP_INST_ALIGN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+282,"testbench top TRAP_INST_FAIL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+283,"testbench top TRAP_INST_ILL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+284,"testbench top TRAP_BREAK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+285,"testbench top TRAP_LD_ALIGN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+286,"testbench top TRAP_LD_FAIL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+287,"testbench top TRAP_ST_ALIGN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+288,"testbench top TRAP_ST_FAIL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+289,"testbench top TRAP_ECALL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+290,"testbench top INT_USI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+291,"testbench top INT_SSI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+292,"testbench top INT_MSI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+293,"testbench top INT_UTIME",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+294,"testbench top INT_STIME",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+295,"testbench top INT_MTIME",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+296,"testbench top INT_UEI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+297,"testbench top INT_SEI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+298,"testbench top INT_MEI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+299,"testbench top UIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+300,"testbench top SIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+240,"testbench top MIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+301,"testbench top UPIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+302,"testbench top SPIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+303,"testbench top MPIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+304,"testbench top SPP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+305,"testbench top MPP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+306,"testbench top FS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+307,"testbench top XS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+308,"testbench top MPRV",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+309,"testbench top SUM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+310,"testbench top MXR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+311,"testbench top TVM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+312,"testbench top TW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+313,"testbench top TSR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+299,"testbench top USIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+300,"testbench top SSIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+240,"testbench top MSIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+301,"testbench top UTIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+302,"testbench top STIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+303,"testbench top MTIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+304,"testbench top UEIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+314,"testbench top SEIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+305,"testbench top MEIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+299,"testbench top USIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+300,"testbench top SSIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+240,"testbench top MSIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+301,"testbench top UTIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+302,"testbench top STIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+303,"testbench top MTIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+304,"testbench top UEIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+314,"testbench top SEIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+305,"testbench top MEIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+299,"testbench top REG_ZERO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+300,"testbench top REG_RA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+239,"testbench top REG_SP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+240,"testbench top REG_GP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+301,"testbench top REG_TP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+302,"testbench top REG_T0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+315,"testbench top REG_T1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+303,"testbench top REG_T2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+304,"testbench top REG_S0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+314,"testbench top REG_S1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+316,"testbench top REG_A0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+305,"testbench top REG_A1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+317,"testbench top REG_A2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+306,"testbench top REG_A3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+318,"testbench top REG_A4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+307,"testbench top REG_A5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+319,"testbench top REG_A6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+308,"testbench top REG_A7",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+309,"testbench top REG_S2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+310,"testbench top REG_S3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+311,"testbench top REG_S4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+312,"testbench top REG_S5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+313,"testbench top REG_S6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+320,"testbench top REG_S7",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+321,"testbench top REG_S8",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+322,"testbench top REG_S9",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+323,"testbench top REG_S10",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+324,"testbench top REG_S11",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+325,"testbench top REG_T3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+326,"testbench top REG_T4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+327,"testbench top REG_T5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+328,"testbench top REG_T6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+217,"testbench top MVENDORID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+217,"testbench top MARCHID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+217,"testbench top MIMPID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+217,"testbench top MHARTID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+329,"testbench top MMIO_BASE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+330,"testbench top MTIME_BASE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+331,"testbench top MTIMECMP_BASE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+332,"testbench top MSIP_BASE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+333,"testbench top MMIO_PUTC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+334,"testbench top MMIO_GETC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+335,"testbench top MMIO_EXIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+16,"testbench top timer_irq",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+126,"testbench top timer_en",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+127,"testbench top twready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+338,"testbench top twvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+118,"testbench top twaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+119,"testbench top twdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+120,"testbench top twstrb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+128,"testbench top trready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+338,"testbench top trvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+122,"testbench top traddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+17,"testbench top trresp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+49,"testbench top trdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+129,"testbench top dwready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+339,"testbench top dwvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+118,"testbench top dwaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+119,"testbench top dwdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+120,"testbench top dwstrb",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+130,"testbench top drready",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+339,"testbench top drvalid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+122,"testbench top draddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+338,"testbench top drresp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+131,"testbench top drdata",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+18,"testbench top data_sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+132,"testbench top sw_irq",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+212,"testbench top riscv clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+213,"testbench top riscv resetb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+214,"testbench top riscv stall",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+11,"testbench top riscv exception",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+126,"testbench top riscv timer_en",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+16,"testbench top riscv timer_irq",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+132,"testbench top riscv sw_irq",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+113,"testbench top riscv interrupt",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+115,"testbench top riscv imem_ready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+338,"testbench top riscv imem_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+116,"testbench top riscv imem_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+14,"testbench top riscv imem_rresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+47,"testbench top riscv imem_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+129,"testbench top riscv dmem_wready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+339,"testbench top riscv dmem_wvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+118,"testbench top riscv dmem_waddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+119,"testbench top riscv dmem_wdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+120,"testbench top riscv dmem_wstrb",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+130,"testbench top riscv dmem_rready",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+339,"testbench top riscv dmem_rvalid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+122,"testbench top riscv dmem_raddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+338,"testbench top riscv dmem_rresp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+131,"testbench top riscv dmem_rdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+217,"testbench top riscv RESETVEC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+218,"testbench top riscv NOP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+219,"testbench top riscv OP_AUIPC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+220,"testbench top riscv OP_LUI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+221,"testbench top riscv OP_JAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+222,"testbench top riscv OP_JALR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+223,"testbench top riscv OP_BRANCH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+224,"testbench top riscv OP_LOAD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+225,"testbench top riscv OP_STORE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+226,"testbench top riscv OP_ARITHI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+227,"testbench top riscv OP_ARITHR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+228,"testbench top riscv OP_FENCE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+229,"testbench top riscv OP_SYSTEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+230,"testbench top riscv OP_AMO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+231,"testbench top riscv OP_BEQ",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+232,"testbench top riscv OP_BNE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+233,"testbench top riscv OP_BLT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+234,"testbench top riscv OP_BGE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+235,"testbench top riscv OP_BLTU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+236,"testbench top riscv OP_BGEU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+231,"testbench top riscv OP_LB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+232,"testbench top riscv OP_LH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+237,"testbench top riscv OP_LW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+233,"testbench top riscv OP_LBU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+234,"testbench top riscv OP_LHU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+231,"testbench top riscv OP_SB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+232,"testbench top riscv OP_SH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+237,"testbench top riscv OP_SW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+231,"testbench top riscv OP_ADD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+232,"testbench top riscv OP_SLL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+237,"testbench top riscv OP_SLT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+238,"testbench top riscv OP_SLTU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+233,"testbench top riscv OP_XOR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+234,"testbench top riscv OP_SR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+235,"testbench top riscv OP_OR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+236,"testbench top riscv OP_AND",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+231,"testbench top riscv OP_MUL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+232,"testbench top riscv OP_MULH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+237,"testbench top riscv OP_MULSU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+238,"testbench top riscv OP_MULU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+233,"testbench top riscv OP_DIV",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+234,"testbench top riscv OP_DIVU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+235,"testbench top riscv OP_REM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+236,"testbench top riscv OP_REMU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+231,"testbench top riscv OP_ECALL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+232,"testbench top riscv OP_CSRRW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+237,"testbench top riscv OP_CSRRS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+238,"testbench top riscv OP_CSRRC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+234,"testbench top riscv OP_CSRRWI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+235,"testbench top riscv OP_CSRRSI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+236,"testbench top riscv OP_CSRRCI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+239,"testbench top riscv OP_LR_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+240,"testbench top riscv OP_CL_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+241,"testbench top riscv CSR_MVENDORID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+242,"testbench top riscv CSR_MARCHID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+243,"testbench top riscv CSR_MIMPID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+244,"testbench top riscv CSR_MHARTID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+245,"testbench top riscv CSR_MSTATUS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+246,"testbench top riscv CSR_MISA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+247,"testbench top riscv CSR_MEDELEG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+248,"testbench top riscv CSR_MIDELEG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+249,"testbench top riscv CSR_MIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+250,"testbench top riscv CSR_MTVEC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+251,"testbench top riscv CSR_MCOUNTEREN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+252,"testbench top riscv CSR_MSCRATCH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+253,"testbench top riscv CSR_MEPC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+254,"testbench top riscv CSR_MCAUSE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+255,"testbench top riscv CSR_MTVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+256,"testbench top riscv CSR_MIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+257,"testbench top riscv CSR_SSTATUS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+258,"testbench top riscv CSR_SIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+259,"testbench top riscv CSR_STVEC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+260,"testbench top riscv CSR_SSCRATCH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+261,"testbench top riscv CSR_SEPC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+262,"testbench top riscv CSR_SCAUSE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+263,"testbench top riscv CSR_STVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+264,"testbench top riscv CSR_SIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+265,"testbench top riscv CSR_SATP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+266,"testbench top riscv CSR_RDCYCLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+267,"testbench top riscv CSR_RDCYCLEH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+268,"testbench top riscv CSR_RDTIME",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+269,"testbench top riscv CSR_RDTIMEH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+270,"testbench top riscv CSR_RDINSTRET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+271,"testbench top riscv CSR_RDINSTRETH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+272,"testbench top riscv SYS_OPEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+273,"testbench top riscv SYS_LSEEK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+274,"testbench top riscv SYS_CLOSE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+275,"testbench top riscv SYS_READ",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+276,"testbench top riscv SYS_WRITE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+277,"testbench top riscv SYS_FSTAT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+278,"testbench top riscv SYS_EXIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+279,"testbench top riscv SYS_SBRK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+280,"testbench top riscv SYS_DUMP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+281,"testbench top riscv SYS_DUMP_BIN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+217,"testbench top riscv TRAP_INST_ALIGN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+282,"testbench top riscv TRAP_INST_FAIL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+283,"testbench top riscv TRAP_INST_ILL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+284,"testbench top riscv TRAP_BREAK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+285,"testbench top riscv TRAP_LD_ALIGN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+286,"testbench top riscv TRAP_LD_FAIL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+287,"testbench top riscv TRAP_ST_ALIGN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+288,"testbench top riscv TRAP_ST_FAIL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+289,"testbench top riscv TRAP_ECALL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+290,"testbench top riscv INT_USI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+291,"testbench top riscv INT_SSI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+292,"testbench top riscv INT_MSI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+293,"testbench top riscv INT_UTIME",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+294,"testbench top riscv INT_STIME",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+295,"testbench top riscv INT_MTIME",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+296,"testbench top riscv INT_UEI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+297,"testbench top riscv INT_SEI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+298,"testbench top riscv INT_MEI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+299,"testbench top riscv UIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+300,"testbench top riscv SIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+240,"testbench top riscv MIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+301,"testbench top riscv UPIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+302,"testbench top riscv SPIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+303,"testbench top riscv MPIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+304,"testbench top riscv SPP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+305,"testbench top riscv MPP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+306,"testbench top riscv FS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+307,"testbench top riscv XS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+308,"testbench top riscv MPRV",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+309,"testbench top riscv SUM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+310,"testbench top riscv MXR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+311,"testbench top riscv TVM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+312,"testbench top riscv TW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+313,"testbench top riscv TSR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+299,"testbench top riscv USIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+300,"testbench top riscv SSIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+240,"testbench top riscv MSIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+301,"testbench top riscv UTIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+302,"testbench top riscv STIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+303,"testbench top riscv MTIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+304,"testbench top riscv UEIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+314,"testbench top riscv SEIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+305,"testbench top riscv MEIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+299,"testbench top riscv USIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+300,"testbench top riscv SSIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+240,"testbench top riscv MSIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+301,"testbench top riscv UTIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+302,"testbench top riscv STIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+303,"testbench top riscv MTIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+304,"testbench top riscv UEIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+314,"testbench top riscv SEIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+305,"testbench top riscv MEIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+299,"testbench top riscv REG_ZERO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+300,"testbench top riscv REG_RA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+239,"testbench top riscv REG_SP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+240,"testbench top riscv REG_GP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+301,"testbench top riscv REG_TP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+302,"testbench top riscv REG_T0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+315,"testbench top riscv REG_T1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+303,"testbench top riscv REG_T2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+304,"testbench top riscv REG_S0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+314,"testbench top riscv REG_S1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+316,"testbench top riscv REG_A0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+305,"testbench top riscv REG_A1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+317,"testbench top riscv REG_A2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+306,"testbench top riscv REG_A3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+318,"testbench top riscv REG_A4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+307,"testbench top riscv REG_A5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+319,"testbench top riscv REG_A6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+308,"testbench top riscv REG_A7",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+309,"testbench top riscv REG_S2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+310,"testbench top riscv REG_S3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+311,"testbench top riscv REG_S4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+312,"testbench top riscv REG_S5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+313,"testbench top riscv REG_S6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+320,"testbench top riscv REG_S7",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+321,"testbench top riscv REG_S8",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+322,"testbench top riscv REG_S9",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+323,"testbench top riscv REG_S10",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+324,"testbench top riscv REG_S11",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+325,"testbench top riscv REG_T3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+326,"testbench top riscv REG_T4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+327,"testbench top riscv REG_T5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+328,"testbench top riscv REG_T6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+217,"testbench top riscv MVENDORID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+217,"testbench top riscv MARCHID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+217,"testbench top riscv MIMPID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+217,"testbench top riscv MHARTID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+329,"testbench top riscv MMIO_BASE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+330,"testbench top riscv MTIME_BASE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+331,"testbench top riscv MTIMECMP_BASE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+332,"testbench top riscv MSIP_BASE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+333,"testbench top riscv MMIO_PUTC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+334,"testbench top riscv MMIO_GETC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+335,"testbench top riscv MMIO_EXIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBit(c+133,"testbench top riscv stall_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+134,"testbench top riscv inst",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+19,"testbench top riscv flush",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+135,"testbench top riscv pipefill",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+133,"testbench top riscv if_stall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+133,"testbench top riscv ex_stall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+133,"testbench top riscv wb_stall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+116,"testbench top riscv fetch_pc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+136,"testbench top riscv if_pc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+137,"testbench top riscv ex_pc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+138,"testbench top riscv wb_pc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+47,"testbench top riscv if_insn",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    {int i; for (i=0; i<31; i++) {
            tracep->declBus(c+51+i*1,"testbench top riscv regs",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, true,(i+1), 31,0);}}
    tracep->declBus(c+139,"testbench top riscv reg_rdata1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+215,"testbench top riscv reg_rdata2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+139,"testbench top riscv alu_op1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+140,"testbench top riscv alu_op2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+141,"testbench top riscv ex_insn",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+142,"testbench top riscv ex_imm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+20,"testbench top riscv ex_imm_sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+21,"testbench top riscv ex_src1_sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+22,"testbench top riscv ex_src2_sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+143,"testbench top riscv ex_dst_sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+144,"testbench top riscv ex_alu_op",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+23,"testbench top riscv ex_subtype",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+145,"testbench top riscv ex_memwr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+130,"testbench top riscv ex_mem2reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+122,"testbench top riscv ex_memaddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+146,"testbench top riscv ex_ret_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,1);
    tracep->declBit(c+147,"testbench top riscv ex_alu",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+148,"testbench top riscv ex_csr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+24,"testbench top riscv ex_csr_wr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+149,"testbench top riscv ex_lui",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+150,"testbench top riscv ex_auipc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+151,"testbench top riscv ex_jal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+152,"testbench top riscv ex_jalr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+25,"testbench top riscv ex_branch",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+26,"testbench top riscv ex_system",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+27,"testbench top riscv ex_system_op",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+153,"testbench top riscv ex_systemcall",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+28,"testbench top riscv ex_flush",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+154,"testbench top riscv ex_csr_read",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+155,"testbench top riscv ex_trap",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+216,"testbench top riscv ex_trap_pc",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+156,"testbench top riscv ex_csr_data",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+157,"testbench top riscv ex_mcause",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+29,"testbench top riscv ex_illegal",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+158,"testbench top riscv ex_ill_branch",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+159,"testbench top riscv ex_ld_align_excp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+160,"testbench top riscv ex_st_align_excp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+161,"testbench top riscv ex_inst_ill_excp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+162,"testbench top riscv ex_inst_align_excp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+30,"testbench top riscv ex_timer_irq",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+163,"testbench top riscv ex_sw_irq",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+164,"testbench top riscv ex_interrupt",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+165,"testbench top riscv ex_mul",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+166,"testbench top riscv wb_alu2reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+167,"testbench top riscv wb_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+168,"testbench top riscv wb_alu_op",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+129,"testbench top riscv wb_memwr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+169,"testbench top riscv wb_mem2reg",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+170,"testbench top riscv wb_dst_sel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+31,"testbench top riscv wb_branch",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+32,"testbench top riscv wb_branch_nxt",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+33,"testbench top riscv wb_nop",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+34,"testbench top riscv wb_nop_more",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+118,"testbench top riscv wb_waddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+35,"testbench top riscv wb_raddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+120,"testbench top riscv wb_wstrb",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+119,"testbench top riscv wb_wdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+171,"testbench top riscv wb_rdata",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+172,"testbench top riscv wb_flush",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+173,"testbench top riscv ex_ill_csr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+174,"testbench top riscv csr_cycle",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+176,"testbench top riscv csr_instret",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declBus(c+36,"testbench top riscv csr_mscratch",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+37,"testbench top riscv csr_mstatus",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+38,"testbench top riscv csr_misa",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+39,"testbench top riscv csr_mie",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+40,"testbench top riscv csr_mip",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+41,"testbench top riscv csr_mtvec",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+42,"testbench top riscv csr_mepc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+43,"testbench top riscv csr_mcause",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+44,"testbench top riscv csr_mtval",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+45,"testbench top riscv i",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
    tracep->declBit(c+340,"testbench top riscv is_compressed",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+340,"testbench top riscv if_compressed",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+340,"testbench top riscv ex_compressed",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+178,"testbench top riscv imm",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declQuad(c+179,"testbench top riscv result_subs",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declQuad(c+181,"testbench top riscv result_subu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 32,0);
    tracep->declBus(c+183,"testbench top riscv ex_result",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+184,"testbench top riscv next_pc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+185,"testbench top riscv branch_taken",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+186,"testbench top riscv result_mul",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+188,"testbench top riscv result_mulsu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declQuad(c+190,"testbench top riscv result_mulu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+192,"testbench top riscv result_div",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+193,"testbench top riscv result_divu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+194,"testbench top riscv result_rem",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+195,"testbench top riscv result_remu",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+217,"testbench top riscv x0_zero",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+82,"testbench top riscv x1_ra",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+83,"testbench top riscv x2_sp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+84,"testbench top riscv x3_gp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+85,"testbench top riscv x4_tp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+86,"testbench top riscv x5_t0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+87,"testbench top riscv x6_t1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+88,"testbench top riscv x7_t2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+89,"testbench top riscv x8_s0_fp",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+90,"testbench top riscv x9_s1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+91,"testbench top riscv x10_a0",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+92,"testbench top riscv x11_a1",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+93,"testbench top riscv x12_a2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+94,"testbench top riscv x13_a3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+95,"testbench top riscv x14_a4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+96,"testbench top riscv x15_a5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+97,"testbench top riscv x16_a6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+98,"testbench top riscv x17_a7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+99,"testbench top riscv x18_s2",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+100,"testbench top riscv x19_s3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+101,"testbench top riscv x20_s4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+102,"testbench top riscv x21_s5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+103,"testbench top riscv x22_s6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+104,"testbench top riscv x23_s7",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+105,"testbench top riscv x24_s8",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+106,"testbench top riscv x25_s9",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+107,"testbench top riscv x26_s10",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+108,"testbench top riscv x27_s11",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+109,"testbench top riscv x28_t3",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+110,"testbench top riscv x29_t4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+111,"testbench top riscv x30_t5",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+112,"testbench top riscv x31_t6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+196,"testbench top riscv wb_insn",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+197,"testbench top riscv wb_break",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+50,"testbench top riscv wb_raddress",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBit(c+198,"testbench top riscv wb_system",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+199,"testbench top riscv wb_ld_align_excp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+212,"testbench top clint clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+213,"testbench top clint resetb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+126,"testbench top clint timer_en",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+127,"testbench top clint wready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+338,"testbench top clint wvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+118,"testbench top clint waddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+119,"testbench top clint wdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+120,"testbench top clint wstrb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+128,"testbench top clint rready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+338,"testbench top clint rvalid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+122,"testbench top clint raddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+17,"testbench top clint rresp",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+49,"testbench top clint rdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBit(c+16,"testbench top clint timer_irq",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+132,"testbench top clint sw_irq",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+113,"testbench top clint ex_irq",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+217,"testbench top clint RESETVEC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+218,"testbench top clint NOP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+219,"testbench top clint OP_AUIPC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+220,"testbench top clint OP_LUI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+221,"testbench top clint OP_JAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+222,"testbench top clint OP_JALR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+223,"testbench top clint OP_BRANCH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+224,"testbench top clint OP_LOAD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+225,"testbench top clint OP_STORE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+226,"testbench top clint OP_ARITHI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+227,"testbench top clint OP_ARITHR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+228,"testbench top clint OP_FENCE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+229,"testbench top clint OP_SYSTEM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+230,"testbench top clint OP_AMO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 6,0);
    tracep->declBus(c+231,"testbench top clint OP_BEQ",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+232,"testbench top clint OP_BNE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+233,"testbench top clint OP_BLT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+234,"testbench top clint OP_BGE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+235,"testbench top clint OP_BLTU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+236,"testbench top clint OP_BGEU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+231,"testbench top clint OP_LB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+232,"testbench top clint OP_LH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+237,"testbench top clint OP_LW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+233,"testbench top clint OP_LBU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+234,"testbench top clint OP_LHU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+231,"testbench top clint OP_SB",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+232,"testbench top clint OP_SH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+237,"testbench top clint OP_SW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+231,"testbench top clint OP_ADD",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+232,"testbench top clint OP_SLL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+237,"testbench top clint OP_SLT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+238,"testbench top clint OP_SLTU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+233,"testbench top clint OP_XOR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+234,"testbench top clint OP_SR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+235,"testbench top clint OP_OR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+236,"testbench top clint OP_AND",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+231,"testbench top clint OP_MUL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+232,"testbench top clint OP_MULH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+237,"testbench top clint OP_MULSU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+238,"testbench top clint OP_MULU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+233,"testbench top clint OP_DIV",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+234,"testbench top clint OP_DIVU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+235,"testbench top clint OP_REM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+236,"testbench top clint OP_REMU",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+231,"testbench top clint OP_ECALL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+232,"testbench top clint OP_CSRRW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+237,"testbench top clint OP_CSRRS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+238,"testbench top clint OP_CSRRC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+234,"testbench top clint OP_CSRRWI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+235,"testbench top clint OP_CSRRSI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+236,"testbench top clint OP_CSRRCI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 2,0);
    tracep->declBus(c+239,"testbench top clint OP_LR_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+240,"testbench top clint OP_CL_W",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+241,"testbench top clint CSR_MVENDORID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+242,"testbench top clint CSR_MARCHID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+243,"testbench top clint CSR_MIMPID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+244,"testbench top clint CSR_MHARTID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+245,"testbench top clint CSR_MSTATUS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+246,"testbench top clint CSR_MISA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+247,"testbench top clint CSR_MEDELEG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+248,"testbench top clint CSR_MIDELEG",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+249,"testbench top clint CSR_MIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+250,"testbench top clint CSR_MTVEC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+251,"testbench top clint CSR_MCOUNTEREN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+252,"testbench top clint CSR_MSCRATCH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+253,"testbench top clint CSR_MEPC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+254,"testbench top clint CSR_MCAUSE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+255,"testbench top clint CSR_MTVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+256,"testbench top clint CSR_MIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+257,"testbench top clint CSR_SSTATUS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+258,"testbench top clint CSR_SIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+259,"testbench top clint CSR_STVEC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+260,"testbench top clint CSR_SSCRATCH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+261,"testbench top clint CSR_SEPC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+262,"testbench top clint CSR_SCAUSE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+263,"testbench top clint CSR_STVAL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+264,"testbench top clint CSR_SIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+265,"testbench top clint CSR_SATP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+266,"testbench top clint CSR_RDCYCLE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+267,"testbench top clint CSR_RDCYCLEH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+268,"testbench top clint CSR_RDTIME",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+269,"testbench top clint CSR_RDTIMEH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+270,"testbench top clint CSR_RDINSTRET",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+271,"testbench top clint CSR_RDINSTRETH",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 11,0);
    tracep->declBus(c+272,"testbench top clint SYS_OPEN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+273,"testbench top clint SYS_LSEEK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+274,"testbench top clint SYS_CLOSE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+275,"testbench top clint SYS_READ",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+276,"testbench top clint SYS_WRITE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+277,"testbench top clint SYS_FSTAT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+278,"testbench top clint SYS_EXIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+279,"testbench top clint SYS_SBRK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+280,"testbench top clint SYS_DUMP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+281,"testbench top clint SYS_DUMP_BIN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+217,"testbench top clint TRAP_INST_ALIGN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+282,"testbench top clint TRAP_INST_FAIL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+283,"testbench top clint TRAP_INST_ILL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+284,"testbench top clint TRAP_BREAK",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+285,"testbench top clint TRAP_LD_ALIGN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+286,"testbench top clint TRAP_LD_FAIL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+287,"testbench top clint TRAP_ST_ALIGN",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+288,"testbench top clint TRAP_ST_FAIL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+289,"testbench top clint TRAP_ECALL",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+290,"testbench top clint INT_USI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+291,"testbench top clint INT_SSI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+292,"testbench top clint INT_MSI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+293,"testbench top clint INT_UTIME",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+294,"testbench top clint INT_STIME",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+295,"testbench top clint INT_MTIME",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+296,"testbench top clint INT_UEI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+297,"testbench top clint INT_SEI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+298,"testbench top clint INT_MEI",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+299,"testbench top clint UIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+300,"testbench top clint SIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+240,"testbench top clint MIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+301,"testbench top clint UPIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+302,"testbench top clint SPIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+303,"testbench top clint MPIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+304,"testbench top clint SPP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+305,"testbench top clint MPP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+306,"testbench top clint FS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+307,"testbench top clint XS",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+308,"testbench top clint MPRV",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+309,"testbench top clint SUM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+310,"testbench top clint MXR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+311,"testbench top clint TVM",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+312,"testbench top clint TW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+313,"testbench top clint TSR",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+299,"testbench top clint USIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+300,"testbench top clint SSIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+240,"testbench top clint MSIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+301,"testbench top clint UTIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+302,"testbench top clint STIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+303,"testbench top clint MTIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+304,"testbench top clint UEIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+314,"testbench top clint SEIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+305,"testbench top clint MEIE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+299,"testbench top clint USIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+300,"testbench top clint SSIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+240,"testbench top clint MSIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+301,"testbench top clint UTIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+302,"testbench top clint STIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+303,"testbench top clint MTIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+304,"testbench top clint UEIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+314,"testbench top clint SEIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+305,"testbench top clint MEIP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+299,"testbench top clint REG_ZERO",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+300,"testbench top clint REG_RA",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+239,"testbench top clint REG_SP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+240,"testbench top clint REG_GP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+301,"testbench top clint REG_TP",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+302,"testbench top clint REG_T0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+315,"testbench top clint REG_T1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+303,"testbench top clint REG_T2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+304,"testbench top clint REG_S0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+314,"testbench top clint REG_S1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+316,"testbench top clint REG_A0",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+305,"testbench top clint REG_A1",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+317,"testbench top clint REG_A2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+306,"testbench top clint REG_A3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+318,"testbench top clint REG_A4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+307,"testbench top clint REG_A5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+319,"testbench top clint REG_A6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+308,"testbench top clint REG_A7",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+309,"testbench top clint REG_S2",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+310,"testbench top clint REG_S3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+311,"testbench top clint REG_S4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+312,"testbench top clint REG_S5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+313,"testbench top clint REG_S6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+320,"testbench top clint REG_S7",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+321,"testbench top clint REG_S8",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+322,"testbench top clint REG_S9",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+323,"testbench top clint REG_S10",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+324,"testbench top clint REG_S11",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+325,"testbench top clint REG_T3",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+326,"testbench top clint REG_T4",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+327,"testbench top clint REG_T5",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+328,"testbench top clint REG_T6",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 4,0);
    tracep->declBus(c+217,"testbench top clint MVENDORID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+217,"testbench top clint MARCHID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+217,"testbench top clint MIMPID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+217,"testbench top clint MHARTID",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+329,"testbench top clint MMIO_BASE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 3,0);
    tracep->declBus(c+330,"testbench top clint MTIME_BASE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+331,"testbench top clint MTIMECMP_BASE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+332,"testbench top clint MSIP_BASE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+333,"testbench top clint MMIO_PUTC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+334,"testbench top clint MMIO_GETC",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+335,"testbench top clint MMIO_EXIT",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declQuad(c+200,"testbench top clint mtime",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+202,"testbench top clint mtimecmp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 63,0);
    tracep->declQuad(c+204,"testbench top clint mtime_nxt",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 63,0);
    tracep->declBus(c+336,"testbench imem SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declQuad(c+341,"testbench imem FILE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 63,0);
    tracep->declBit(c+212,"testbench imem clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+213,"testbench imem resetb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+115,"testbench imem rready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+340,"testbench imem wready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+14,"testbench imem rresp",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+47,"testbench imem rdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+206,"testbench imem raddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,2);
    tracep->declBus(c+343,"testbench imem waddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,2);
    tracep->declBus(c+217,"testbench imem wdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+344,"testbench imem wstrb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+345,"testbench imem ADDRW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+3,"testbench imem data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+207,"testbench imem radr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 14,0);
    tracep->declBus(c+346,"testbench imem wadr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 14,0);
    tracep->declBus(c+4,"testbench imem i",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
    tracep->declBus(c+5,"testbench imem file",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
    tracep->declBus(c+6,"testbench imem r",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
    tracep->declBus(c+336,"testbench dmem SIZE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declQuad(c+347,"testbench dmem FILE",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 63,0);
    tracep->declBit(c+212,"testbench dmem clk",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+213,"testbench dmem resetb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+121,"testbench dmem rready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+123,"testbench dmem wready",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+15,"testbench dmem rresp",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+48,"testbench dmem rdata",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+208,"testbench dmem raddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,2);
    tracep->declBus(c+209,"testbench dmem waddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,2);
    tracep->declBus(c+119,"testbench dmem wdata",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 31,0);
    tracep->declBus(c+120,"testbench dmem wstrb",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+345,"testbench dmem ADDRW",-1, FST_VD_IMPLICIT,FST_VT_VCD_PARAMETER, false,-1, 31,0);
    tracep->declBus(c+7,"testbench dmem data",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 31,0);
    tracep->declBus(c+210,"testbench dmem radr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 14,0);
    tracep->declBus(c+211,"testbench dmem wadr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 14,0);
    tracep->declBus(c+8,"testbench dmem i",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
    tracep->declBus(c+9,"testbench dmem file",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
    tracep->declBus(c+10,"testbench dmem r",-1, FST_VD_IMPLICIT,FST_VT_VCD_INTEGER, false,-1, 31,0);
}

VL_ATTR_COLD void Vriscv___024root__trace_full_top_0(void* voidSelf, VerilatedFst* tracep);
void Vriscv___024root__trace_chg_top_0(void* voidSelf, VerilatedFst* tracep);
void Vriscv___024root__trace_cleanup(void* voidSelf, VerilatedFst* /*unused*/);

VL_ATTR_COLD void Vriscv___024root__trace_register(Vriscv___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv___024root__trace_register\n"); );
    // Body
    tracep->addFullCb(&Vriscv___024root__trace_full_top_0, vlSelf);
    tracep->addChgCb(&Vriscv___024root__trace_chg_top_0, vlSelf);
    tracep->addCleanupCb(&Vriscv___024root__trace_cleanup, vlSelf);
}

VL_ATTR_COLD void Vriscv___024root__trace_full_sub_0(Vriscv___024root* vlSelf, VerilatedFst* tracep);

VL_ATTR_COLD void Vriscv___024root__trace_full_top_0(void* voidSelf, VerilatedFst* tracep) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv___024root__trace_full_top_0\n"); );
    // Init
    Vriscv___024root* const __restrict vlSelf VL_ATTR_UNUSED = static_cast<Vriscv___024root*>(voidSelf);
    Vriscv__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    // Body
    Vriscv___024root__trace_full_sub_0((&vlSymsp->TOP), tracep);
}

VL_ATTR_COLD void Vriscv___024root__trace_full_sub_0(Vriscv___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv___024root__trace_full_sub_0\n"); );
    // Init
    vluint32_t* const oldp VL_ATTR_UNUSED = tracep->oldp(vlSymsp->__Vm_baseCode);
    // Body
    tracep->fullIData(oldp+1,(vlSelf->testbench__DOT__dump),32);
    tracep->fullIData(oldp+2,(vlSelf->testbench__DOT__fp),32);
    tracep->fullIData(oldp+3,(vlSelf->testbench__DOT__imem__DOT__data),32);
    tracep->fullIData(oldp+4,(vlSelf->testbench__DOT__imem__DOT__i),32);
    tracep->fullIData(oldp+5,(vlSelf->testbench__DOT__imem__DOT__file),32);
    tracep->fullIData(oldp+6,(vlSelf->testbench__DOT__imem__DOT__r),32);
    tracep->fullIData(oldp+7,(vlSelf->testbench__DOT__dmem__DOT__data),32);
    tracep->fullIData(oldp+8,(vlSelf->testbench__DOT__dmem__DOT__i),32);
    tracep->fullIData(oldp+9,(vlSelf->testbench__DOT__dmem__DOT__file),32);
    tracep->fullIData(oldp+10,(vlSelf->testbench__DOT__dmem__DOT__r),32);
    tracep->fullBit(oldp+11,(vlSelf->testbench__DOT__exception));
    tracep->fullIData(oldp+12,(vlSelf->testbench__DOT__next_pc),32);
    tracep->fullCData(oldp+13,(vlSelf->testbench__DOT__count),8);
    tracep->fullBit(oldp+14,(vlSelf->testbench__DOT__imem_rresp));
    tracep->fullBit(oldp+15,(vlSelf->testbench__DOT__dmem_rresp));
    tracep->fullBit(oldp+16,(vlSelf->testbench__DOT__top__DOT__timer_irq));
    tracep->fullBit(oldp+17,(vlSelf->testbench__DOT__top__DOT__trresp));
    tracep->fullBit(oldp+18,(vlSelf->testbench__DOT__top__DOT__data_sel));
    tracep->fullBit(oldp+19,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__flush));
    tracep->fullBit(oldp+20,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_imm_sel));
    tracep->fullCData(oldp+21,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_src1_sel),5);
    tracep->fullCData(oldp+22,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_src2_sel),5);
    tracep->fullBit(oldp+23,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_subtype));
    tracep->fullBit(oldp+24,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_csr_wr));
    tracep->fullBit(oldp+25,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_branch));
    tracep->fullBit(oldp+26,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_system));
    tracep->fullBit(oldp+27,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_system_op));
    tracep->fullBit(oldp+28,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_flush));
    tracep->fullBit(oldp+29,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_illegal));
    tracep->fullBit(oldp+30,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_timer_irq));
    tracep->fullBit(oldp+31,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_branch));
    tracep->fullBit(oldp+32,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_branch_nxt));
    tracep->fullBit(oldp+33,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_nop));
    tracep->fullBit(oldp+34,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_nop_more));
    tracep->fullCData(oldp+35,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_raddr),2);
    tracep->fullIData(oldp+36,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__csr_mscratch),32);
    tracep->fullIData(oldp+37,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__csr_mstatus),32);
    tracep->fullIData(oldp+38,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__csr_misa),32);
    tracep->fullIData(oldp+39,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__csr_mie),32);
    tracep->fullIData(oldp+40,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__csr_mip),32);
    tracep->fullIData(oldp+41,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__csr_mtvec),32);
    tracep->fullIData(oldp+42,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__csr_mepc),32);
    tracep->fullIData(oldp+43,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__csr_mcause),32);
    tracep->fullIData(oldp+44,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__csr_mtval),32);
    tracep->fullIData(oldp+45,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__i),32);
    tracep->fullIData(oldp+46,(vlSelf->testbench__DOT__i),32);
    tracep->fullIData(oldp+47,(vlSelf->testbench__DOT__imem_rdata),32);
    tracep->fullIData(oldp+48,(vlSelf->testbench__DOT__dmem_rdata),32);
    tracep->fullIData(oldp+49,(vlSelf->testbench__DOT__top__DOT__trdata),32);
    tracep->fullIData(oldp+50,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_raddress),32);
    tracep->fullIData(oldp+51,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[0]),32);
    tracep->fullIData(oldp+52,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[1]),32);
    tracep->fullIData(oldp+53,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[2]),32);
    tracep->fullIData(oldp+54,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[3]),32);
    tracep->fullIData(oldp+55,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[4]),32);
    tracep->fullIData(oldp+56,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[5]),32);
    tracep->fullIData(oldp+57,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[6]),32);
    tracep->fullIData(oldp+58,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[7]),32);
    tracep->fullIData(oldp+59,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[8]),32);
    tracep->fullIData(oldp+60,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[9]),32);
    tracep->fullIData(oldp+61,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[10]),32);
    tracep->fullIData(oldp+62,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[11]),32);
    tracep->fullIData(oldp+63,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[12]),32);
    tracep->fullIData(oldp+64,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[13]),32);
    tracep->fullIData(oldp+65,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[14]),32);
    tracep->fullIData(oldp+66,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[15]),32);
    tracep->fullIData(oldp+67,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[16]),32);
    tracep->fullIData(oldp+68,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[17]),32);
    tracep->fullIData(oldp+69,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[18]),32);
    tracep->fullIData(oldp+70,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[19]),32);
    tracep->fullIData(oldp+71,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[20]),32);
    tracep->fullIData(oldp+72,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[21]),32);
    tracep->fullIData(oldp+73,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[22]),32);
    tracep->fullIData(oldp+74,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[23]),32);
    tracep->fullIData(oldp+75,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[24]),32);
    tracep->fullIData(oldp+76,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[25]),32);
    tracep->fullIData(oldp+77,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[26]),32);
    tracep->fullIData(oldp+78,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[27]),32);
    tracep->fullIData(oldp+79,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[28]),32);
    tracep->fullIData(oldp+80,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[29]),32);
    tracep->fullIData(oldp+81,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs[30]),32);
    tracep->fullIData(oldp+82,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                               [0U]),32);
    tracep->fullIData(oldp+83,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                               [1U]),32);
    tracep->fullIData(oldp+84,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                               [2U]),32);
    tracep->fullIData(oldp+85,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                               [3U]),32);
    tracep->fullIData(oldp+86,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                               [4U]),32);
    tracep->fullIData(oldp+87,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                               [5U]),32);
    tracep->fullIData(oldp+88,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                               [6U]),32);
    tracep->fullIData(oldp+89,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                               [7U]),32);
    tracep->fullIData(oldp+90,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                               [8U]),32);
    tracep->fullIData(oldp+91,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                               [9U]),32);
    tracep->fullIData(oldp+92,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                               [0xaU]),32);
    tracep->fullIData(oldp+93,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                               [0xbU]),32);
    tracep->fullIData(oldp+94,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                               [0xcU]),32);
    tracep->fullIData(oldp+95,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                               [0xdU]),32);
    tracep->fullIData(oldp+96,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                               [0xeU]),32);
    tracep->fullIData(oldp+97,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                               [0xfU]),32);
    tracep->fullIData(oldp+98,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                               [0x10U]),32);
    tracep->fullIData(oldp+99,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                               [0x11U]),32);
    tracep->fullIData(oldp+100,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                                [0x12U]),32);
    tracep->fullIData(oldp+101,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                                [0x13U]),32);
    tracep->fullIData(oldp+102,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                                [0x14U]),32);
    tracep->fullIData(oldp+103,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                                [0x15U]),32);
    tracep->fullIData(oldp+104,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                                [0x16U]),32);
    tracep->fullIData(oldp+105,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                                [0x17U]),32);
    tracep->fullIData(oldp+106,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                                [0x18U]),32);
    tracep->fullIData(oldp+107,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                                [0x19U]),32);
    tracep->fullIData(oldp+108,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                                [0x1aU]),32);
    tracep->fullIData(oldp+109,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                                [0x1bU]),32);
    tracep->fullIData(oldp+110,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                                [0x1cU]),32);
    tracep->fullIData(oldp+111,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                                [0x1dU]),32);
    tracep->fullIData(oldp+112,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                                [0x1eU]),32);
    tracep->fullBit(oldp+113,(vlSelf->testbench__DOT__ex_irq));
    tracep->fullCData(oldp+114,(vlSelf->testbench__DOT__fillcount),2);
    tracep->fullBit(oldp+115,(vlSelf->testbench__DOT__imem_ready));
    tracep->fullIData(oldp+116,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__fetch_pc),32);
    tracep->fullBit(oldp+117,(vlSelf->testbench__DOT__dmem_wready));
    tracep->fullIData(oldp+118,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_waddr),32);
    tracep->fullIData(oldp+119,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_wdata),32);
    tracep->fullCData(oldp+120,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_wstrb),4);
    tracep->fullBit(oldp+121,(vlSelf->testbench__DOT__dmem_rready));
    tracep->fullIData(oldp+122,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_memaddr),32);
    tracep->fullBit(oldp+123,(vlSelf->testbench__DOT__wready));
    tracep->fullQData(oldp+124,(vlSelf->testbench__DOT__regname),56);
    tracep->fullBit(oldp+126,((2U == (IData)(vlSelf->testbench__DOT__top__DOT__riscv__DOT__pipefill))));
    tracep->fullBit(oldp+127,(vlSelf->testbench__DOT__top__DOT__twready));
    tracep->fullBit(oldp+128,(vlSelf->testbench__DOT__top__DOT__trready));
    tracep->fullBit(oldp+129,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_memwr));
    tracep->fullBit(oldp+130,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_mem2reg));
    tracep->fullIData(oldp+131,(vlSelf->testbench__DOT__top__DOT__drdata),32);
    tracep->fullBit(oldp+132,(vlSelf->testbench__DOT__top__DOT__sw_irq));
    tracep->fullBit(oldp+133,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__stall_r));
    tracep->fullIData(oldp+134,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__inst),32);
    tracep->fullCData(oldp+135,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__pipefill),2);
    tracep->fullIData(oldp+136,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__if_pc),32);
    tracep->fullIData(oldp+137,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_pc),32);
    tracep->fullIData(oldp+138,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_pc),32);
    tracep->fullIData(oldp+139,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__reg_rdata1),32);
    tracep->fullIData(oldp+140,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__alu_op2),32);
    tracep->fullIData(oldp+141,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_insn),32);
    tracep->fullIData(oldp+142,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_imm),32);
    tracep->fullCData(oldp+143,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_dst_sel),5);
    tracep->fullCData(oldp+144,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_alu_op),3);
    tracep->fullBit(oldp+145,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_memwr));
    tracep->fullIData(oldp+146,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_ret_pc),31);
    tracep->fullBit(oldp+147,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_alu));
    tracep->fullBit(oldp+148,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_csr));
    tracep->fullBit(oldp+149,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_lui));
    tracep->fullBit(oldp+150,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_auipc));
    tracep->fullBit(oldp+151,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_jal));
    tracep->fullBit(oldp+152,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_jalr));
    tracep->fullBit(oldp+153,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_systemcall));
    tracep->fullIData(oldp+154,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_csr_read),32);
    tracep->fullBit(oldp+155,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_trap));
    tracep->fullIData(oldp+156,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_csr_data),32);
    tracep->fullIData(oldp+157,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_mcause),32);
    tracep->fullBit(oldp+158,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_ill_branch));
    tracep->fullBit(oldp+159,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_ld_align_excp));
    tracep->fullBit(oldp+160,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_st_align_excp));
    tracep->fullBit(oldp+161,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_inst_ill_excp));
    tracep->fullBit(oldp+162,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_inst_align_excp));
    tracep->fullBit(oldp+163,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_sw_irq));
    tracep->fullBit(oldp+164,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_interrupt));
    tracep->fullBit(oldp+165,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_mul));
    tracep->fullBit(oldp+166,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_alu2reg));
    tracep->fullIData(oldp+167,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_result),32);
    tracep->fullCData(oldp+168,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_alu_op),3);
    tracep->fullBit(oldp+169,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_mem2reg));
    tracep->fullCData(oldp+170,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_dst_sel),5);
    tracep->fullIData(oldp+171,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_rdata),32);
    tracep->fullBit(oldp+172,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_flush));
    tracep->fullBit(oldp+173,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_ill_csr));
    tracep->fullQData(oldp+174,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__csr_cycle),64);
    tracep->fullQData(oldp+176,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__csr_instret),64);
    tracep->fullIData(oldp+178,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__imm),32);
    tracep->fullQData(oldp+179,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__result_subs),33);
    tracep->fullQData(oldp+181,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__result_subu),33);
    tracep->fullIData(oldp+183,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_result),32);
    tracep->fullIData(oldp+184,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__next_pc),32);
    tracep->fullBit(oldp+185,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__branch_taken));
    tracep->fullQData(oldp+186,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__result_mul),64);
    tracep->fullQData(oldp+188,(((((QData)((IData)(
                                                   (- (IData)(
                                                              (vlSelf->testbench__DOT__top__DOT__riscv__DOT__reg_rdata1 
                                                               >> 0x1fU))))) 
                                   << 0x20U) | (QData)((IData)(vlSelf->testbench__DOT__top__DOT__riscv__DOT__reg_rdata1))) 
                                 * (QData)((IData)(vlSelf->testbench__DOT__top__DOT__riscv__DOT__alu_op2)))),64);
    tracep->fullQData(oldp+190,(((QData)((IData)(vlSelf->testbench__DOT__top__DOT__riscv__DOT__reg_rdata1)) 
                                 * (QData)((IData)(vlSelf->testbench__DOT__top__DOT__riscv__DOT__alu_op2)))),64);
    tracep->fullIData(oldp+192,(((0U == vlSelf->testbench__DOT__top__DOT__riscv__DOT__alu_op2)
                                  ? 0xffffffffU : (
                                                   ((0x80000000U 
                                                     == vlSelf->testbench__DOT__top__DOT__riscv__DOT__reg_rdata1) 
                                                    & (0xffffffffU 
                                                       == vlSelf->testbench__DOT__top__DOT__riscv__DOT__alu_op2))
                                                    ? 0x80000000U
                                                    : 
                                                   VL_DIVS_III(32, vlSelf->testbench__DOT__top__DOT__riscv__DOT__reg_rdata1, vlSelf->testbench__DOT__top__DOT__riscv__DOT__alu_op2)))),32);
    tracep->fullIData(oldp+193,(((0U == vlSelf->testbench__DOT__top__DOT__riscv__DOT__alu_op2)
                                  ? 0xffffffffU : VL_DIV_III(32, vlSelf->testbench__DOT__top__DOT__riscv__DOT__reg_rdata1, vlSelf->testbench__DOT__top__DOT__riscv__DOT__alu_op2))),32);
    tracep->fullIData(oldp+194,(((0U == vlSelf->testbench__DOT__top__DOT__riscv__DOT__alu_op2)
                                  ? vlSelf->testbench__DOT__top__DOT__riscv__DOT__reg_rdata1
                                  : (((0x80000000U 
                                       == vlSelf->testbench__DOT__top__DOT__riscv__DOT__reg_rdata1) 
                                      & (0xffffffffU 
                                         == vlSelf->testbench__DOT__top__DOT__riscv__DOT__alu_op2))
                                      ? 0U : VL_MODDIVS_III(32, vlSelf->testbench__DOT__top__DOT__riscv__DOT__reg_rdata1, vlSelf->testbench__DOT__top__DOT__riscv__DOT__alu_op2)))),32);
    tracep->fullIData(oldp+195,(((0U == vlSelf->testbench__DOT__top__DOT__riscv__DOT__alu_op2)
                                  ? vlSelf->testbench__DOT__top__DOT__riscv__DOT__reg_rdata1
                                  : VL_MODDIV_III(32, vlSelf->testbench__DOT__top__DOT__riscv__DOT__reg_rdata1, vlSelf->testbench__DOT__top__DOT__riscv__DOT__alu_op2))),32);
    tracep->fullIData(oldp+196,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_insn),32);
    tracep->fullCData(oldp+197,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_break),2);
    tracep->fullBit(oldp+198,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_system));
    tracep->fullBit(oldp+199,(vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_ld_align_excp));
    tracep->fullQData(oldp+200,(vlSelf->testbench__DOT__top__DOT__clint__DOT__mtime),64);
    tracep->fullQData(oldp+202,(vlSelf->testbench__DOT__top__DOT__clint__DOT__mtimecmp),64);
    tracep->fullQData(oldp+204,((1ULL + vlSelf->testbench__DOT__top__DOT__clint__DOT__mtime)),64);
    tracep->fullIData(oldp+206,((vlSelf->testbench__DOT__top__DOT__riscv__DOT__fetch_pc 
                                 >> 2U)),30);
    tracep->fullSData(oldp+207,((0x7fffU & (vlSelf->testbench__DOT__top__DOT__riscv__DOT__fetch_pc 
                                            >> 2U))),15);
    tracep->fullIData(oldp+208,((0x3fffffffU & ((vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_memaddr 
                                                 >> 2U) 
                                                - (IData)(0x8000U)))),30);
    tracep->fullIData(oldp+209,((0x3fffffffU & ((vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_waddr 
                                                 >> 2U) 
                                                - (IData)(0x8000U)))),30);
    tracep->fullSData(oldp+210,((0x7fffU & (vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_memaddr 
                                            >> 2U))),15);
    tracep->fullSData(oldp+211,((0x7fffU & (vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_waddr 
                                            >> 2U))),15);
    tracep->fullBit(oldp+212,(vlSelf->clk));
    tracep->fullBit(oldp+213,(vlSelf->resetb));
    tracep->fullBit(oldp+214,(vlSelf->stall));
    tracep->fullIData(oldp+215,(((0U == (IData)(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_src2_sel))
                                  ? 0U : ((((~ (IData)(vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_flush)) 
                                            & (IData)(vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_alu2reg)) 
                                           & ((IData)(vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_dst_sel) 
                                              == (IData)(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_src2_sel)))
                                           ? ((IData)(vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_mem2reg)
                                               ? vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_rdata
                                               : vlSelf->testbench__DOT__top__DOT__riscv__DOT__wb_result)
                                           : ((0x1eU 
                                               >= (0x1fU 
                                                   & ((IData)(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_src2_sel) 
                                                      - (IData)(1U))))
                                               ? vlSelf->testbench__DOT__top__DOT__riscv__DOT__regs
                                              [(0x1fU 
                                                & ((IData)(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_src2_sel) 
                                                   - (IData)(1U)))]
                                               : 0U)))),32);
    tracep->fullIData(oldp+216,((((IData)(vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_systemcall) 
                                  & (2U == (3U & vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_imm)))
                                  ? vlSelf->testbench__DOT__top__DOT__riscv__DOT__csr_mepc
                                  : ((1U & vlSelf->testbench__DOT__top__DOT__riscv__DOT__csr_mtvec)
                                      ? ((0xfffffffcU 
                                          & vlSelf->testbench__DOT__top__DOT__riscv__DOT__csr_mtvec) 
                                         + (0x3cU & 
                                            (vlSelf->testbench__DOT__top__DOT__riscv__DOT__ex_mcause 
                                             << 2U)))
                                      : (0xfffffffcU 
                                         & vlSelf->testbench__DOT__top__DOT__riscv__DOT__csr_mtvec)))),32);
    tracep->fullIData(oldp+217,(0U),32);
    tracep->fullIData(oldp+218,(0x13U),32);
    tracep->fullCData(oldp+219,(0x17U),7);
    tracep->fullCData(oldp+220,(0x37U),7);
    tracep->fullCData(oldp+221,(0x6fU),7);
    tracep->fullCData(oldp+222,(0x67U),7);
    tracep->fullCData(oldp+223,(0x63U),7);
    tracep->fullCData(oldp+224,(3U),7);
    tracep->fullCData(oldp+225,(0x23U),7);
    tracep->fullCData(oldp+226,(0x13U),7);
    tracep->fullCData(oldp+227,(0x33U),7);
    tracep->fullCData(oldp+228,(0xfU),7);
    tracep->fullCData(oldp+229,(0x73U),7);
    tracep->fullCData(oldp+230,(0x2fU),7);
    tracep->fullCData(oldp+231,(0U),3);
    tracep->fullCData(oldp+232,(1U),3);
    tracep->fullCData(oldp+233,(4U),3);
    tracep->fullCData(oldp+234,(5U),3);
    tracep->fullCData(oldp+235,(6U),3);
    tracep->fullCData(oldp+236,(7U),3);
    tracep->fullCData(oldp+237,(2U),3);
    tracep->fullCData(oldp+238,(3U),3);
    tracep->fullCData(oldp+239,(2U),5);
    tracep->fullCData(oldp+240,(3U),5);
    tracep->fullSData(oldp+241,(0xf11U),12);
    tracep->fullSData(oldp+242,(0xf12U),12);
    tracep->fullSData(oldp+243,(0xf13U),12);
    tracep->fullSData(oldp+244,(0xf14U),12);
    tracep->fullSData(oldp+245,(0x300U),12);
    tracep->fullSData(oldp+246,(0x301U),12);
    tracep->fullSData(oldp+247,(0x302U),12);
    tracep->fullSData(oldp+248,(0x303U),12);
    tracep->fullSData(oldp+249,(0x304U),12);
    tracep->fullSData(oldp+250,(0x305U),12);
    tracep->fullSData(oldp+251,(0x306U),12);
    tracep->fullSData(oldp+252,(0x340U),12);
    tracep->fullSData(oldp+253,(0x341U),12);
    tracep->fullSData(oldp+254,(0x342U),12);
    tracep->fullSData(oldp+255,(0x343U),12);
    tracep->fullSData(oldp+256,(0x344U),12);
    tracep->fullSData(oldp+257,(0x100U),12);
    tracep->fullSData(oldp+258,(0x104U),12);
    tracep->fullSData(oldp+259,(0x105U),12);
    tracep->fullSData(oldp+260,(0x140U),12);
    tracep->fullSData(oldp+261,(0x141U),12);
    tracep->fullSData(oldp+262,(0x142U),12);
    tracep->fullSData(oldp+263,(0x143U),12);
    tracep->fullSData(oldp+264,(0x144U),12);
    tracep->fullSData(oldp+265,(0x180U),12);
    tracep->fullSData(oldp+266,(0xc00U),12);
    tracep->fullSData(oldp+267,(0xc80U),12);
    tracep->fullSData(oldp+268,(0xc01U),12);
    tracep->fullSData(oldp+269,(0xc81U),12);
    tracep->fullSData(oldp+270,(0xc02U),12);
    tracep->fullSData(oldp+271,(0xc82U),12);
    tracep->fullIData(oldp+272,(0xbeef0031U),32);
    tracep->fullIData(oldp+273,(0xbeef0032U),32);
    tracep->fullIData(oldp+274,(0xbeef0039U),32);
    tracep->fullIData(oldp+275,(0xbeef003fU),32);
    tracep->fullIData(oldp+276,(0xbeef0040U),32);
    tracep->fullIData(oldp+277,(0xbeef0050U),32);
    tracep->fullIData(oldp+278,(0xbeef005dU),32);
    tracep->fullIData(oldp+279,(0xbeef00d6U),32);
    tracep->fullIData(oldp+280,(0xbeef0088U),32);
    tracep->fullIData(oldp+281,(0xbeef0099U),32);
    tracep->fullIData(oldp+282,(1U),32);
    tracep->fullIData(oldp+283,(2U),32);
    tracep->fullIData(oldp+284,(3U),32);
    tracep->fullIData(oldp+285,(4U),32);
    tracep->fullIData(oldp+286,(5U),32);
    tracep->fullIData(oldp+287,(6U),32);
    tracep->fullIData(oldp+288,(7U),32);
    tracep->fullIData(oldp+289,(0xbU),32);
    tracep->fullIData(oldp+290,(0x80000000U),32);
    tracep->fullIData(oldp+291,(0x80000001U),32);
    tracep->fullIData(oldp+292,(0x80000003U),32);
    tracep->fullIData(oldp+293,(0x80000004U),32);
    tracep->fullIData(oldp+294,(0x80000005U),32);
    tracep->fullIData(oldp+295,(0x80000007U),32);
    tracep->fullIData(oldp+296,(0x80000008U),32);
    tracep->fullIData(oldp+297,(0x80000009U),32);
    tracep->fullIData(oldp+298,(0x8000000bU),32);
    tracep->fullCData(oldp+299,(0U),5);
    tracep->fullCData(oldp+300,(1U),5);
    tracep->fullCData(oldp+301,(4U),5);
    tracep->fullCData(oldp+302,(5U),5);
    tracep->fullCData(oldp+303,(7U),5);
    tracep->fullCData(oldp+304,(8U),5);
    tracep->fullCData(oldp+305,(0xbU),5);
    tracep->fullCData(oldp+306,(0xdU),5);
    tracep->fullCData(oldp+307,(0xfU),5);
    tracep->fullCData(oldp+308,(0x11U),5);
    tracep->fullCData(oldp+309,(0x12U),5);
    tracep->fullCData(oldp+310,(0x13U),5);
    tracep->fullCData(oldp+311,(0x14U),5);
    tracep->fullCData(oldp+312,(0x15U),5);
    tracep->fullCData(oldp+313,(0x16U),5);
    tracep->fullCData(oldp+314,(9U),5);
    tracep->fullCData(oldp+315,(6U),5);
    tracep->fullCData(oldp+316,(0xaU),5);
    tracep->fullCData(oldp+317,(0xcU),5);
    tracep->fullCData(oldp+318,(0xeU),5);
    tracep->fullCData(oldp+319,(0x10U),5);
    tracep->fullCData(oldp+320,(0x17U),5);
    tracep->fullCData(oldp+321,(0x18U),5);
    tracep->fullCData(oldp+322,(0x19U),5);
    tracep->fullCData(oldp+323,(0x1aU),5);
    tracep->fullCData(oldp+324,(0x1bU),5);
    tracep->fullCData(oldp+325,(0x1cU),5);
    tracep->fullCData(oldp+326,(0x1dU),5);
    tracep->fullCData(oldp+327,(0x1eU),5);
    tracep->fullCData(oldp+328,(0x1fU),5);
    tracep->fullCData(oldp+329,(9U),4);
    tracep->fullIData(oldp+330,(0x90000000U),32);
    tracep->fullIData(oldp+331,(0x90000008U),32);
    tracep->fullIData(oldp+332,(0x90000010U),32);
    tracep->fullIData(oldp+333,(0x9000001cU),32);
    tracep->fullIData(oldp+334,(0x90000020U),32);
    tracep->fullIData(oldp+335,(0x9000002cU),32);
    tracep->fullIData(oldp+336,(0x20000U),32);
    tracep->fullIData(oldp+337,(0U),32);
    tracep->fullBit(oldp+338,(1U));
    tracep->fullBit(oldp+339,(1U));
    tracep->fullBit(oldp+340,(0U));
    tracep->fullQData(oldp+341,(0x696d656d2e62696eULL),64);
    tracep->fullIData(oldp+343,(0U),30);
    tracep->fullCData(oldp+344,(0U),4);
    tracep->fullIData(oldp+345,(0xfU),32);
    tracep->fullSData(oldp+346,(0U),15);
    tracep->fullQData(oldp+347,(0x646d656d2e62696eULL),64);
}
