// Seed: 394730789
module module_0 ();
  wire id_1;
  reg  id_2;
  reg id_3, id_4;
  always begin : LABEL_0
    id_3 <= id_3 * 1;
    id_2 = -1;
    if (1)
      if (-1)
        if (1);
        else id_4 <= id_1;
  end
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    input wor id_2
);
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd2
) (
    input  wand _id_0,
    output tri1 id_1
);
  logic [1  +  1  -  ~  id_0 : id_0] id_3;
  ;
  assign id_3 = id_0;
  module_0 modCall_1 ();
  wire [-1 : id_0] id_4, id_5;
endmodule
