;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* PWM_1 */
PWM_1_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM_1_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM_1_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM_1_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM_1_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM_1_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM_1_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM_1_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM_1_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM_1_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_1_PWMHW__PM_ACT_MSK EQU 0x01
PWM_1_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_1_PWMHW__PM_STBY_MSK EQU 0x01
PWM_1_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM_1_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM_1_PWMHW__SR0 EQU CYREG_TMR0_SR0

/* PWM_2 */
PWM_2_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
PWM_2_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
PWM_2_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
PWM_2_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
PWM_2_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
PWM_2_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
PWM_2_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
PWM_2_PWMHW__PER0 EQU CYREG_TMR1_PER0
PWM_2_PWMHW__PER1 EQU CYREG_TMR1_PER1
PWM_2_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_2_PWMHW__PM_ACT_MSK EQU 0x02
PWM_2_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_2_PWMHW__PM_STBY_MSK EQU 0x02
PWM_2_PWMHW__RT0 EQU CYREG_TMR1_RT0
PWM_2_PWMHW__RT1 EQU CYREG_TMR1_RT1
PWM_2_PWMHW__SR0 EQU CYREG_TMR1_SR0

/* PWM_3 */
PWM_3_PWMHW__CAP0 EQU CYREG_TMR2_CAP0
PWM_3_PWMHW__CAP1 EQU CYREG_TMR2_CAP1
PWM_3_PWMHW__CFG0 EQU CYREG_TMR2_CFG0
PWM_3_PWMHW__CFG1 EQU CYREG_TMR2_CFG1
PWM_3_PWMHW__CFG2 EQU CYREG_TMR2_CFG2
PWM_3_PWMHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
PWM_3_PWMHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
PWM_3_PWMHW__PER0 EQU CYREG_TMR2_PER0
PWM_3_PWMHW__PER1 EQU CYREG_TMR2_PER1
PWM_3_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_3_PWMHW__PM_ACT_MSK EQU 0x04
PWM_3_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_3_PWMHW__PM_STBY_MSK EQU 0x04
PWM_3_PWMHW__RT0 EQU CYREG_TMR2_RT0
PWM_3_PWMHW__RT1 EQU CYREG_TMR2_RT1
PWM_3_PWMHW__SR0 EQU CYREG_TMR2_SR0

/* Pin_4 */
Pin_4__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Pin_4__0__MASK EQU 0x10
Pin_4__0__PC EQU CYREG_PRT12_PC4
Pin_4__0__PORT EQU 12
Pin_4__0__SHIFT EQU 4
Pin_4__AG EQU CYREG_PRT12_AG
Pin_4__BIE EQU CYREG_PRT12_BIE
Pin_4__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_4__BYP EQU CYREG_PRT12_BYP
Pin_4__DM0 EQU CYREG_PRT12_DM0
Pin_4__DM1 EQU CYREG_PRT12_DM1
Pin_4__DM2 EQU CYREG_PRT12_DM2
Pin_4__DR EQU CYREG_PRT12_DR
Pin_4__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_4__MASK EQU 0x10
Pin_4__PORT EQU 12
Pin_4__PRT EQU CYREG_PRT12_PRT
Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_4__PS EQU CYREG_PRT12_PS
Pin_4__SHIFT EQU 4
Pin_4__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_4__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_4__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_4__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_4__SLW EQU CYREG_PRT12_SLW

/* Pin_5 */
Pin_5__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
Pin_5__0__MASK EQU 0x20
Pin_5__0__PC EQU CYREG_PRT12_PC5
Pin_5__0__PORT EQU 12
Pin_5__0__SHIFT EQU 5
Pin_5__AG EQU CYREG_PRT12_AG
Pin_5__BIE EQU CYREG_PRT12_BIE
Pin_5__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_5__BYP EQU CYREG_PRT12_BYP
Pin_5__DM0 EQU CYREG_PRT12_DM0
Pin_5__DM1 EQU CYREG_PRT12_DM1
Pin_5__DM2 EQU CYREG_PRT12_DM2
Pin_5__DR EQU CYREG_PRT12_DR
Pin_5__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_5__MASK EQU 0x20
Pin_5__PORT EQU 12
Pin_5__PRT EQU CYREG_PRT12_PRT
Pin_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_5__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_5__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_5__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_5__PS EQU CYREG_PRT12_PS
Pin_5__SHIFT EQU 5
Pin_5__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_5__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_5__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_5__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_5__SLW EQU CYREG_PRT12_SLW

/* Pin_6 */
Pin_6__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
Pin_6__0__MASK EQU 0x10
Pin_6__0__PC EQU CYREG_PRT6_PC4
Pin_6__0__PORT EQU 6
Pin_6__0__SHIFT EQU 4
Pin_6__AG EQU CYREG_PRT6_AG
Pin_6__AMUX EQU CYREG_PRT6_AMUX
Pin_6__BIE EQU CYREG_PRT6_BIE
Pin_6__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_6__BYP EQU CYREG_PRT6_BYP
Pin_6__CTL EQU CYREG_PRT6_CTL
Pin_6__DM0 EQU CYREG_PRT6_DM0
Pin_6__DM1 EQU CYREG_PRT6_DM1
Pin_6__DM2 EQU CYREG_PRT6_DM2
Pin_6__DR EQU CYREG_PRT6_DR
Pin_6__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Pin_6__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_6__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_6__MASK EQU 0x10
Pin_6__PORT EQU 6
Pin_6__PRT EQU CYREG_PRT6_PRT
Pin_6__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_6__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_6__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_6__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_6__PS EQU CYREG_PRT6_PS
Pin_6__SHIFT EQU 4
Pin_6__SLW EQU CYREG_PRT6_SLW

/* Pin_7 */
Pin_7__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
Pin_7__0__MASK EQU 0x20
Pin_7__0__PC EQU CYREG_PRT6_PC5
Pin_7__0__PORT EQU 6
Pin_7__0__SHIFT EQU 5
Pin_7__AG EQU CYREG_PRT6_AG
Pin_7__AMUX EQU CYREG_PRT6_AMUX
Pin_7__BIE EQU CYREG_PRT6_BIE
Pin_7__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_7__BYP EQU CYREG_PRT6_BYP
Pin_7__CTL EQU CYREG_PRT6_CTL
Pin_7__DM0 EQU CYREG_PRT6_DM0
Pin_7__DM1 EQU CYREG_PRT6_DM1
Pin_7__DM2 EQU CYREG_PRT6_DM2
Pin_7__DR EQU CYREG_PRT6_DR
Pin_7__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Pin_7__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_7__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_7__MASK EQU 0x20
Pin_7__PORT EQU 6
Pin_7__PRT EQU CYREG_PRT6_PRT
Pin_7__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_7__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_7__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_7__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_7__PS EQU CYREG_PRT6_PS
Pin_7__SHIFT EQU 5
Pin_7__SLW EQU CYREG_PRT6_SLW

/* Pin_8 */
Pin_8__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
Pin_8__0__MASK EQU 0x40
Pin_8__0__PC EQU CYREG_PRT6_PC6
Pin_8__0__PORT EQU 6
Pin_8__0__SHIFT EQU 6
Pin_8__AG EQU CYREG_PRT6_AG
Pin_8__AMUX EQU CYREG_PRT6_AMUX
Pin_8__BIE EQU CYREG_PRT6_BIE
Pin_8__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_8__BYP EQU CYREG_PRT6_BYP
Pin_8__CTL EQU CYREG_PRT6_CTL
Pin_8__DM0 EQU CYREG_PRT6_DM0
Pin_8__DM1 EQU CYREG_PRT6_DM1
Pin_8__DM2 EQU CYREG_PRT6_DM2
Pin_8__DR EQU CYREG_PRT6_DR
Pin_8__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Pin_8__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_8__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_8__MASK EQU 0x40
Pin_8__PORT EQU 6
Pin_8__PRT EQU CYREG_PRT6_PRT
Pin_8__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_8__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_8__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_8__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_8__PS EQU CYREG_PRT6_PS
Pin_8__SHIFT EQU 6
Pin_8__SLW EQU CYREG_PRT6_SLW

/* Pin_9 */
Pin_9__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
Pin_9__0__MASK EQU 0x80
Pin_9__0__PC EQU CYREG_PRT6_PC7
Pin_9__0__PORT EQU 6
Pin_9__0__SHIFT EQU 7
Pin_9__AG EQU CYREG_PRT6_AG
Pin_9__AMUX EQU CYREG_PRT6_AMUX
Pin_9__BIE EQU CYREG_PRT6_BIE
Pin_9__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_9__BYP EQU CYREG_PRT6_BYP
Pin_9__CTL EQU CYREG_PRT6_CTL
Pin_9__DM0 EQU CYREG_PRT6_DM0
Pin_9__DM1 EQU CYREG_PRT6_DM1
Pin_9__DM2 EQU CYREG_PRT6_DM2
Pin_9__DR EQU CYREG_PRT6_DR
Pin_9__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Pin_9__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_9__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_9__MASK EQU 0x80
Pin_9__PORT EQU 6
Pin_9__PRT EQU CYREG_PRT6_PRT
Pin_9__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_9__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_9__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_9__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_9__PS EQU CYREG_PRT6_PS
Pin_9__SHIFT EQU 7
Pin_9__SLW EQU CYREG_PRT6_SLW

/* Pin_16 */
Pin_16__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
Pin_16__0__MASK EQU 0x01
Pin_16__0__PC EQU CYREG_PRT5_PC0
Pin_16__0__PORT EQU 5
Pin_16__0__SHIFT EQU 0
Pin_16__AG EQU CYREG_PRT5_AG
Pin_16__AMUX EQU CYREG_PRT5_AMUX
Pin_16__BIE EQU CYREG_PRT5_BIE
Pin_16__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_16__BYP EQU CYREG_PRT5_BYP
Pin_16__CTL EQU CYREG_PRT5_CTL
Pin_16__DM0 EQU CYREG_PRT5_DM0
Pin_16__DM1 EQU CYREG_PRT5_DM1
Pin_16__DM2 EQU CYREG_PRT5_DM2
Pin_16__DR EQU CYREG_PRT5_DR
Pin_16__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_16__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Pin_16__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_16__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_16__MASK EQU 0x01
Pin_16__PORT EQU 5
Pin_16__PRT EQU CYREG_PRT5_PRT
Pin_16__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_16__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_16__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_16__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_16__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_16__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_16__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_16__PS EQU CYREG_PRT5_PS
Pin_16__SHIFT EQU 0
Pin_16__SLW EQU CYREG_PRT5_SLW

/* Pin_17 */
Pin_17__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
Pin_17__0__MASK EQU 0x02
Pin_17__0__PC EQU CYREG_PRT5_PC1
Pin_17__0__PORT EQU 5
Pin_17__0__SHIFT EQU 1
Pin_17__AG EQU CYREG_PRT5_AG
Pin_17__AMUX EQU CYREG_PRT5_AMUX
Pin_17__BIE EQU CYREG_PRT5_BIE
Pin_17__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_17__BYP EQU CYREG_PRT5_BYP
Pin_17__CTL EQU CYREG_PRT5_CTL
Pin_17__DM0 EQU CYREG_PRT5_DM0
Pin_17__DM1 EQU CYREG_PRT5_DM1
Pin_17__DM2 EQU CYREG_PRT5_DM2
Pin_17__DR EQU CYREG_PRT5_DR
Pin_17__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_17__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Pin_17__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_17__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_17__MASK EQU 0x02
Pin_17__PORT EQU 5
Pin_17__PRT EQU CYREG_PRT5_PRT
Pin_17__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_17__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_17__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_17__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_17__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_17__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_17__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_17__PS EQU CYREG_PRT5_PS
Pin_17__SHIFT EQU 1
Pin_17__SLW EQU CYREG_PRT5_SLW

/* Pin_18 */
Pin_18__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
Pin_18__0__MASK EQU 0x04
Pin_18__0__PC EQU CYREG_PRT5_PC2
Pin_18__0__PORT EQU 5
Pin_18__0__SHIFT EQU 2
Pin_18__AG EQU CYREG_PRT5_AG
Pin_18__AMUX EQU CYREG_PRT5_AMUX
Pin_18__BIE EQU CYREG_PRT5_BIE
Pin_18__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_18__BYP EQU CYREG_PRT5_BYP
Pin_18__CTL EQU CYREG_PRT5_CTL
Pin_18__DM0 EQU CYREG_PRT5_DM0
Pin_18__DM1 EQU CYREG_PRT5_DM1
Pin_18__DM2 EQU CYREG_PRT5_DM2
Pin_18__DR EQU CYREG_PRT5_DR
Pin_18__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_18__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Pin_18__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_18__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_18__MASK EQU 0x04
Pin_18__PORT EQU 5
Pin_18__PRT EQU CYREG_PRT5_PRT
Pin_18__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_18__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_18__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_18__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_18__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_18__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_18__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_18__PS EQU CYREG_PRT5_PS
Pin_18__SHIFT EQU 2
Pin_18__SLW EQU CYREG_PRT5_SLW

/* Pin_19 */
Pin_19__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
Pin_19__0__MASK EQU 0x08
Pin_19__0__PC EQU CYREG_PRT5_PC3
Pin_19__0__PORT EQU 5
Pin_19__0__SHIFT EQU 3
Pin_19__AG EQU CYREG_PRT5_AG
Pin_19__AMUX EQU CYREG_PRT5_AMUX
Pin_19__BIE EQU CYREG_PRT5_BIE
Pin_19__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_19__BYP EQU CYREG_PRT5_BYP
Pin_19__CTL EQU CYREG_PRT5_CTL
Pin_19__DM0 EQU CYREG_PRT5_DM0
Pin_19__DM1 EQU CYREG_PRT5_DM1
Pin_19__DM2 EQU CYREG_PRT5_DM2
Pin_19__DR EQU CYREG_PRT5_DR
Pin_19__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_19__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Pin_19__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_19__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_19__MASK EQU 0x08
Pin_19__PORT EQU 5
Pin_19__PRT EQU CYREG_PRT5_PRT
Pin_19__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_19__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_19__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_19__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_19__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_19__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_19__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_19__PS EQU CYREG_PRT5_PS
Pin_19__SHIFT EQU 3
Pin_19__SLW EQU CYREG_PRT5_SLW

/* Pin_22 */
Pin_22__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Pin_22__0__MASK EQU 0x04
Pin_22__0__PC EQU CYREG_PRT1_PC2
Pin_22__0__PORT EQU 1
Pin_22__0__SHIFT EQU 2
Pin_22__AG EQU CYREG_PRT1_AG
Pin_22__AMUX EQU CYREG_PRT1_AMUX
Pin_22__BIE EQU CYREG_PRT1_BIE
Pin_22__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_22__BYP EQU CYREG_PRT1_BYP
Pin_22__CTL EQU CYREG_PRT1_CTL
Pin_22__DM0 EQU CYREG_PRT1_DM0
Pin_22__DM1 EQU CYREG_PRT1_DM1
Pin_22__DM2 EQU CYREG_PRT1_DM2
Pin_22__DR EQU CYREG_PRT1_DR
Pin_22__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_22__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_22__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_22__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_22__MASK EQU 0x04
Pin_22__PORT EQU 1
Pin_22__PRT EQU CYREG_PRT1_PRT
Pin_22__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_22__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_22__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_22__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_22__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_22__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_22__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_22__PS EQU CYREG_PRT1_PS
Pin_22__SHIFT EQU 2
Pin_22__SLW EQU CYREG_PRT1_SLW

/* Pin_25 */
Pin_25__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Pin_25__0__MASK EQU 0x20
Pin_25__0__PC EQU CYREG_PRT1_PC5
Pin_25__0__PORT EQU 1
Pin_25__0__SHIFT EQU 5
Pin_25__AG EQU CYREG_PRT1_AG
Pin_25__AMUX EQU CYREG_PRT1_AMUX
Pin_25__BIE EQU CYREG_PRT1_BIE
Pin_25__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_25__BYP EQU CYREG_PRT1_BYP
Pin_25__CTL EQU CYREG_PRT1_CTL
Pin_25__DM0 EQU CYREG_PRT1_DM0
Pin_25__DM1 EQU CYREG_PRT1_DM1
Pin_25__DM2 EQU CYREG_PRT1_DM2
Pin_25__DR EQU CYREG_PRT1_DR
Pin_25__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_25__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_25__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_25__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_25__MASK EQU 0x20
Pin_25__PORT EQU 1
Pin_25__PRT EQU CYREG_PRT1_PRT
Pin_25__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_25__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_25__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_25__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_25__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_25__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_25__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_25__PS EQU CYREG_PRT1_PS
Pin_25__SHIFT EQU 5
Pin_25__SLW EQU CYREG_PRT1_SLW

/* Pin_27 */
Pin_27__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Pin_27__0__MASK EQU 0x40
Pin_27__0__PC EQU CYREG_PRT1_PC6
Pin_27__0__PORT EQU 1
Pin_27__0__SHIFT EQU 6
Pin_27__AG EQU CYREG_PRT1_AG
Pin_27__AMUX EQU CYREG_PRT1_AMUX
Pin_27__BIE EQU CYREG_PRT1_BIE
Pin_27__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_27__BYP EQU CYREG_PRT1_BYP
Pin_27__CTL EQU CYREG_PRT1_CTL
Pin_27__DM0 EQU CYREG_PRT1_DM0
Pin_27__DM1 EQU CYREG_PRT1_DM1
Pin_27__DM2 EQU CYREG_PRT1_DM2
Pin_27__DR EQU CYREG_PRT1_DR
Pin_27__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_27__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_27__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_27__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_27__MASK EQU 0x40
Pin_27__PORT EQU 1
Pin_27__PRT EQU CYREG_PRT1_PRT
Pin_27__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_27__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_27__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_27__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_27__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_27__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_27__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_27__PS EQU CYREG_PRT1_PS
Pin_27__SHIFT EQU 6
Pin_27__SLW EQU CYREG_PRT1_SLW

/* Pin_28 */
Pin_28__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Pin_28__0__MASK EQU 0x80
Pin_28__0__PC EQU CYREG_PRT1_PC7
Pin_28__0__PORT EQU 1
Pin_28__0__SHIFT EQU 7
Pin_28__AG EQU CYREG_PRT1_AG
Pin_28__AMUX EQU CYREG_PRT1_AMUX
Pin_28__BIE EQU CYREG_PRT1_BIE
Pin_28__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_28__BYP EQU CYREG_PRT1_BYP
Pin_28__CTL EQU CYREG_PRT1_CTL
Pin_28__DM0 EQU CYREG_PRT1_DM0
Pin_28__DM1 EQU CYREG_PRT1_DM1
Pin_28__DM2 EQU CYREG_PRT1_DM2
Pin_28__DR EQU CYREG_PRT1_DR
Pin_28__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_28__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_28__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_28__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_28__MASK EQU 0x80
Pin_28__PORT EQU 1
Pin_28__PRT EQU CYREG_PRT1_PRT
Pin_28__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_28__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_28__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_28__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_28__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_28__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_28__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_28__PS EQU CYREG_PRT1_PS
Pin_28__SHIFT EQU 7
Pin_28__SLW EQU CYREG_PRT1_SLW

/* Pin_31 */
Pin_31__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
Pin_31__0__MASK EQU 0x10
Pin_31__0__PC EQU CYREG_PRT5_PC4
Pin_31__0__PORT EQU 5
Pin_31__0__SHIFT EQU 4
Pin_31__AG EQU CYREG_PRT5_AG
Pin_31__AMUX EQU CYREG_PRT5_AMUX
Pin_31__BIE EQU CYREG_PRT5_BIE
Pin_31__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_31__BYP EQU CYREG_PRT5_BYP
Pin_31__CTL EQU CYREG_PRT5_CTL
Pin_31__DM0 EQU CYREG_PRT5_DM0
Pin_31__DM1 EQU CYREG_PRT5_DM1
Pin_31__DM2 EQU CYREG_PRT5_DM2
Pin_31__DR EQU CYREG_PRT5_DR
Pin_31__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_31__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Pin_31__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_31__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_31__MASK EQU 0x10
Pin_31__PORT EQU 5
Pin_31__PRT EQU CYREG_PRT5_PRT
Pin_31__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_31__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_31__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_31__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_31__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_31__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_31__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_31__PS EQU CYREG_PRT5_PS
Pin_31__SHIFT EQU 4
Pin_31__SLW EQU CYREG_PRT5_SLW

/* Pin_32 */
Pin_32__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
Pin_32__0__MASK EQU 0x20
Pin_32__0__PC EQU CYREG_PRT5_PC5
Pin_32__0__PORT EQU 5
Pin_32__0__SHIFT EQU 5
Pin_32__AG EQU CYREG_PRT5_AG
Pin_32__AMUX EQU CYREG_PRT5_AMUX
Pin_32__BIE EQU CYREG_PRT5_BIE
Pin_32__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_32__BYP EQU CYREG_PRT5_BYP
Pin_32__CTL EQU CYREG_PRT5_CTL
Pin_32__DM0 EQU CYREG_PRT5_DM0
Pin_32__DM1 EQU CYREG_PRT5_DM1
Pin_32__DM2 EQU CYREG_PRT5_DM2
Pin_32__DR EQU CYREG_PRT5_DR
Pin_32__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_32__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Pin_32__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_32__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_32__MASK EQU 0x20
Pin_32__PORT EQU 5
Pin_32__PRT EQU CYREG_PRT5_PRT
Pin_32__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_32__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_32__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_32__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_32__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_32__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_32__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_32__PS EQU CYREG_PRT5_PS
Pin_32__SHIFT EQU 5
Pin_32__SLW EQU CYREG_PRT5_SLW

/* Pin_33 */
Pin_33__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
Pin_33__0__MASK EQU 0x40
Pin_33__0__PC EQU CYREG_PRT5_PC6
Pin_33__0__PORT EQU 5
Pin_33__0__SHIFT EQU 6
Pin_33__AG EQU CYREG_PRT5_AG
Pin_33__AMUX EQU CYREG_PRT5_AMUX
Pin_33__BIE EQU CYREG_PRT5_BIE
Pin_33__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Pin_33__BYP EQU CYREG_PRT5_BYP
Pin_33__CTL EQU CYREG_PRT5_CTL
Pin_33__DM0 EQU CYREG_PRT5_DM0
Pin_33__DM1 EQU CYREG_PRT5_DM1
Pin_33__DM2 EQU CYREG_PRT5_DM2
Pin_33__DR EQU CYREG_PRT5_DR
Pin_33__INP_DIS EQU CYREG_PRT5_INP_DIS
Pin_33__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Pin_33__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Pin_33__LCD_EN EQU CYREG_PRT5_LCD_EN
Pin_33__MASK EQU 0x40
Pin_33__PORT EQU 5
Pin_33__PRT EQU CYREG_PRT5_PRT
Pin_33__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Pin_33__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Pin_33__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Pin_33__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Pin_33__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Pin_33__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Pin_33__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Pin_33__PS EQU CYREG_PRT5_PS
Pin_33__SHIFT EQU 6
Pin_33__SLW EQU CYREG_PRT5_SLW

/* Pin_44 */
Pin_44__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Pin_44__0__MASK EQU 0x01
Pin_44__0__PC EQU CYREG_PRT3_PC0
Pin_44__0__PORT EQU 3
Pin_44__0__SHIFT EQU 0
Pin_44__AG EQU CYREG_PRT3_AG
Pin_44__AMUX EQU CYREG_PRT3_AMUX
Pin_44__BIE EQU CYREG_PRT3_BIE
Pin_44__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_44__BYP EQU CYREG_PRT3_BYP
Pin_44__CTL EQU CYREG_PRT3_CTL
Pin_44__DM0 EQU CYREG_PRT3_DM0
Pin_44__DM1 EQU CYREG_PRT3_DM1
Pin_44__DM2 EQU CYREG_PRT3_DM2
Pin_44__DR EQU CYREG_PRT3_DR
Pin_44__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_44__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_44__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_44__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_44__MASK EQU 0x01
Pin_44__PORT EQU 3
Pin_44__PRT EQU CYREG_PRT3_PRT
Pin_44__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_44__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_44__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_44__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_44__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_44__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_44__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_44__PS EQU CYREG_PRT3_PS
Pin_44__SHIFT EQU 0
Pin_44__SLW EQU CYREG_PRT3_SLW

/* Pin_45 */
Pin_45__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Pin_45__0__MASK EQU 0x02
Pin_45__0__PC EQU CYREG_PRT3_PC1
Pin_45__0__PORT EQU 3
Pin_45__0__SHIFT EQU 1
Pin_45__AG EQU CYREG_PRT3_AG
Pin_45__AMUX EQU CYREG_PRT3_AMUX
Pin_45__BIE EQU CYREG_PRT3_BIE
Pin_45__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_45__BYP EQU CYREG_PRT3_BYP
Pin_45__CTL EQU CYREG_PRT3_CTL
Pin_45__DM0 EQU CYREG_PRT3_DM0
Pin_45__DM1 EQU CYREG_PRT3_DM1
Pin_45__DM2 EQU CYREG_PRT3_DM2
Pin_45__DR EQU CYREG_PRT3_DR
Pin_45__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_45__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_45__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_45__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_45__MASK EQU 0x02
Pin_45__PORT EQU 3
Pin_45__PRT EQU CYREG_PRT3_PRT
Pin_45__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_45__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_45__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_45__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_45__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_45__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_45__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_45__PS EQU CYREG_PRT3_PS
Pin_45__SHIFT EQU 1
Pin_45__SLW EQU CYREG_PRT3_SLW

/* Pin_46 */
Pin_46__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Pin_46__0__MASK EQU 0x04
Pin_46__0__PC EQU CYREG_PRT3_PC2
Pin_46__0__PORT EQU 3
Pin_46__0__SHIFT EQU 2
Pin_46__AG EQU CYREG_PRT3_AG
Pin_46__AMUX EQU CYREG_PRT3_AMUX
Pin_46__BIE EQU CYREG_PRT3_BIE
Pin_46__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_46__BYP EQU CYREG_PRT3_BYP
Pin_46__CTL EQU CYREG_PRT3_CTL
Pin_46__DM0 EQU CYREG_PRT3_DM0
Pin_46__DM1 EQU CYREG_PRT3_DM1
Pin_46__DM2 EQU CYREG_PRT3_DM2
Pin_46__DR EQU CYREG_PRT3_DR
Pin_46__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_46__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_46__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_46__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_46__MASK EQU 0x04
Pin_46__PORT EQU 3
Pin_46__PRT EQU CYREG_PRT3_PRT
Pin_46__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_46__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_46__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_46__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_46__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_46__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_46__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_46__PS EQU CYREG_PRT3_PS
Pin_46__SHIFT EQU 2
Pin_46__SLW EQU CYREG_PRT3_SLW

/* Pin_47 */
Pin_47__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Pin_47__0__MASK EQU 0x08
Pin_47__0__PC EQU CYREG_PRT3_PC3
Pin_47__0__PORT EQU 3
Pin_47__0__SHIFT EQU 3
Pin_47__AG EQU CYREG_PRT3_AG
Pin_47__AMUX EQU CYREG_PRT3_AMUX
Pin_47__BIE EQU CYREG_PRT3_BIE
Pin_47__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_47__BYP EQU CYREG_PRT3_BYP
Pin_47__CTL EQU CYREG_PRT3_CTL
Pin_47__DM0 EQU CYREG_PRT3_DM0
Pin_47__DM1 EQU CYREG_PRT3_DM1
Pin_47__DM2 EQU CYREG_PRT3_DM2
Pin_47__DR EQU CYREG_PRT3_DR
Pin_47__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_47__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_47__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_47__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_47__MASK EQU 0x08
Pin_47__PORT EQU 3
Pin_47__PRT EQU CYREG_PRT3_PRT
Pin_47__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_47__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_47__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_47__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_47__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_47__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_47__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_47__PS EQU CYREG_PRT3_PS
Pin_47__SHIFT EQU 3
Pin_47__SLW EQU CYREG_PRT3_SLW

/* Pin_48 */
Pin_48__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Pin_48__0__MASK EQU 0x10
Pin_48__0__PC EQU CYREG_PRT3_PC4
Pin_48__0__PORT EQU 3
Pin_48__0__SHIFT EQU 4
Pin_48__AG EQU CYREG_PRT3_AG
Pin_48__AMUX EQU CYREG_PRT3_AMUX
Pin_48__BIE EQU CYREG_PRT3_BIE
Pin_48__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_48__BYP EQU CYREG_PRT3_BYP
Pin_48__CTL EQU CYREG_PRT3_CTL
Pin_48__DM0 EQU CYREG_PRT3_DM0
Pin_48__DM1 EQU CYREG_PRT3_DM1
Pin_48__DM2 EQU CYREG_PRT3_DM2
Pin_48__DR EQU CYREG_PRT3_DR
Pin_48__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_48__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_48__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_48__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_48__MASK EQU 0x10
Pin_48__PORT EQU 3
Pin_48__PRT EQU CYREG_PRT3_PRT
Pin_48__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_48__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_48__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_48__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_48__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_48__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_48__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_48__PS EQU CYREG_PRT3_PS
Pin_48__SHIFT EQU 4
Pin_48__SLW EQU CYREG_PRT3_SLW

/* Pin_49 */
Pin_49__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Pin_49__0__MASK EQU 0x20
Pin_49__0__PC EQU CYREG_PRT3_PC5
Pin_49__0__PORT EQU 3
Pin_49__0__SHIFT EQU 5
Pin_49__AG EQU CYREG_PRT3_AG
Pin_49__AMUX EQU CYREG_PRT3_AMUX
Pin_49__BIE EQU CYREG_PRT3_BIE
Pin_49__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_49__BYP EQU CYREG_PRT3_BYP
Pin_49__CTL EQU CYREG_PRT3_CTL
Pin_49__DM0 EQU CYREG_PRT3_DM0
Pin_49__DM1 EQU CYREG_PRT3_DM1
Pin_49__DM2 EQU CYREG_PRT3_DM2
Pin_49__DR EQU CYREG_PRT3_DR
Pin_49__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_49__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_49__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_49__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_49__MASK EQU 0x20
Pin_49__PORT EQU 3
Pin_49__PRT EQU CYREG_PRT3_PRT
Pin_49__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_49__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_49__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_49__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_49__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_49__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_49__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_49__PS EQU CYREG_PRT3_PS
Pin_49__SHIFT EQU 5
Pin_49__SLW EQU CYREG_PRT3_SLW

/* Pin_78 */
Pin_78__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Pin_78__0__MASK EQU 0x40
Pin_78__0__PC EQU CYREG_PRT0_PC6
Pin_78__0__PORT EQU 0
Pin_78__0__SHIFT EQU 6
Pin_78__AG EQU CYREG_PRT0_AG
Pin_78__AMUX EQU CYREG_PRT0_AMUX
Pin_78__BIE EQU CYREG_PRT0_BIE
Pin_78__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_78__BYP EQU CYREG_PRT0_BYP
Pin_78__CTL EQU CYREG_PRT0_CTL
Pin_78__DM0 EQU CYREG_PRT0_DM0
Pin_78__DM1 EQU CYREG_PRT0_DM1
Pin_78__DM2 EQU CYREG_PRT0_DM2
Pin_78__DR EQU CYREG_PRT0_DR
Pin_78__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_78__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_78__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_78__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_78__MASK EQU 0x40
Pin_78__PORT EQU 0
Pin_78__PRT EQU CYREG_PRT0_PRT
Pin_78__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_78__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_78__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_78__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_78__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_78__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_78__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_78__PS EQU CYREG_PRT0_PS
Pin_78__SHIFT EQU 6
Pin_78__SLW EQU CYREG_PRT0_SLW

/* Pin_79 */
Pin_79__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Pin_79__0__MASK EQU 0x80
Pin_79__0__PC EQU CYREG_PRT0_PC7
Pin_79__0__PORT EQU 0
Pin_79__0__SHIFT EQU 7
Pin_79__AG EQU CYREG_PRT0_AG
Pin_79__AMUX EQU CYREG_PRT0_AMUX
Pin_79__BIE EQU CYREG_PRT0_BIE
Pin_79__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_79__BYP EQU CYREG_PRT0_BYP
Pin_79__CTL EQU CYREG_PRT0_CTL
Pin_79__DM0 EQU CYREG_PRT0_DM0
Pin_79__DM1 EQU CYREG_PRT0_DM1
Pin_79__DM2 EQU CYREG_PRT0_DM2
Pin_79__DR EQU CYREG_PRT0_DR
Pin_79__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_79__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_79__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_79__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_79__MASK EQU 0x80
Pin_79__PORT EQU 0
Pin_79__PRT EQU CYREG_PRT0_PRT
Pin_79__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_79__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_79__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_79__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_79__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_79__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_79__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_79__PS EQU CYREG_PRT0_PS
Pin_79__SHIFT EQU 7
Pin_79__SLW EQU CYREG_PRT0_SLW

/* Pin_80 */
Pin_80__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
Pin_80__0__MASK EQU 0x04
Pin_80__0__PC EQU CYREG_PRT4_PC2
Pin_80__0__PORT EQU 4
Pin_80__0__SHIFT EQU 2
Pin_80__AG EQU CYREG_PRT4_AG
Pin_80__AMUX EQU CYREG_PRT4_AMUX
Pin_80__BIE EQU CYREG_PRT4_BIE
Pin_80__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_80__BYP EQU CYREG_PRT4_BYP
Pin_80__CTL EQU CYREG_PRT4_CTL
Pin_80__DM0 EQU CYREG_PRT4_DM0
Pin_80__DM1 EQU CYREG_PRT4_DM1
Pin_80__DM2 EQU CYREG_PRT4_DM2
Pin_80__DR EQU CYREG_PRT4_DR
Pin_80__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_80__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pin_80__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_80__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_80__MASK EQU 0x04
Pin_80__PORT EQU 4
Pin_80__PRT EQU CYREG_PRT4_PRT
Pin_80__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_80__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_80__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_80__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_80__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_80__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_80__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_80__PS EQU CYREG_PRT4_PS
Pin_80__SHIFT EQU 2
Pin_80__SLW EQU CYREG_PRT4_SLW

/* Pin_81 */
Pin_81__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
Pin_81__0__MASK EQU 0x08
Pin_81__0__PC EQU CYREG_PRT4_PC3
Pin_81__0__PORT EQU 4
Pin_81__0__SHIFT EQU 3
Pin_81__AG EQU CYREG_PRT4_AG
Pin_81__AMUX EQU CYREG_PRT4_AMUX
Pin_81__BIE EQU CYREG_PRT4_BIE
Pin_81__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_81__BYP EQU CYREG_PRT4_BYP
Pin_81__CTL EQU CYREG_PRT4_CTL
Pin_81__DM0 EQU CYREG_PRT4_DM0
Pin_81__DM1 EQU CYREG_PRT4_DM1
Pin_81__DM2 EQU CYREG_PRT4_DM2
Pin_81__DR EQU CYREG_PRT4_DR
Pin_81__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_81__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pin_81__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_81__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_81__MASK EQU 0x08
Pin_81__PORT EQU 4
Pin_81__PRT EQU CYREG_PRT4_PRT
Pin_81__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_81__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_81__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_81__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_81__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_81__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_81__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_81__PS EQU CYREG_PRT4_PS
Pin_81__SHIFT EQU 3
Pin_81__SLW EQU CYREG_PRT4_SLW

/* Pin_82 */
Pin_82__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
Pin_82__0__MASK EQU 0x10
Pin_82__0__PC EQU CYREG_PRT4_PC4
Pin_82__0__PORT EQU 4
Pin_82__0__SHIFT EQU 4
Pin_82__AG EQU CYREG_PRT4_AG
Pin_82__AMUX EQU CYREG_PRT4_AMUX
Pin_82__BIE EQU CYREG_PRT4_BIE
Pin_82__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_82__BYP EQU CYREG_PRT4_BYP
Pin_82__CTL EQU CYREG_PRT4_CTL
Pin_82__DM0 EQU CYREG_PRT4_DM0
Pin_82__DM1 EQU CYREG_PRT4_DM1
Pin_82__DM2 EQU CYREG_PRT4_DM2
Pin_82__DR EQU CYREG_PRT4_DR
Pin_82__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_82__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pin_82__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_82__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_82__MASK EQU 0x10
Pin_82__PORT EQU 4
Pin_82__PRT EQU CYREG_PRT4_PRT
Pin_82__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_82__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_82__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_82__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_82__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_82__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_82__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_82__PS EQU CYREG_PRT4_PS
Pin_82__SHIFT EQU 4
Pin_82__SLW EQU CYREG_PRT4_SLW

/* Pin_83 */
Pin_83__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
Pin_83__0__MASK EQU 0x20
Pin_83__0__PC EQU CYREG_PRT4_PC5
Pin_83__0__PORT EQU 4
Pin_83__0__SHIFT EQU 5
Pin_83__AG EQU CYREG_PRT4_AG
Pin_83__AMUX EQU CYREG_PRT4_AMUX
Pin_83__BIE EQU CYREG_PRT4_BIE
Pin_83__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_83__BYP EQU CYREG_PRT4_BYP
Pin_83__CTL EQU CYREG_PRT4_CTL
Pin_83__DM0 EQU CYREG_PRT4_DM0
Pin_83__DM1 EQU CYREG_PRT4_DM1
Pin_83__DM2 EQU CYREG_PRT4_DM2
Pin_83__DR EQU CYREG_PRT4_DR
Pin_83__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_83__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pin_83__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_83__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_83__MASK EQU 0x20
Pin_83__PORT EQU 4
Pin_83__PRT EQU CYREG_PRT4_PRT
Pin_83__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_83__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_83__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_83__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_83__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_83__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_83__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_83__PS EQU CYREG_PRT4_PS
Pin_83__SHIFT EQU 5
Pin_83__SLW EQU CYREG_PRT4_SLW

/* Pin_84 */
Pin_84__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
Pin_84__0__MASK EQU 0x40
Pin_84__0__PC EQU CYREG_PRT4_PC6
Pin_84__0__PORT EQU 4
Pin_84__0__SHIFT EQU 6
Pin_84__AG EQU CYREG_PRT4_AG
Pin_84__AMUX EQU CYREG_PRT4_AMUX
Pin_84__BIE EQU CYREG_PRT4_BIE
Pin_84__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_84__BYP EQU CYREG_PRT4_BYP
Pin_84__CTL EQU CYREG_PRT4_CTL
Pin_84__DM0 EQU CYREG_PRT4_DM0
Pin_84__DM1 EQU CYREG_PRT4_DM1
Pin_84__DM2 EQU CYREG_PRT4_DM2
Pin_84__DR EQU CYREG_PRT4_DR
Pin_84__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_84__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Pin_84__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_84__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_84__MASK EQU 0x40
Pin_84__PORT EQU 4
Pin_84__PRT EQU CYREG_PRT4_PRT
Pin_84__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_84__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_84__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_84__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_84__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_84__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_84__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_84__PS EQU CYREG_PRT4_PS
Pin_84__SHIFT EQU 6
Pin_84__SLW EQU CYREG_PRT4_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x02
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x04
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x04

/* Clock_3 */
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x03
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x08
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x08

/* ADC_SAR_Seq */
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB05_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ADC_SAR_Seq_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
ADC_SAR_Seq_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_SAR_Seq_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_SAR_Seq_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
ADC_SAR_Seq_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
ADC_SAR_Seq_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_SAR_Seq_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB07_MSK
ADC_SAR_Seq_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
ADC_SAR_Seq_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB07_ST
ADC_SAR_Seq_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_FinalBuf__DRQ_NUMBER EQU 0
ADC_SAR_Seq_FinalBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_FinalBuf__PRIORITY EQU 2
ADC_SAR_Seq_FinalBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_FinalBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_FinalBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_FinalBuf__TERMOUT0_SEL EQU 0
ADC_SAR_Seq_FinalBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_FinalBuf__TERMOUT1_SEL EQU 0
ADC_SAR_Seq_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_SAR_Seq_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_SAR_Seq_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_SAR_Seq_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_Seq_IntClock__INDEX EQU 0x00
ADC_SAR_Seq_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_Seq_IntClock__PM_ACT_MSK EQU 0x01
ADC_SAR_Seq_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_Seq_IntClock__PM_STBY_MSK EQU 0x01
ADC_SAR_Seq_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_Seq_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_Seq_IRQ__INTC_MASK EQU 0x01
ADC_SAR_Seq_IRQ__INTC_NUMBER EQU 0
ADC_SAR_Seq_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_Seq_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_Seq_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_Seq_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_Seq_SAR_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_Seq_SAR_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_Seq_SAR_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_Seq_SAR_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_Seq_SAR_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_Seq_SAR_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_Seq_SAR_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_Seq_SAR_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_Seq_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_Seq_SAR_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_Seq_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_Seq_SAR_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_Seq_SAR_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_Seq_SAR_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_Seq_SAR_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_Seq_SAR_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_Seq_SAR_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_Seq_SAR_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_Seq_SAR_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_Seq_SAR_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_SAR_Seq_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_TempBuf__DRQ_NUMBER EQU 1
ADC_SAR_Seq_TempBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_TempBuf__PRIORITY EQU 2
ADC_SAR_Seq_TempBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_TempBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_TempBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_TempBuf__TERMOUT0_SEL EQU 1
ADC_SAR_Seq_TempBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_TempBuf__TERMOUT1_SEL EQU 0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
