###############################################################
#  Generated by:      Cadence Innovus 17.11-s080_1
#  OS:                Linux x86_64(Host ID microelnsys)
#  Generated on:      Fri Oct 26 16:19:33 2018
#  Design:            DLX
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix DLX_postRoute -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[14]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[14]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[14]                      (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.004
  Slack Time                   -0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                     |      |                |         |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[14]                      |  ^   | EXT_MEM_IN[14] |         |       |   0.000 |    0.001 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[14]/D |  ^   | EXT_MEM_IN[14] | DFFR_X1 | 0.004 |   0.004 |    0.004 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                      |      |     |         |       |  Time   |   Time   | 
     |--------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                  |  ^   | CLK |         |       |   0.000 |   -0.001 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[14]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -0.001 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[15]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[15]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[15]                      (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.003
  Slack Time                   -0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                     |      |                |         |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[15]                      |  ^   | EXT_MEM_IN[15] |         |       |   0.000 |    0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[15]/D |  ^   | EXT_MEM_IN[15] | DFFR_X1 | 0.003 |   0.003 |    0.004 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                      |      |     |         |       |  Time   |   Time   | 
     |--------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                  |  ^   | CLK |         |       |   0.000 |   -0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[15]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -0.000 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[13]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[13]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[13]                      (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.004
  Slack Time                   -0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                     |      |                |         |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[13]                      |  ^   | EXT_MEM_IN[13] |         |       |   0.000 |    0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[13]/D |  ^   | EXT_MEM_IN[13] | DFFR_X1 | 0.004 |   0.004 |    0.004 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                      |      |     |         |       |  Time   |   Time   | 
     |--------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                  |  ^   | CLK |         |       |   0.000 |   -0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[13]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -0.000 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[12]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[12]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[12]                      (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.004
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                     |      |                |         |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[12]                      |  ^   | EXT_MEM_IN[12] |         |       |   0.000 |   -0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[12]/D |  ^   | EXT_MEM_IN[12] | DFFR_X1 | 0.004 |   0.004 |    0.004 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                      |      |     |         |       |  Time   |   Time   | 
     |--------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                  |  ^   | CLK |         |       |   0.000 |    0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[12]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.000 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin cu/FUNPP1/TMP_Q_reg[4]/CK 
Endpoint:   cu/FUNPP1/TMP_Q_reg[4]/D (^) checked with  leading edge of 'CLK'
Beginpoint: IRAM_OUT[4]              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.004
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |     Net     |  Cell   | Delay | Arrival | Required | 
     |                          |      |             |         |       |  Time   |   Time   | 
     |--------------------------+------+-------------+---------+-------+---------+----------| 
     | IRAM_OUT[4]              |  ^   | IRAM_OUT[4] |         |       |   0.000 |   -0.000 | 
     | cu/FUNPP1/TMP_Q_reg[4]/D |  ^   | IRAM_OUT[4] | DFFR_X1 | 0.004 |   0.004 |    0.004 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                           |      |     |         |       |  Time   |   Time   | 
     |---------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                       |  ^   | CLK |         |       |   0.000 |    0.000 | 
     | cu/FUNPP1/TMP_Q_reg[4]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.000 | 
     +-------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[4]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[4]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[4]                      (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.004
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                                    |      |               |         |       |  Time   |   Time   | 
     |------------------------------------+------+---------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[4]                      |  ^   | EXT_MEM_IN[4] |         |       |   0.000 |   -0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[4]/D |  ^   | EXT_MEM_IN[4] | DFFR_X1 | 0.004 |   0.004 |    0.004 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                     |      |     |         |       |  Time   |   Time   | 
     |-------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                 |  ^   | CLK |         |       |   0.000 |    0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[4]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.000 | 
     +-----------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[11]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[11]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[11]                      (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.005
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                     |      |                |         |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[11]                      |  ^   | EXT_MEM_IN[11] |         |       |   0.000 |   -0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[11]/D |  ^   | EXT_MEM_IN[11] | DFFR_X1 | 0.005 |   0.005 |    0.004 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                      |      |     |         |       |  Time   |   Time   | 
     |--------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                  |  ^   | CLK |         |       |   0.000 |    0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[11]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.000 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[10]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[10]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[10]                      (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.005
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                     |      |                |         |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[10]                      |  ^   | EXT_MEM_IN[10] |         |       |   0.000 |   -0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[10]/D |  ^   | EXT_MEM_IN[10] | DFFR_X1 | 0.005 |   0.005 |    0.005 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                      |      |     |         |       |  Time   |   Time   | 
     |--------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                  |  ^   | CLK |         |       |   0.000 |    0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[10]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.000 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[5]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[5]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[5]                      (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.004
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                                    |      |               |         |       |  Time   |   Time   | 
     |------------------------------------+------+---------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[5]                      |  ^   | EXT_MEM_IN[5] |         |       |   0.000 |   -0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[5]/D |  ^   | EXT_MEM_IN[5] | DFFR_X1 | 0.004 |   0.004 |    0.004 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                     |      |     |         |       |  Time   |   Time   | 
     |-------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                 |  ^   | CLK |         |       |   0.000 |    0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[5]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.000 | 
     +-----------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[6]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[6]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[6]                      (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.005
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                                    |      |               |         |       |  Time   |   Time   | 
     |------------------------------------+------+---------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[6]                      |  ^   | EXT_MEM_IN[6] |         |       |   0.000 |   -0.001 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[6]/D |  ^   | EXT_MEM_IN[6] | DFFR_X1 | 0.005 |   0.005 |    0.004 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                     |      |     |         |       |  Time   |   Time   | 
     |-------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                 |  ^   | CLK |         |       |   0.000 |    0.001 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[6]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.001 | 
     +-----------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[8]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[8]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[8]                      (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.005
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                                    |      |               |         |       |  Time   |   Time   | 
     |------------------------------------+------+---------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[8]                      |  ^   | EXT_MEM_IN[8] |         |       |   0.000 |   -0.001 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[8]/D |  ^   | EXT_MEM_IN[8] | DFFR_X1 | 0.005 |   0.005 |    0.004 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                     |      |     |         |       |  Time   |   Time   | 
     |-------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                 |  ^   | CLK |         |       |   0.000 |    0.001 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[8]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.001 | 
     +-----------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin cu/FUNPP1/TMP_Q_reg[5]/CK 
Endpoint:   cu/FUNPP1/TMP_Q_reg[5]/D (^) checked with  leading edge of 'CLK'
Beginpoint: IRAM_OUT[5]              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.005
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |     Net     |  Cell   | Delay | Arrival | Required | 
     |                          |      |             |         |       |  Time   |   Time   | 
     |--------------------------+------+-------------+---------+-------+---------+----------| 
     | IRAM_OUT[5]              |  ^   | IRAM_OUT[5] |         |       |   0.000 |   -0.001 | 
     | cu/FUNPP1/TMP_Q_reg[5]/D |  ^   | IRAM_OUT[5] | DFFR_X1 | 0.005 |   0.005 |    0.005 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                           |      |     |         |       |  Time   |   Time   | 
     |---------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                       |  ^   | CLK |         |       |   0.000 |    0.001 | 
     | cu/FUNPP1/TMP_Q_reg[5]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.001 | 
     +-------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin cu/FUNPP1/TMP_Q_reg[2]/CK 
Endpoint:   cu/FUNPP1/TMP_Q_reg[2]/D (^) checked with  leading edge of 'CLK'
Beginpoint: IRAM_OUT[2]              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.006
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |     Net     |  Cell   | Delay | Arrival | Required | 
     |                          |      |             |         |       |  Time   |   Time   | 
     |--------------------------+------+-------------+---------+-------+---------+----------| 
     | IRAM_OUT[2]              |  ^   | IRAM_OUT[2] |         |       |   0.000 |   -0.001 | 
     | cu/FUNPP1/TMP_Q_reg[2]/D |  ^   | IRAM_OUT[2] | DFFR_X1 | 0.006 |   0.006 |    0.005 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                           |      |     |         |       |  Time   |   Time   | 
     |---------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                       |  ^   | CLK |         |       |   0.000 |    0.001 | 
     | cu/FUNPP1/TMP_Q_reg[2]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.001 | 
     +-------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[7]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[7]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[7]                      (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.005
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                                    |      |               |         |       |  Time   |   Time   | 
     |------------------------------------+------+---------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[7]                      |  ^   | EXT_MEM_IN[7] |         |       |   0.000 |   -0.001 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[7]/D |  ^   | EXT_MEM_IN[7] | DFFR_X1 | 0.005 |   0.005 |    0.004 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                     |      |     |         |       |  Time   |   Time   | 
     |-------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                 |  ^   | CLK |         |       |   0.000 |    0.001 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[7]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.001 | 
     +-----------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[9]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[9]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[9]                      (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.006
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                                    |      |               |         |       |  Time   |   Time   | 
     |------------------------------------+------+---------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[9]                      |  ^   | EXT_MEM_IN[9] |         |       |   0.000 |   -0.001 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[9]/D |  ^   | EXT_MEM_IN[9] | DFFR_X1 | 0.006 |   0.006 |    0.004 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                     |      |     |         |       |  Time   |   Time   | 
     |-------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                 |  ^   | CLK |         |       |   0.000 |    0.001 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[9]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.001 | 
     +-----------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin cu/FUNPP1/TMP_Q_reg[1]/CK 
Endpoint:   cu/FUNPP1/TMP_Q_reg[1]/D (^) checked with  leading edge of 'CLK'
Beginpoint: IRAM_OUT[1]              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.006
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |     Net     |  Cell   | Delay | Arrival | Required | 
     |                          |      |             |         |       |  Time   |   Time   | 
     |--------------------------+------+-------------+---------+-------+---------+----------| 
     | IRAM_OUT[1]              |  ^   | IRAM_OUT[1] |         |       |   0.000 |   -0.001 | 
     | cu/FUNPP1/TMP_Q_reg[1]/D |  ^   | IRAM_OUT[1] | DFFR_X1 | 0.006 |   0.006 |    0.004 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                           |      |     |         |       |  Time   |   Time   | 
     |---------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                       |  ^   | CLK |         |       |   0.000 |    0.001 | 
     | cu/FUNPP1/TMP_Q_reg[1]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.001 | 
     +-------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin cu/FUNPP1/TMP_Q_reg[0]/CK 
Endpoint:   cu/FUNPP1/TMP_Q_reg[0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: IRAM_OUT[0]              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.006
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |     Net     |  Cell   | Delay | Arrival | Required | 
     |                          |      |             |         |       |  Time   |   Time   | 
     |--------------------------+------+-------------+---------+-------+---------+----------| 
     | IRAM_OUT[0]              |  ^   | IRAM_OUT[0] |         |       |   0.000 |   -0.001 | 
     | cu/FUNPP1/TMP_Q_reg[0]/D |  ^   | IRAM_OUT[0] | DFFR_X1 | 0.006 |   0.006 |    0.005 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                           |      |     |         |       |  Time   |   Time   | 
     |---------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                       |  ^   | CLK |         |       |   0.000 |    0.001 | 
     | cu/FUNPP1/TMP_Q_reg[0]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.001 | 
     +-------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[3]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[3]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[3]                      (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.006
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                                    |      |               |         |       |  Time   |   Time   | 
     |------------------------------------+------+---------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[3]                      |  ^   | EXT_MEM_IN[3] |         |       |   0.000 |   -0.001 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[3]/D |  ^   | EXT_MEM_IN[3] | DFFR_X1 | 0.006 |   0.006 |    0.005 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                     |      |     |         |       |  Time   |   Time   | 
     |-------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                 |  ^   | CLK |         |       |   0.000 |    0.001 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[3]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.001 | 
     +-----------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[2]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[2]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[2]                      (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.006
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                                    |      |               |         |       |  Time   |   Time   | 
     |------------------------------------+------+---------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[2]                      |  ^   | EXT_MEM_IN[2] |         |       |   0.000 |   -0.001 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[2]/D |  ^   | EXT_MEM_IN[2] | DFFR_X1 | 0.006 |   0.006 |    0.005 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                     |      |     |         |       |  Time   |   Time   | 
     |-------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                 |  ^   | CLK |         |       |   0.000 |    0.001 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[2]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.001 | 
     +-----------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin cu/FUNPP1/TMP_Q_reg[3]/CK 
Endpoint:   cu/FUNPP1/TMP_Q_reg[3]/D (^) checked with  leading edge of 'CLK'
Beginpoint: IRAM_OUT[3]              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.006
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |     Net     |  Cell   | Delay | Arrival | Required | 
     |                          |      |             |         |       |  Time   |   Time   | 
     |--------------------------+------+-------------+---------+-------+---------+----------| 
     | IRAM_OUT[3]              |  ^   | IRAM_OUT[3] |         |       |   0.000 |   -0.002 | 
     | cu/FUNPP1/TMP_Q_reg[3]/D |  ^   | IRAM_OUT[3] | DFFR_X1 | 0.006 |   0.006 |    0.005 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                           |      |     |         |       |  Time   |   Time   | 
     |---------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                       |  ^   | CLK |         |       |   0.000 |    0.002 | 
     | cu/FUNPP1/TMP_Q_reg[3]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.002 | 
     +-------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[0]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[0]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[0]                      (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.007
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                                    |      |               |         |       |  Time   |   Time   | 
     |------------------------------------+------+---------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[0]                      |  ^   | EXT_MEM_IN[0] |         |       |   0.000 |   -0.002 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[0]/D |  ^   | EXT_MEM_IN[0] | DFFR_X1 | 0.007 |   0.007 |    0.005 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                     |      |     |         |       |  Time   |   Time   | 
     |-------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                 |  ^   | CLK |         |       |   0.000 |    0.002 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[0]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.002 | 
     +-----------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[1]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[1]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[1]                      (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.008
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |      Net      |  Cell   | Delay | Arrival | Required | 
     |                                    |      |               |         |       |  Time   |   Time   | 
     |------------------------------------+------+---------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[1]                      |  ^   | EXT_MEM_IN[1] |         |       |   0.000 |   -0.003 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[1]/D |  ^   | EXT_MEM_IN[1] | DFFR_X1 | 0.008 |   0.008 |    0.005 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                     |      |     |         |       |  Time   |   Time   | 
     |-------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                 |  ^   | CLK |         |       |   0.000 |    0.003 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[1]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.003 | 
     +-----------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin cu/OPPP1/TMP_Q_reg[2]/CK 
Endpoint:   cu/OPPP1/TMP_Q_reg[2]/D (^) checked with  leading edge of 'CLK'
Beginpoint: IRAM_OUT[28]            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.008
  Arrival Time                  0.012
  Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin           | Edge |     Net      |  Cell   | Delay | Arrival | Required | 
     |                         |      |              |         |       |  Time   |   Time   | 
     |-------------------------+------+--------------+---------+-------+---------+----------| 
     | IRAM_OUT[28]            |  ^   | IRAM_OUT[28] |         |       |   0.000 |   -0.004 | 
     | cu/OPPP1/TMP_Q_reg[2]/D |  ^   | IRAM_OUT[28] | DFFR_X1 | 0.012 |   0.012 |    0.008 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |           Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                          |      |     |         |       |  Time   |   Time   | 
     |--------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                      |  ^   | CLK |         |       |   0.000 |    0.004 | 
     | cu/OPPP1/TMP_Q_reg[2]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.004 | 
     +------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin cu/OPPP1/TMP_Q_reg[4]/CK 
Endpoint:   cu/OPPP1/TMP_Q_reg[4]/D (^) checked with  leading edge of 'CLK'
Beginpoint: IRAM_OUT[30]            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.007
  Arrival Time                  0.012
  Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin           | Edge |     Net      |  Cell   | Delay | Arrival | Required | 
     |                         |      |              |         |       |  Time   |   Time   | 
     |-------------------------+------+--------------+---------+-------+---------+----------| 
     | IRAM_OUT[30]            |  ^   | IRAM_OUT[30] |         |       |   0.000 |   -0.005 | 
     | cu/OPPP1/TMP_Q_reg[4]/D |  ^   | IRAM_OUT[30] | DFFR_X1 | 0.012 |   0.012 |    0.007 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |           Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                          |      |     |         |       |  Time   |   Time   | 
     |--------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                      |  ^   | CLK |         |       |   0.000 |    0.005 | 
     | cu/OPPP1/TMP_Q_reg[4]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.005 | 
     +------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin cu/OPPP1/TMP_Q_reg[3]/CK 
Endpoint:   cu/OPPP1/TMP_Q_reg[3]/D (^) checked with  leading edge of 'CLK'
Beginpoint: IRAM_OUT[29]            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.007
  Arrival Time                  0.014
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin           | Edge |     Net      |  Cell   | Delay | Arrival | Required | 
     |                         |      |              |         |       |  Time   |   Time   | 
     |-------------------------+------+--------------+---------+-------+---------+----------| 
     | IRAM_OUT[29]            |  ^   | IRAM_OUT[29] |         |       |   0.000 |   -0.006 | 
     | cu/OPPP1/TMP_Q_reg[3]/D |  ^   | IRAM_OUT[29] | DFFR_X1 | 0.014 |   0.014 |    0.007 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |           Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                          |      |     |         |       |  Time   |   Time   | 
     |--------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                      |  ^   | CLK |         |       |   0.000 |    0.006 | 
     | cu/OPPP1/TMP_Q_reg[3]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.006 | 
     +------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin cu/OPPP1/TMP_Q_reg[0]/CK 
Endpoint:   cu/OPPP1/TMP_Q_reg[0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: IRAM_OUT[26]            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.009
  Arrival Time                  0.015
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin           | Edge |     Net      |  Cell   | Delay | Arrival | Required | 
     |                         |      |              |         |       |  Time   |   Time   | 
     |-------------------------+------+--------------+---------+-------+---------+----------| 
     | IRAM_OUT[26]            |  ^   | IRAM_OUT[26] |         |       |   0.000 |   -0.007 | 
     | cu/OPPP1/TMP_Q_reg[0]/D |  ^   | IRAM_OUT[26] | DFFR_X1 | 0.015 |   0.015 |    0.009 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |           Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                          |      |     |         |       |  Time   |   Time   | 
     |--------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                      |  ^   | CLK |         |       |   0.000 |    0.007 | 
     | cu/OPPP1/TMP_Q_reg[0]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.007 | 
     +------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin cu/OPPP1/TMP_Q_reg[1]/CK 
Endpoint:   cu/OPPP1/TMP_Q_reg[1]/D (^) checked with  leading edge of 'CLK'
Beginpoint: IRAM_OUT[27]            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.010
+ Phase Shift                   0.000
= Required Time                 0.010
  Arrival Time                  0.019
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin           | Edge |     Net      |  Cell   | Delay | Arrival | Required | 
     |                         |      |              |         |       |  Time   |   Time   | 
     |-------------------------+------+--------------+---------+-------+---------+----------| 
     | IRAM_OUT[27]            |  ^   | IRAM_OUT[27] |         |       |   0.000 |   -0.009 | 
     | cu/OPPP1/TMP_Q_reg[1]/D |  ^   | IRAM_OUT[27] | DFFR_X1 | 0.019 |   0.019 |    0.010 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |           Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                          |      |     |         |       |  Time   |   Time   | 
     |--------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                      |  ^   | CLK |         |       |   0.000 |    0.009 | 
     | cu/OPPP1/TMP_Q_reg[1]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.009 | 
     +------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin cu/OPPP1/TMP_Q_reg[5]/CK 
Endpoint:   cu/OPPP1/TMP_Q_reg[5]/D (^) checked with  leading edge of 'CLK'
Beginpoint: IRAM_OUT[31]            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.010
+ Phase Shift                   0.000
= Required Time                 0.010
  Arrival Time                  0.023
  Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin           | Edge |     Net      |  Cell   | Delay | Arrival | Required | 
     |                         |      |              |         |       |  Time   |   Time   | 
     |-------------------------+------+--------------+---------+-------+---------+----------| 
     | IRAM_OUT[31]            |  ^   | IRAM_OUT[31] |         |       |   0.000 |   -0.013 | 
     | cu/OPPP1/TMP_Q_reg[5]/D |  ^   | IRAM_OUT[31] | DFFR_X1 | 0.023 |   0.023 |    0.010 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |           Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                          |      |     |         |       |  Time   |   Time   | 
     |--------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                      |  ^   | CLK |         |       |   0.000 |    0.013 | 
     | cu/OPPP1/TMP_Q_reg[5]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.013 | 
     +------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[29]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[29]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[29]                      (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.018
  Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      | Edge |                     Net                     |  Cell   |  Delay | Arrival | Required | 
     |                                               |      |                                             |         |        |  Time   |   Time   | 
     |-----------------------------------------------+------+---------------------------------------------+---------+--------+---------+----------| 
     | EXT_MEM_IN[29]                                |  ^   | EXT_MEM_IN[29]                              |         |        |   0.000 |   -0.013 | 
     | dp/mem_unit/mem_reg/FE_PHC272_EXT_MEM_IN_29/A |  ^   | EXT_MEM_IN[29]                              | BUF_X1  | -0.000 |  -0.000 |   -0.013 | 
     | dp/mem_unit/mem_reg/FE_PHC272_EXT_MEM_IN_29/Z |  ^   | dp/mem_unit/mem_reg/FE_PHN272_EXT_MEM_IN_29 | BUF_X1  |  0.018 |   0.018 |    0.005 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[29]/D           |  ^   | dp/mem_unit/mem_reg/FE_PHN272_EXT_MEM_IN_29 | DFFR_X1 |  0.000 |   0.018 |    0.005 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                      |      |     |         |       |  Time   |   Time   | 
     |--------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                  |  ^   | CLK |         |       |   0.000 |    0.013 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[29]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.013 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[30]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[30]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[30]                      (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.018
  Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      | Edge |                     Net                     |  Cell   |  Delay | Arrival | Required | 
     |                                               |      |                                             |         |        |  Time   |   Time   | 
     |-----------------------------------------------+------+---------------------------------------------+---------+--------+---------+----------| 
     | EXT_MEM_IN[30]                                |  ^   | EXT_MEM_IN[30]                              |         |        |   0.000 |   -0.013 | 
     | dp/mem_unit/mem_reg/FE_PHC275_EXT_MEM_IN_30/A |  ^   | EXT_MEM_IN[30]                              | BUF_X1  | -0.000 |  -0.000 |   -0.013 | 
     | dp/mem_unit/mem_reg/FE_PHC275_EXT_MEM_IN_30/Z |  ^   | dp/mem_unit/mem_reg/FE_PHN275_EXT_MEM_IN_30 | BUF_X1  |  0.018 |   0.018 |    0.005 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[30]/D           |  ^   | dp/mem_unit/mem_reg/FE_PHN275_EXT_MEM_IN_30 | DFFR_X1 |  0.000 |   0.018 |    0.005 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                      |      |     |         |       |  Time   |   Time   | 
     |--------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                  |  ^   | CLK |         |       |   0.000 |    0.013 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[30]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.013 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[28]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[28]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[28]                      (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.019
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      | Edge |                     Net                     |  Cell   | Delay | Arrival | Required | 
     |                                               |      |                                             |         |       |  Time   |   Time   | 
     |-----------------------------------------------+------+---------------------------------------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[28]                                |  ^   | EXT_MEM_IN[28]                              |         |       |   0.000 |   -0.014 | 
     | dp/mem_unit/mem_reg/FE_PHC274_EXT_MEM_IN_28/A |  ^   | EXT_MEM_IN[28]                              | BUF_X1  | 0.001 |   0.001 |   -0.013 | 
     | dp/mem_unit/mem_reg/FE_PHC274_EXT_MEM_IN_28/Z |  ^   | dp/mem_unit/mem_reg/FE_PHN274_EXT_MEM_IN_28 | BUF_X1  | 0.018 |   0.019 |    0.005 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[28]/D           |  ^   | dp/mem_unit/mem_reg/FE_PHN274_EXT_MEM_IN_28 | DFFR_X1 | 0.000 |   0.019 |    0.005 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                      |      |     |         |       |  Time   |   Time   | 
     |--------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                  |  ^   | CLK |         |       |   0.000 |    0.014 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[28]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.014 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[25]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[25]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[25]                      (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.020
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      | Edge |                     Net                     |  Cell   | Delay | Arrival | Required | 
     |                                               |      |                                             |         |       |  Time   |   Time   | 
     |-----------------------------------------------+------+---------------------------------------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[25]                                |  ^   | EXT_MEM_IN[25]                              |         |       |   0.000 |   -0.015 | 
     | dp/mem_unit/mem_reg/FE_PHC273_EXT_MEM_IN_25/A |  ^   | EXT_MEM_IN[25]                              | BUF_X1  | 0.002 |   0.001 |   -0.013 | 
     | dp/mem_unit/mem_reg/FE_PHC273_EXT_MEM_IN_25/Z |  ^   | dp/mem_unit/mem_reg/FE_PHN273_EXT_MEM_IN_25 | BUF_X1  | 0.018 |   0.020 |    0.005 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[25]/D           |  ^   | dp/mem_unit/mem_reg/FE_PHN273_EXT_MEM_IN_25 | DFFR_X1 | 0.000 |   0.020 |    0.005 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                      |      |     |         |       |  Time   |   Time   | 
     |--------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                  |  ^   | CLK |         |       |   0.000 |    0.015 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[25]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.015 | 
     +------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin cu/FUNPP1/TMP_Q_reg[7]/CK 
Endpoint:   cu/FUNPP1/TMP_Q_reg[7]/D (^) checked with  leading edge of 'CLK'
Beginpoint: IRAM_OUT[7]              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.020
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                  |      |                                |         |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+---------+-------+---------+----------| 
     | IRAM_OUT[7]                      |  ^   | IRAM_OUT[7]                    |         |       |   0.000 |   -0.015 | 
     | cu/FUNPP1/FE_PHC284_IRAM_OUT_7/A |  ^   | IRAM_OUT[7]                    | BUF_X1  | 0.002 |   0.002 |   -0.013 | 
     | cu/FUNPP1/FE_PHC284_IRAM_OUT_7/Z |  ^   | cu/FUNPP1/FE_PHN284_IRAM_OUT_7 | BUF_X1  | 0.018 |   0.020 |    0.005 | 
     | cu/FUNPP1/TMP_Q_reg[7]/D         |  ^   | cu/FUNPP1/FE_PHN284_IRAM_OUT_7 | DFFR_X1 | 0.000 |   0.020 |    0.005 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                           |      |     |         |       |  Time   |   Time   | 
     |---------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                       |  ^   | CLK |         |       |   0.000 |    0.015 | 
     | cu/FUNPP1/TMP_Q_reg[7]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.015 | 
     +-------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[22]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[22]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[22]                      (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.020
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      | Edge |                     Net                     |  Cell   | Delay | Arrival | Required | 
     |                                               |      |                                             |         |       |  Time   |   Time   | 
     |-----------------------------------------------+------+---------------------------------------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[22]                                |  ^   | EXT_MEM_IN[22]                              |         |       |   0.000 |   -0.015 | 
     | dp/mem_unit/mem_reg/FE_PHC283_EXT_MEM_IN_22/A |  ^   | EXT_MEM_IN[22]                              | BUF_X1  | 0.002 |   0.002 |   -0.013 | 
     | dp/mem_unit/mem_reg/FE_PHC283_EXT_MEM_IN_22/Z |  ^   | dp/mem_unit/mem_reg/FE_PHN283_EXT_MEM_IN_22 | BUF_X1  | 0.018 |   0.020 |    0.005 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[22]/D           |  ^   | dp/mem_unit/mem_reg/FE_PHN283_EXT_MEM_IN_22 | DFFR_X1 | 0.000 |   0.020 |    0.005 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                      |      |     |         |       |  Time   |   Time   | 
     |--------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                  |  ^   | CLK |         |       |   0.000 |    0.015 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[22]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.015 | 
     +------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[31]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[31]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[31]                      (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.020
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      | Edge |                     Net                     |  Cell   | Delay | Arrival | Required | 
     |                                               |      |                                             |         |       |  Time   |   Time   | 
     |-----------------------------------------------+------+---------------------------------------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[31]                                |  ^   | EXT_MEM_IN[31]                              |         |       |   0.000 |   -0.015 | 
     | dp/mem_unit/mem_reg/FE_PHC280_EXT_MEM_IN_31/A |  ^   | EXT_MEM_IN[31]                              | BUF_X1  | 0.002 |   0.002 |   -0.013 | 
     | dp/mem_unit/mem_reg/FE_PHC280_EXT_MEM_IN_31/Z |  ^   | dp/mem_unit/mem_reg/FE_PHN280_EXT_MEM_IN_31 | BUF_X1  | 0.018 |   0.020 |    0.005 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[31]/D           |  ^   | dp/mem_unit/mem_reg/FE_PHN280_EXT_MEM_IN_31 | DFFR_X1 | 0.000 |   0.020 |    0.005 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                      |      |     |         |       |  Time   |   Time   | 
     |--------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                  |  ^   | CLK |         |       |   0.000 |    0.015 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[31]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.015 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin cu/FUNPP1/TMP_Q_reg[10]/CK 
Endpoint:   cu/FUNPP1/TMP_Q_reg[10]/D (^) checked with  leading edge of 'CLK'
Beginpoint: IRAM_OUT[10]              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.020
  Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |               Net               |  Cell   | Delay | Arrival | Required | 
     |                                   |      |                                 |         |       |  Time   |   Time   | 
     |-----------------------------------+------+---------------------------------+---------+-------+---------+----------| 
     | IRAM_OUT[10]                      |  ^   | IRAM_OUT[10]                    |         |       |   0.000 |   -0.016 | 
     | cu/FUNPP1/FE_PHC282_IRAM_OUT_10/A |  ^   | IRAM_OUT[10]                    | BUF_X1  | 0.002 |   0.002 |   -0.013 | 
     | cu/FUNPP1/FE_PHC282_IRAM_OUT_10/Z |  ^   | cu/FUNPP1/FE_PHN282_IRAM_OUT_10 | BUF_X1  | 0.018 |   0.020 |    0.005 | 
     | cu/FUNPP1/TMP_Q_reg[10]/D         |  ^   | cu/FUNPP1/FE_PHN282_IRAM_OUT_10 | DFFR_X1 | 0.000 |   0.020 |    0.005 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |            Pin             | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                            |      |     |         |       |  Time   |   Time   | 
     |----------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                        |  ^   | CLK |         |       |   0.000 |    0.016 | 
     | cu/FUNPP1/TMP_Q_reg[10]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.016 | 
     +--------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin cu/FUNPP1/TMP_Q_reg[9]/CK 
Endpoint:   cu/FUNPP1/TMP_Q_reg[9]/D (^) checked with  leading edge of 'CLK'
Beginpoint: IRAM_OUT[9]              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.020
  Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                  |      |                                |         |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+---------+-------+---------+----------| 
     | IRAM_OUT[9]                      |  ^   | IRAM_OUT[9]                    |         |       |   0.000 |   -0.016 | 
     | cu/FUNPP1/FE_PHC281_IRAM_OUT_9/A |  ^   | IRAM_OUT[9]                    | BUF_X1  | 0.002 |   0.002 |   -0.013 | 
     | cu/FUNPP1/FE_PHC281_IRAM_OUT_9/Z |  ^   | cu/FUNPP1/FE_PHN281_IRAM_OUT_9 | BUF_X1  | 0.018 |   0.020 |    0.005 | 
     | cu/FUNPP1/TMP_Q_reg[9]/D         |  ^   | cu/FUNPP1/FE_PHN281_IRAM_OUT_9 | DFFR_X1 | 0.000 |   0.020 |    0.005 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                           |      |     |         |       |  Time   |   Time   | 
     |---------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                       |  ^   | CLK |         |       |   0.000 |    0.016 | 
     | cu/FUNPP1/TMP_Q_reg[9]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.016 | 
     +-------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin cu/FUNPP1/TMP_Q_reg[6]/CK 
Endpoint:   cu/FUNPP1/TMP_Q_reg[6]/D (^) checked with  leading edge of 'CLK'
Beginpoint: IRAM_OUT[6]              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.020
  Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                  |      |                                |         |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+---------+-------+---------+----------| 
     | IRAM_OUT[6]                      |  ^   | IRAM_OUT[6]                    |         |       |   0.000 |   -0.016 | 
     | cu/FUNPP1/FE_PHC287_IRAM_OUT_6/A |  ^   | IRAM_OUT[6]                    | BUF_X1  | 0.002 |   0.002 |   -0.013 | 
     | cu/FUNPP1/FE_PHC287_IRAM_OUT_6/Z |  ^   | cu/FUNPP1/FE_PHN287_IRAM_OUT_6 | BUF_X1  | 0.018 |   0.020 |    0.005 | 
     | cu/FUNPP1/TMP_Q_reg[6]/D         |  ^   | cu/FUNPP1/FE_PHN287_IRAM_OUT_6 | DFFR_X1 | 0.000 |   0.020 |    0.005 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                           |      |     |         |       |  Time   |   Time   | 
     |---------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                       |  ^   | CLK |         |       |   0.000 |    0.016 | 
     | cu/FUNPP1/TMP_Q_reg[6]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.016 | 
     +-------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin cu/FUNPP1/TMP_Q_reg[8]/CK 
Endpoint:   cu/FUNPP1/TMP_Q_reg[8]/D (^) checked with  leading edge of 'CLK'
Beginpoint: IRAM_OUT[8]              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.005
  Arrival Time                  0.020
  Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |              Net               |  Cell   | Delay | Arrival | Required | 
     |                                  |      |                                |         |       |  Time   |   Time   | 
     |----------------------------------+------+--------------------------------+---------+-------+---------+----------| 
     | IRAM_OUT[8]                      |  ^   | IRAM_OUT[8]                    |         |       |   0.000 |   -0.016 | 
     | cu/FUNPP1/FE_PHC285_IRAM_OUT_8/A |  ^   | IRAM_OUT[8]                    | BUF_X1  | 0.002 |   0.002 |   -0.013 | 
     | cu/FUNPP1/FE_PHC285_IRAM_OUT_8/Z |  ^   | cu/FUNPP1/FE_PHN285_IRAM_OUT_8 | BUF_X1  | 0.018 |   0.020 |    0.005 | 
     | cu/FUNPP1/TMP_Q_reg[8]/D         |  ^   | cu/FUNPP1/FE_PHN285_IRAM_OUT_8 | DFFR_X1 | 0.000 |   0.020 |    0.005 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Pin            | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                           |      |     |         |       |  Time   |   Time   | 
     |---------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                       |  ^   | CLK |         |       |   0.000 |    0.016 | 
     | cu/FUNPP1/TMP_Q_reg[8]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.016 | 
     +-------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin dp/ife_unit/BP_UNIT/PC_TABLE_reg[2][28]/CK 
Endpoint:   dp/ife_unit/BP_UNIT/PC_TABLE_reg[2][28]/RN (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                        (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.279
+ Phase Shift                   0.000
= Required Time                 0.279
  Arrival Time                  0.297
  Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                            |      |               |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | RST                                        |  ^   | RST           |           |       |   0.000 |   -0.018 | 
     | FE_PHC306_RST/A                            |  ^   | RST           | BUF_X1    | 0.000 |   0.000 |   -0.018 | 
     | FE_PHC306_RST/Z                            |  ^   | FE_PHN306_RST | BUF_X1    | 0.017 |   0.017 |   -0.001 | 
     | FE_PHC305_RST/A                            |  ^   | FE_PHN306_RST | CLKBUF_X1 | 0.000 |   0.017 |   -0.001 | 
     | FE_PHC305_RST/Z                            |  ^   | FE_PHN305_RST | CLKBUF_X1 | 0.025 |   0.042 |    0.024 | 
     | FE_PHC304_RST/A                            |  ^   | FE_PHN305_RST | CLKBUF_X1 | 0.000 |   0.042 |    0.024 | 
     | FE_PHC304_RST/Z                            |  ^   | FE_PHN304_RST | CLKBUF_X1 | 0.025 |   0.068 |    0.049 | 
     | FE_PHC303_RST/A                            |  ^   | FE_PHN304_RST | CLKBUF_X1 | 0.000 |   0.068 |    0.049 | 
     | FE_PHC303_RST/Z                            |  ^   | FE_PHN303_RST | CLKBUF_X1 | 0.025 |   0.093 |    0.074 | 
     | FE_PHC302_RST/A                            |  ^   | FE_PHN303_RST | CLKBUF_X1 | 0.000 |   0.093 |    0.074 | 
     | FE_PHC302_RST/Z                            |  ^   | FE_PHN302_RST | CLKBUF_X1 | 0.025 |   0.118 |    0.100 | 
     | FE_PHC301_RST/A                            |  ^   | FE_PHN302_RST | CLKBUF_X1 | 0.000 |   0.118 |    0.100 | 
     | FE_PHC301_RST/Z                            |  ^   | FE_PHN301_RST | CLKBUF_X1 | 0.025 |   0.144 |    0.125 | 
     | FE_PHC299_RST/A                            |  ^   | FE_PHN301_RST | CLKBUF_X1 | 0.000 |   0.144 |    0.125 | 
     | FE_PHC299_RST/Z                            |  ^   | FE_PHN299_RST | CLKBUF_X1 | 0.025 |   0.168 |    0.150 | 
     | FE_PHC297_RST/A                            |  ^   | FE_PHN299_RST | CLKBUF_X1 | 0.000 |   0.168 |    0.150 | 
     | FE_PHC297_RST/Z                            |  ^   | FE_PHN297_RST | CLKBUF_X1 | 0.027 |   0.195 |    0.176 | 
     | FE_PHC293_RST/A                            |  ^   | FE_PHN297_RST | CLKBUF_X3 | 0.000 |   0.195 |    0.176 | 
     | FE_PHC293_RST/Z                            |  ^   | FE_PHN293_RST | CLKBUF_X3 | 0.102 |   0.296 |    0.278 | 
     | dp/ife_unit/BP_UNIT/PC_TABLE_reg[2][28]/RN |  ^   | FE_PHN293_RST | DFFR_X1   | 0.001 |   0.297 |    0.279 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                            |      |     |         |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                        |  ^   | CLK |         |       |   0.000 |    0.018 | 
     | dp/ife_unit/BP_UNIT/PC_TABLE_reg[2][28]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.018 | 
     +------------------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin dp/ife_unit/BP_UNIT/PC_TABLE_reg[3][28]/CK 
Endpoint:   dp/ife_unit/BP_UNIT/PC_TABLE_reg[3][28]/RN (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                        (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.279
+ Phase Shift                   0.000
= Required Time                 0.279
  Arrival Time                  0.299
  Slack Time                    0.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                            |      |               |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | RST                                        |  ^   | RST           |           |       |   0.000 |   -0.020 | 
     | FE_PHC306_RST/A                            |  ^   | RST           | BUF_X1    | 0.000 |   0.000 |   -0.020 | 
     | FE_PHC306_RST/Z                            |  ^   | FE_PHN306_RST | BUF_X1    | 0.017 |   0.017 |   -0.003 | 
     | FE_PHC305_RST/A                            |  ^   | FE_PHN306_RST | CLKBUF_X1 | 0.000 |   0.017 |   -0.003 | 
     | FE_PHC305_RST/Z                            |  ^   | FE_PHN305_RST | CLKBUF_X1 | 0.025 |   0.042 |    0.023 | 
     | FE_PHC304_RST/A                            |  ^   | FE_PHN305_RST | CLKBUF_X1 | 0.000 |   0.042 |    0.023 | 
     | FE_PHC304_RST/Z                            |  ^   | FE_PHN304_RST | CLKBUF_X1 | 0.025 |   0.068 |    0.048 | 
     | FE_PHC303_RST/A                            |  ^   | FE_PHN304_RST | CLKBUF_X1 | 0.000 |   0.068 |    0.048 | 
     | FE_PHC303_RST/Z                            |  ^   | FE_PHN303_RST | CLKBUF_X1 | 0.025 |   0.093 |    0.073 | 
     | FE_PHC302_RST/A                            |  ^   | FE_PHN303_RST | CLKBUF_X1 | 0.000 |   0.093 |    0.073 | 
     | FE_PHC302_RST/Z                            |  ^   | FE_PHN302_RST | CLKBUF_X1 | 0.025 |   0.118 |    0.098 | 
     | FE_PHC301_RST/A                            |  ^   | FE_PHN302_RST | CLKBUF_X1 | 0.000 |   0.118 |    0.098 | 
     | FE_PHC301_RST/Z                            |  ^   | FE_PHN301_RST | CLKBUF_X1 | 0.025 |   0.144 |    0.124 | 
     | FE_PHC299_RST/A                            |  ^   | FE_PHN301_RST | CLKBUF_X1 | 0.000 |   0.144 |    0.124 | 
     | FE_PHC299_RST/Z                            |  ^   | FE_PHN299_RST | CLKBUF_X1 | 0.025 |   0.168 |    0.149 | 
     | FE_PHC297_RST/A                            |  ^   | FE_PHN299_RST | CLKBUF_X1 | 0.000 |   0.168 |    0.149 | 
     | FE_PHC297_RST/Z                            |  ^   | FE_PHN297_RST | CLKBUF_X1 | 0.027 |   0.195 |    0.175 | 
     | FE_PHC293_RST/A                            |  ^   | FE_PHN297_RST | CLKBUF_X3 | 0.000 |   0.195 |    0.175 | 
     | FE_PHC293_RST/Z                            |  ^   | FE_PHN293_RST | CLKBUF_X3 | 0.102 |   0.296 |    0.277 | 
     | dp/ife_unit/BP_UNIT/PC_TABLE_reg[3][28]/RN |  ^   | FE_PHN293_RST | DFFR_X1   | 0.002 |   0.299 |    0.279 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                            |      |     |         |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                        |  ^   | CLK |         |       |   0.000 |    0.020 | 
     | dp/ife_unit/BP_UNIT/PC_TABLE_reg[3][28]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.020 | 
     +------------------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin dp/ife_unit/BP_UNIT/PC_TABLE_reg[3][25]/CK 
Endpoint:   dp/ife_unit/BP_UNIT/PC_TABLE_reg[3][25]/RN (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                        (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.279
+ Phase Shift                   0.000
= Required Time                 0.279
  Arrival Time                  0.300
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                            |      |               |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | RST                                        |  ^   | RST           |           |       |   0.000 |   -0.021 | 
     | FE_PHC306_RST/A                            |  ^   | RST           | BUF_X1    | 0.000 |   0.000 |   -0.021 | 
     | FE_PHC306_RST/Z                            |  ^   | FE_PHN306_RST | BUF_X1    | 0.017 |   0.017 |   -0.004 | 
     | FE_PHC305_RST/A                            |  ^   | FE_PHN306_RST | CLKBUF_X1 | 0.000 |   0.017 |   -0.004 | 
     | FE_PHC305_RST/Z                            |  ^   | FE_PHN305_RST | CLKBUF_X1 | 0.025 |   0.042 |    0.021 | 
     | FE_PHC304_RST/A                            |  ^   | FE_PHN305_RST | CLKBUF_X1 | 0.000 |   0.042 |    0.021 | 
     | FE_PHC304_RST/Z                            |  ^   | FE_PHN304_RST | CLKBUF_X1 | 0.025 |   0.068 |    0.046 | 
     | FE_PHC303_RST/A                            |  ^   | FE_PHN304_RST | CLKBUF_X1 | 0.000 |   0.068 |    0.046 | 
     | FE_PHC303_RST/Z                            |  ^   | FE_PHN303_RST | CLKBUF_X1 | 0.025 |   0.093 |    0.072 | 
     | FE_PHC302_RST/A                            |  ^   | FE_PHN303_RST | CLKBUF_X1 | 0.000 |   0.093 |    0.072 | 
     | FE_PHC302_RST/Z                            |  ^   | FE_PHN302_RST | CLKBUF_X1 | 0.025 |   0.118 |    0.097 | 
     | FE_PHC301_RST/A                            |  ^   | FE_PHN302_RST | CLKBUF_X1 | 0.000 |   0.118 |    0.097 | 
     | FE_PHC301_RST/Z                            |  ^   | FE_PHN301_RST | CLKBUF_X1 | 0.025 |   0.144 |    0.123 | 
     | FE_PHC299_RST/A                            |  ^   | FE_PHN301_RST | CLKBUF_X1 | 0.000 |   0.144 |    0.123 | 
     | FE_PHC299_RST/Z                            |  ^   | FE_PHN299_RST | CLKBUF_X1 | 0.025 |   0.168 |    0.147 | 
     | FE_PHC297_RST/A                            |  ^   | FE_PHN299_RST | CLKBUF_X1 | 0.000 |   0.168 |    0.147 | 
     | FE_PHC297_RST/Z                            |  ^   | FE_PHN297_RST | CLKBUF_X1 | 0.027 |   0.195 |    0.174 | 
     | FE_PHC293_RST/A                            |  ^   | FE_PHN297_RST | CLKBUF_X3 | 0.000 |   0.195 |    0.174 | 
     | FE_PHC293_RST/Z                            |  ^   | FE_PHN293_RST | CLKBUF_X3 | 0.102 |   0.296 |    0.275 | 
     | dp/ife_unit/BP_UNIT/PC_TABLE_reg[3][25]/RN |  ^   | FE_PHN293_RST | DFFR_X1   | 0.004 |   0.300 |    0.279 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                            |      |     |         |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                        |  ^   | CLK |         |       |   0.000 |    0.021 | 
     | dp/ife_unit/BP_UNIT/PC_TABLE_reg[3][25]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.021 | 
     +------------------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin dp/ife_unit/BP_UNIT/PC_TABLE_reg[11][28]/CK 
Endpoint:   dp/ife_unit/BP_UNIT/PC_TABLE_reg[11][28]/RN (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                         (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.279
+ Phase Shift                   0.000
= Required Time                 0.279
  Arrival Time                  0.301
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                             |      |               |           |       |  Time   |   Time   | 
     |---------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | RST                                         |  ^   | RST           |           |       |   0.000 |   -0.022 | 
     | FE_PHC306_RST/A                             |  ^   | RST           | BUF_X1    | 0.000 |   0.000 |   -0.022 | 
     | FE_PHC306_RST/Z                             |  ^   | FE_PHN306_RST | BUF_X1    | 0.017 |   0.017 |   -0.005 | 
     | FE_PHC305_RST/A                             |  ^   | FE_PHN306_RST | CLKBUF_X1 | 0.000 |   0.017 |   -0.005 | 
     | FE_PHC305_RST/Z                             |  ^   | FE_PHN305_RST | CLKBUF_X1 | 0.025 |   0.042 |    0.020 | 
     | FE_PHC304_RST/A                             |  ^   | FE_PHN305_RST | CLKBUF_X1 | 0.000 |   0.042 |    0.020 | 
     | FE_PHC304_RST/Z                             |  ^   | FE_PHN304_RST | CLKBUF_X1 | 0.025 |   0.068 |    0.046 | 
     | FE_PHC303_RST/A                             |  ^   | FE_PHN304_RST | CLKBUF_X1 | 0.000 |   0.068 |    0.046 | 
     | FE_PHC303_RST/Z                             |  ^   | FE_PHN303_RST | CLKBUF_X1 | 0.025 |   0.093 |    0.071 | 
     | FE_PHC302_RST/A                             |  ^   | FE_PHN303_RST | CLKBUF_X1 | 0.000 |   0.093 |    0.071 | 
     | FE_PHC302_RST/Z                             |  ^   | FE_PHN302_RST | CLKBUF_X1 | 0.025 |   0.118 |    0.096 | 
     | FE_PHC301_RST/A                             |  ^   | FE_PHN302_RST | CLKBUF_X1 | 0.000 |   0.118 |    0.096 | 
     | FE_PHC301_RST/Z                             |  ^   | FE_PHN301_RST | CLKBUF_X1 | 0.025 |   0.144 |    0.122 | 
     | FE_PHC299_RST/A                             |  ^   | FE_PHN301_RST | CLKBUF_X1 | 0.000 |   0.144 |    0.122 | 
     | FE_PHC299_RST/Z                             |  ^   | FE_PHN299_RST | CLKBUF_X1 | 0.025 |   0.168 |    0.146 | 
     | FE_PHC297_RST/A                             |  ^   | FE_PHN299_RST | CLKBUF_X1 | 0.000 |   0.168 |    0.146 | 
     | FE_PHC297_RST/Z                             |  ^   | FE_PHN297_RST | CLKBUF_X1 | 0.027 |   0.195 |    0.173 | 
     | FE_PHC293_RST/A                             |  ^   | FE_PHN297_RST | CLKBUF_X3 | 0.000 |   0.195 |    0.173 | 
     | FE_PHC293_RST/Z                             |  ^   | FE_PHN293_RST | CLKBUF_X3 | 0.102 |   0.296 |    0.274 | 
     | dp/ife_unit/BP_UNIT/PC_TABLE_reg[11][28]/RN |  ^   | FE_PHN293_RST | DFFR_X1   | 0.004 |   0.301 |    0.279 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                             |      |     |         |       |  Time   |   Time   | 
     |---------------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                         |  ^   | CLK |         |       |   0.000 |    0.022 | 
     | dp/ife_unit/BP_UNIT/PC_TABLE_reg[11][28]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.022 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin dp/ife_unit/BP_UNIT/PC_TABLE_reg[11][25]/CK 
Endpoint:   dp/ife_unit/BP_UNIT/PC_TABLE_reg[11][25]/RN (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                         (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.279
+ Phase Shift                   0.000
= Required Time                 0.279
  Arrival Time                  0.301
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                             |      |               |           |       |  Time   |   Time   | 
     |---------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | RST                                         |  ^   | RST           |           |       |   0.000 |   -0.022 | 
     | FE_PHC306_RST/A                             |  ^   | RST           | BUF_X1    | 0.000 |   0.000 |   -0.022 | 
     | FE_PHC306_RST/Z                             |  ^   | FE_PHN306_RST | BUF_X1    | 0.017 |   0.017 |   -0.005 | 
     | FE_PHC305_RST/A                             |  ^   | FE_PHN306_RST | CLKBUF_X1 | 0.000 |   0.017 |   -0.005 | 
     | FE_PHC305_RST/Z                             |  ^   | FE_PHN305_RST | CLKBUF_X1 | 0.025 |   0.042 |    0.020 | 
     | FE_PHC304_RST/A                             |  ^   | FE_PHN305_RST | CLKBUF_X1 | 0.000 |   0.042 |    0.020 | 
     | FE_PHC304_RST/Z                             |  ^   | FE_PHN304_RST | CLKBUF_X1 | 0.025 |   0.068 |    0.046 | 
     | FE_PHC303_RST/A                             |  ^   | FE_PHN304_RST | CLKBUF_X1 | 0.000 |   0.068 |    0.046 | 
     | FE_PHC303_RST/Z                             |  ^   | FE_PHN303_RST | CLKBUF_X1 | 0.025 |   0.093 |    0.071 | 
     | FE_PHC302_RST/A                             |  ^   | FE_PHN303_RST | CLKBUF_X1 | 0.000 |   0.093 |    0.071 | 
     | FE_PHC302_RST/Z                             |  ^   | FE_PHN302_RST | CLKBUF_X1 | 0.025 |   0.118 |    0.096 | 
     | FE_PHC301_RST/A                             |  ^   | FE_PHN302_RST | CLKBUF_X1 | 0.000 |   0.118 |    0.096 | 
     | FE_PHC301_RST/Z                             |  ^   | FE_PHN301_RST | CLKBUF_X1 | 0.025 |   0.144 |    0.122 | 
     | FE_PHC299_RST/A                             |  ^   | FE_PHN301_RST | CLKBUF_X1 | 0.000 |   0.144 |    0.122 | 
     | FE_PHC299_RST/Z                             |  ^   | FE_PHN299_RST | CLKBUF_X1 | 0.025 |   0.168 |    0.146 | 
     | FE_PHC297_RST/A                             |  ^   | FE_PHN299_RST | CLKBUF_X1 | 0.000 |   0.168 |    0.146 | 
     | FE_PHC297_RST/Z                             |  ^   | FE_PHN297_RST | CLKBUF_X1 | 0.027 |   0.195 |    0.173 | 
     | FE_PHC293_RST/A                             |  ^   | FE_PHN297_RST | CLKBUF_X3 | 0.000 |   0.195 |    0.173 | 
     | FE_PHC293_RST/Z                             |  ^   | FE_PHN293_RST | CLKBUF_X3 | 0.102 |   0.296 |    0.274 | 
     | dp/ife_unit/BP_UNIT/PC_TABLE_reg[11][25]/RN |  ^   | FE_PHN293_RST | DFFR_X1   | 0.005 |   0.301 |    0.279 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                             |      |     |         |       |  Time   |   Time   | 
     |---------------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                         |  ^   | CLK |         |       |   0.000 |    0.022 | 
     | dp/ife_unit/BP_UNIT/PC_TABLE_reg[11][25]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.022 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin dp/ife_unit/BP_UNIT/PC_TABLE_reg[8][25]/CK 
Endpoint:   dp/ife_unit/BP_UNIT/PC_TABLE_reg[8][25]/RN (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                        (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.279
+ Phase Shift                   0.000
= Required Time                 0.279
  Arrival Time                  0.302
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                            |      |               |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | RST                                        |  ^   | RST           |           |       |   0.000 |   -0.023 | 
     | FE_PHC306_RST/A                            |  ^   | RST           | BUF_X1    | 0.000 |   0.000 |   -0.023 | 
     | FE_PHC306_RST/Z                            |  ^   | FE_PHN306_RST | BUF_X1    | 0.017 |   0.017 |   -0.006 | 
     | FE_PHC305_RST/A                            |  ^   | FE_PHN306_RST | CLKBUF_X1 | 0.000 |   0.017 |   -0.006 | 
     | FE_PHC305_RST/Z                            |  ^   | FE_PHN305_RST | CLKBUF_X1 | 0.025 |   0.042 |    0.019 | 
     | FE_PHC304_RST/A                            |  ^   | FE_PHN305_RST | CLKBUF_X1 | 0.000 |   0.042 |    0.019 | 
     | FE_PHC304_RST/Z                            |  ^   | FE_PHN304_RST | CLKBUF_X1 | 0.025 |   0.068 |    0.044 | 
     | FE_PHC303_RST/A                            |  ^   | FE_PHN304_RST | CLKBUF_X1 | 0.000 |   0.068 |    0.044 | 
     | FE_PHC303_RST/Z                            |  ^   | FE_PHN303_RST | CLKBUF_X1 | 0.025 |   0.093 |    0.070 | 
     | FE_PHC302_RST/A                            |  ^   | FE_PHN303_RST | CLKBUF_X1 | 0.000 |   0.093 |    0.070 | 
     | FE_PHC302_RST/Z                            |  ^   | FE_PHN302_RST | CLKBUF_X1 | 0.025 |   0.118 |    0.095 | 
     | FE_PHC301_RST/A                            |  ^   | FE_PHN302_RST | CLKBUF_X1 | 0.000 |   0.118 |    0.095 | 
     | FE_PHC301_RST/Z                            |  ^   | FE_PHN301_RST | CLKBUF_X1 | 0.025 |   0.144 |    0.120 | 
     | FE_PHC299_RST/A                            |  ^   | FE_PHN301_RST | CLKBUF_X1 | 0.000 |   0.144 |    0.120 | 
     | FE_PHC299_RST/Z                            |  ^   | FE_PHN299_RST | CLKBUF_X1 | 0.025 |   0.168 |    0.145 | 
     | FE_PHC297_RST/A                            |  ^   | FE_PHN299_RST | CLKBUF_X1 | 0.000 |   0.168 |    0.145 | 
     | FE_PHC297_RST/Z                            |  ^   | FE_PHN297_RST | CLKBUF_X1 | 0.027 |   0.195 |    0.172 | 
     | FE_PHC293_RST/A                            |  ^   | FE_PHN297_RST | CLKBUF_X3 | 0.000 |   0.195 |    0.172 | 
     | FE_PHC293_RST/Z                            |  ^   | FE_PHN293_RST | CLKBUF_X3 | 0.102 |   0.296 |    0.273 | 
     | dp/ife_unit/BP_UNIT/PC_TABLE_reg[8][25]/RN |  ^   | FE_PHN293_RST | DFFR_X1   | 0.006 |   0.302 |    0.279 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                            |      |     |         |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                        |  ^   | CLK |         |       |   0.000 |    0.023 | 
     | dp/ife_unit/BP_UNIT/PC_TABLE_reg[8][25]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.023 | 
     +------------------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin dp/ife_unit/BP_UNIT/PC_TABLE_reg[10][25]/CK 
Endpoint:   dp/ife_unit/BP_UNIT/PC_TABLE_reg[10][25]/RN (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                         (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.279
+ Phase Shift                   0.000
= Required Time                 0.279
  Arrival Time                  0.302
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                             |      |               |           |       |  Time   |   Time   | 
     |---------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | RST                                         |  ^   | RST           |           |       |   0.000 |   -0.023 | 
     | FE_PHC306_RST/A                             |  ^   | RST           | BUF_X1    | 0.000 |   0.000 |   -0.023 | 
     | FE_PHC306_RST/Z                             |  ^   | FE_PHN306_RST | BUF_X1    | 0.017 |   0.017 |   -0.006 | 
     | FE_PHC305_RST/A                             |  ^   | FE_PHN306_RST | CLKBUF_X1 | 0.000 |   0.017 |   -0.006 | 
     | FE_PHC305_RST/Z                             |  ^   | FE_PHN305_RST | CLKBUF_X1 | 0.025 |   0.042 |    0.019 | 
     | FE_PHC304_RST/A                             |  ^   | FE_PHN305_RST | CLKBUF_X1 | 0.000 |   0.042 |    0.019 | 
     | FE_PHC304_RST/Z                             |  ^   | FE_PHN304_RST | CLKBUF_X1 | 0.025 |   0.068 |    0.044 | 
     | FE_PHC303_RST/A                             |  ^   | FE_PHN304_RST | CLKBUF_X1 | 0.000 |   0.068 |    0.044 | 
     | FE_PHC303_RST/Z                             |  ^   | FE_PHN303_RST | CLKBUF_X1 | 0.025 |   0.093 |    0.069 | 
     | FE_PHC302_RST/A                             |  ^   | FE_PHN303_RST | CLKBUF_X1 | 0.000 |   0.093 |    0.069 | 
     | FE_PHC302_RST/Z                             |  ^   | FE_PHN302_RST | CLKBUF_X1 | 0.025 |   0.118 |    0.095 | 
     | FE_PHC301_RST/A                             |  ^   | FE_PHN302_RST | CLKBUF_X1 | 0.000 |   0.118 |    0.095 | 
     | FE_PHC301_RST/Z                             |  ^   | FE_PHN301_RST | CLKBUF_X1 | 0.025 |   0.144 |    0.120 | 
     | FE_PHC299_RST/A                             |  ^   | FE_PHN301_RST | CLKBUF_X1 | 0.000 |   0.144 |    0.120 | 
     | FE_PHC299_RST/Z                             |  ^   | FE_PHN299_RST | CLKBUF_X1 | 0.025 |   0.168 |    0.145 | 
     | FE_PHC297_RST/A                             |  ^   | FE_PHN299_RST | CLKBUF_X1 | 0.000 |   0.168 |    0.145 | 
     | FE_PHC297_RST/Z                             |  ^   | FE_PHN297_RST | CLKBUF_X1 | 0.027 |   0.195 |    0.172 | 
     | FE_PHC293_RST/A                             |  ^   | FE_PHN297_RST | CLKBUF_X3 | 0.000 |   0.195 |    0.172 | 
     | FE_PHC293_RST/Z                             |  ^   | FE_PHN293_RST | CLKBUF_X3 | 0.102 |   0.296 |    0.273 | 
     | dp/ife_unit/BP_UNIT/PC_TABLE_reg[10][25]/RN |  ^   | FE_PHN293_RST | DFFR_X1   | 0.006 |   0.302 |    0.279 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                             |      |     |         |       |  Time   |   Time   | 
     |---------------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                         |  ^   | CLK |         |       |   0.000 |    0.023 | 
     | dp/ife_unit/BP_UNIT/PC_TABLE_reg[10][25]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.023 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin dp/ife_unit/BP_UNIT/PC_TABLE_reg[10][28]/CK 
Endpoint:   dp/ife_unit/BP_UNIT/PC_TABLE_reg[10][28]/RN (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                         (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.279
+ Phase Shift                   0.000
= Required Time                 0.279
  Arrival Time                  0.303
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                             |      |               |           |       |  Time   |   Time   | 
     |---------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | RST                                         |  ^   | RST           |           |       |   0.000 |   -0.024 | 
     | FE_PHC306_RST/A                             |  ^   | RST           | BUF_X1    | 0.000 |   0.000 |   -0.024 | 
     | FE_PHC306_RST/Z                             |  ^   | FE_PHN306_RST | BUF_X1    | 0.017 |   0.017 |   -0.007 | 
     | FE_PHC305_RST/A                             |  ^   | FE_PHN306_RST | CLKBUF_X1 | 0.000 |   0.017 |   -0.007 | 
     | FE_PHC305_RST/Z                             |  ^   | FE_PHN305_RST | CLKBUF_X1 | 0.025 |   0.042 |    0.018 | 
     | FE_PHC304_RST/A                             |  ^   | FE_PHN305_RST | CLKBUF_X1 | 0.000 |   0.042 |    0.018 | 
     | FE_PHC304_RST/Z                             |  ^   | FE_PHN304_RST | CLKBUF_X1 | 0.025 |   0.068 |    0.043 | 
     | FE_PHC303_RST/A                             |  ^   | FE_PHN304_RST | CLKBUF_X1 | 0.000 |   0.068 |    0.043 | 
     | FE_PHC303_RST/Z                             |  ^   | FE_PHN303_RST | CLKBUF_X1 | 0.025 |   0.093 |    0.068 | 
     | FE_PHC302_RST/A                             |  ^   | FE_PHN303_RST | CLKBUF_X1 | 0.000 |   0.093 |    0.068 | 
     | FE_PHC302_RST/Z                             |  ^   | FE_PHN302_RST | CLKBUF_X1 | 0.025 |   0.118 |    0.094 | 
     | FE_PHC301_RST/A                             |  ^   | FE_PHN302_RST | CLKBUF_X1 | 0.000 |   0.118 |    0.094 | 
     | FE_PHC301_RST/Z                             |  ^   | FE_PHN301_RST | CLKBUF_X1 | 0.025 |   0.144 |    0.119 | 
     | FE_PHC299_RST/A                             |  ^   | FE_PHN301_RST | CLKBUF_X1 | 0.000 |   0.144 |    0.119 | 
     | FE_PHC299_RST/Z                             |  ^   | FE_PHN299_RST | CLKBUF_X1 | 0.025 |   0.168 |    0.144 | 
     | FE_PHC297_RST/A                             |  ^   | FE_PHN299_RST | CLKBUF_X1 | 0.000 |   0.168 |    0.144 | 
     | FE_PHC297_RST/Z                             |  ^   | FE_PHN297_RST | CLKBUF_X1 | 0.027 |   0.195 |    0.171 | 
     | FE_PHC293_RST/A                             |  ^   | FE_PHN297_RST | CLKBUF_X3 | 0.000 |   0.195 |    0.171 | 
     | FE_PHC293_RST/Z                             |  ^   | FE_PHN293_RST | CLKBUF_X3 | 0.102 |   0.296 |    0.272 | 
     | dp/ife_unit/BP_UNIT/PC_TABLE_reg[10][28]/RN |  ^   | FE_PHN293_RST | DFFR_X1   | 0.007 |   0.303 |    0.279 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                             |      |     |         |       |  Time   |   Time   | 
     |---------------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                         |  ^   | CLK |         |       |   0.000 |    0.024 | 
     | dp/ife_unit/BP_UNIT/PC_TABLE_reg[10][28]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.024 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin dp/ife_unit/BP_UNIT/PC_TABLE_reg[8][28]/CK 
Endpoint:   dp/ife_unit/BP_UNIT/PC_TABLE_reg[8][28]/RN (^) checked with  
leading edge of 'CLK'
Beginpoint: RST                                        (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Removal                       0.279
+ Phase Shift                   0.000
= Required Time                 0.279
  Arrival Time                  0.305
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                                            |      |               |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+---------------+-----------+-------+---------+----------| 
     | RST                                        |  ^   | RST           |           |       |   0.000 |   -0.025 | 
     | FE_PHC306_RST/A                            |  ^   | RST           | BUF_X1    | 0.000 |   0.000 |   -0.025 | 
     | FE_PHC306_RST/Z                            |  ^   | FE_PHN306_RST | BUF_X1    | 0.017 |   0.017 |   -0.008 | 
     | FE_PHC305_RST/A                            |  ^   | FE_PHN306_RST | CLKBUF_X1 | 0.000 |   0.017 |   -0.008 | 
     | FE_PHC305_RST/Z                            |  ^   | FE_PHN305_RST | CLKBUF_X1 | 0.025 |   0.042 |    0.017 | 
     | FE_PHC304_RST/A                            |  ^   | FE_PHN305_RST | CLKBUF_X1 | 0.000 |   0.042 |    0.017 | 
     | FE_PHC304_RST/Z                            |  ^   | FE_PHN304_RST | CLKBUF_X1 | 0.025 |   0.068 |    0.042 | 
     | FE_PHC303_RST/A                            |  ^   | FE_PHN304_RST | CLKBUF_X1 | 0.000 |   0.068 |    0.042 | 
     | FE_PHC303_RST/Z                            |  ^   | FE_PHN303_RST | CLKBUF_X1 | 0.025 |   0.093 |    0.067 | 
     | FE_PHC302_RST/A                            |  ^   | FE_PHN303_RST | CLKBUF_X1 | 0.000 |   0.093 |    0.067 | 
     | FE_PHC302_RST/Z                            |  ^   | FE_PHN302_RST | CLKBUF_X1 | 0.025 |   0.118 |    0.093 | 
     | FE_PHC301_RST/A                            |  ^   | FE_PHN302_RST | CLKBUF_X1 | 0.000 |   0.118 |    0.093 | 
     | FE_PHC301_RST/Z                            |  ^   | FE_PHN301_RST | CLKBUF_X1 | 0.025 |   0.144 |    0.118 | 
     | FE_PHC299_RST/A                            |  ^   | FE_PHN301_RST | CLKBUF_X1 | 0.000 |   0.144 |    0.118 | 
     | FE_PHC299_RST/Z                            |  ^   | FE_PHN299_RST | CLKBUF_X1 | 0.025 |   0.168 |    0.143 | 
     | FE_PHC297_RST/A                            |  ^   | FE_PHN299_RST | CLKBUF_X1 | 0.000 |   0.168 |    0.143 | 
     | FE_PHC297_RST/Z                            |  ^   | FE_PHN297_RST | CLKBUF_X1 | 0.027 |   0.195 |    0.169 | 
     | FE_PHC293_RST/A                            |  ^   | FE_PHN297_RST | CLKBUF_X3 | 0.000 |   0.195 |    0.169 | 
     | FE_PHC293_RST/Z                            |  ^   | FE_PHN293_RST | CLKBUF_X3 | 0.102 |   0.296 |    0.271 | 
     | dp/ife_unit/BP_UNIT/PC_TABLE_reg[8][28]/RN |  ^   | FE_PHN293_RST | DFFR_X1   | 0.008 |   0.305 |    0.279 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                            |      |     |         |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                        |  ^   | CLK |         |       |   0.000 |    0.025 | 
     | dp/ife_unit/BP_UNIT/PC_TABLE_reg[8][28]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.025 | 
     +------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[26]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[26]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[26]                      (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.008
  Arrival Time                  0.034
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |           Net           |  Cell   | Delay | Arrival | Required | 
     |                                     |      |                         |         |       |  Time   |   Time   | 
     |-------------------------------------+------+-------------------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[26]                      |  ^   | EXT_MEM_IN[26]          |         |       |   0.000 |   -0.026 | 
     | FE_PHC271_EXT_MEM_IN_26/A           |  ^   | EXT_MEM_IN[26]          | BUF_X1  | 0.000 |   0.000 |   -0.025 | 
     | FE_PHC271_EXT_MEM_IN_26/Z           |  ^   | FE_PHN271_EXT_MEM_IN_26 | BUF_X1  | 0.033 |   0.034 |    0.008 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[26]/D |  ^   | FE_PHN271_EXT_MEM_IN_26 | DFFR_X1 | 0.000 |   0.034 |    0.008 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                      |      |     |         |       |  Time   |   Time   | 
     |--------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                  |  ^   | CLK |         |       |   0.000 |    0.026 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[26]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.026 | 
     +------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin dp/mem_unit/mem_reg/TMP_Q_reg[23]/CK 
Endpoint:   dp/mem_unit/mem_reg/TMP_Q_reg[23]/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: EXT_MEM_IN[23]                      (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: default
Other End Arrival Time          0.000
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.008
  Arrival Time                  0.034
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |           Net           |  Cell   | Delay | Arrival | Required | 
     |                                     |      |                         |         |       |  Time   |   Time   | 
     |-------------------------------------+------+-------------------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[23]                      |  ^   | EXT_MEM_IN[23]          |         |       |   0.000 |   -0.026 | 
     | FE_PHC270_EXT_MEM_IN_23/A           |  ^   | EXT_MEM_IN[23]          | BUF_X1  | 0.000 |   0.000 |   -0.025 | 
     | FE_PHC270_EXT_MEM_IN_23/Z           |  ^   | FE_PHN270_EXT_MEM_IN_23 | BUF_X1  | 0.034 |   0.034 |    0.008 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[23]/D |  ^   | FE_PHN270_EXT_MEM_IN_23 | DFFR_X1 | 0.000 |   0.034 |    0.008 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                      |      |     |         |       |  Time   |   Time   | 
     |--------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                  |  ^   | CLK |         |       |   0.000 |    0.026 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[23]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |    0.026 | 
     +------------------------------------------------------------------------------------------+ 

