
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036425                       # Number of seconds simulated
sim_ticks                                 36424941243                       # Number of ticks simulated
final_tick                               565989321180                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 142713                       # Simulator instruction rate (inst/s)
host_op_rate                                   187501                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2450557                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893840                       # Number of bytes of host memory used
host_seconds                                 14863.94                       # Real time elapsed on the host
sim_insts                                  2121280402                       # Number of instructions simulated
sim_ops                                    2787003802                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3025152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2377600                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5405952                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       971904                       # Number of bytes written to this memory
system.physmem.bytes_written::total            971904                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        23634                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        18575                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 42234                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7593                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7593                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     83051665                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        52711                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     65273956                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               148413472                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35141                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        52711                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              87852                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          26682377                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               26682377                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          26682377                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     83051665                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        52711                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     65273956                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              175095849                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87349980                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30983088                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25429738                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014524                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13163584                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12096839                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3162915                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87308                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32019564                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170154530                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30983088                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15259754                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36591108                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10806545                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7594684                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15663257                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       800098                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84964753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.461044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.324767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48373645     56.93%     56.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3649954      4.30%     61.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3213073      3.78%     65.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3446412      4.06%     69.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3019594      3.55%     72.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1578293      1.86%     74.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1032101      1.21%     75.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2689201      3.17%     78.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17962480     21.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84964753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354701                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.947963                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33685288                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7175312                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34805418                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       545789                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8752937                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5065929                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6657                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201796933                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51121                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8752937                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35343269                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3494311                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       980731                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33659030                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2734467                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195008990                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13233                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1709636                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       749174                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          207                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270816712                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909409351                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909409351                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102557448                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33905                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17880                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7256769                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19260968                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10028410                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241447                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3228004                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183915531                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33887                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147784110                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       284189                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60987607                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186446770                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1843                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84964753                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.739358                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.906647                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30722110     36.16%     36.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17868055     21.03%     57.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11996963     14.12%     71.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7629982      8.98%     80.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7532563      8.87%     89.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4439087      5.22%     94.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3378143      3.98%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       745162      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       652688      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84964753                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082907     70.03%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202935     13.12%     83.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260445     16.84%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121575050     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2014960      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15748687     10.66%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8429391      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147784110                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.691862                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1546329                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010463                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382363487                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244938102                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143642246                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149330439                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263575                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7048839                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          462                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1103                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2286737                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          572                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8752937                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2699603                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       162784                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183949418                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       326928                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19260968                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10028410                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17865                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        116847                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6675                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1103                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1231823                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127131                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2358954                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145214206                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14804737                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2569900                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22998242                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20582953                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8193505                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.662441                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143787831                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143642246                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93726529                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261710616                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.644445                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358130                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61531426                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2039916                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76211816                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.606338                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.165620                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30891893     40.53%     40.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20461157     26.85%     67.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8380997     11.00%     78.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4289862      5.63%     84.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3683245      4.83%     88.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1812370      2.38%     91.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1997708      2.62%     93.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008567      1.32%     95.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3686017      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76211816                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3686017                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256479145                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376667968                       # The number of ROB writes
system.switch_cpus0.timesIdled                  44146                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2385227                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.873500                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.873500                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.144820                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.144820                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655673127                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197023214                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189279308                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87349980                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31168189                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27259297                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1970160                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15666622                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        15004742                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2238487                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62381                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36767604                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173465953                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31168189                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17243229                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35708034                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9674475                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4491599                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18125760                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       781140                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84660353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.358040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.168577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48952319     57.82%     57.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1767560      2.09%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3236523      3.82%     63.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3035011      3.58%     67.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5009622      5.92%     73.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5211719      6.16%     79.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1232036      1.46%     80.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          926924      1.09%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15288639     18.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84660353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.356820                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.985873                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37934241                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4343474                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34557863                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137347                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7687427                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3381063                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5670                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     194026662                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1389                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7687427                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39524592                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1652962                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       475790                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33092658                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2226923                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188941813                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        753755                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       912893                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250779141                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    859964777                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    859964777                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163425891                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87353225                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22220                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10882                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5929027                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29135003                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6312456                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       106460                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2261364                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178859898                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21739                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151050949                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       200246                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53467585                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146924630                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84660353                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784199                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.838705                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29370069     34.69%     34.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15742108     18.59%     53.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13859373     16.37%     69.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8403890      9.93%     79.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8789524     10.38%     89.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5193789      6.13%     96.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2277469      2.69%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       606478      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       417653      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84660353                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         592276     66.27%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        191737     21.45%     87.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       109760     12.28%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118443113     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1188030      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10860      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26055625     17.25%     96.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5353321      3.54%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151050949                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.729261                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             893773                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005917                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    387856268                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    232349703                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146147096                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151944722                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       369595                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8296296                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1065                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          482                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1543237                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7687427                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         972380                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        67516                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178881641                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       208526                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29135003                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6312456                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10881                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33104                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          276                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          482                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1051120                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1158198                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2209318                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148247582                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     25049398                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2803365                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30274011                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22413864                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5224613                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.697168                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146309284                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146147096                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89781832                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218939412                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.673121                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410076                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109846524                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124745645                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54136726                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21716                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1975385                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76972926                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.620643                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.319267                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35498134     46.12%     46.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16267141     21.13%     67.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9107363     11.83%     79.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3080687      4.00%     83.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2957832      3.84%     86.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1238791      1.61%     88.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3313971      4.31%     92.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       959448      1.25%     94.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4549559      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76972926                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109846524                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124745645                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25607920                       # Number of memory references committed
system.switch_cpus1.commit.loads             20838701                       # Number of loads committed
system.switch_cpus1.commit.membars              10858                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19539200                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108883724                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1682813                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4549559                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           251305738                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          365458503                       # The number of ROB writes
system.switch_cpus1.timesIdled                  35693                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2689627                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109846524                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124745645                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109846524                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.795200                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.795200                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.257545                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.257545                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       685891498                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191505301                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      200111022                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21716                       # number of misc regfile writes
system.l20.replacements                         23644                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          550404                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27740                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.841528                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.568163                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.467261                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3118.049912                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           974.914664                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000383                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000358                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.761243                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.238016                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        72469                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  72469                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           15306                       # number of Writeback hits
system.l20.Writeback_hits::total                15306                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        72469                       # number of demand (read+write) hits
system.l20.demand_hits::total                   72469                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        72469                       # number of overall hits
system.l20.overall_hits::total                  72469                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        23634                       # number of ReadReq misses
system.l20.ReadReq_misses::total                23644                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        23634                       # number of demand (read+write) misses
system.l20.demand_misses::total                 23644                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        23634                       # number of overall misses
system.l20.overall_misses::total                23644                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       646923                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2368802629                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2369449552                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       646923                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2368802629                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2369449552                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       646923                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2368802629                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2369449552                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96103                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96113                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        15306                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            15306                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96103                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96113                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96103                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96113                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.245924                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.246002                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.245924                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.246002                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.245924                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.246002                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 64692.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 100228.595625                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 100213.565894                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 64692.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 100228.595625                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 100213.565894                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 64692.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 100228.595625                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 100213.565894                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4694                       # number of writebacks
system.l20.writebacks::total                     4694                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        23634                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           23644                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        23634                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            23644                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        23634                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           23644                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       572920                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2192715879                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2193288799                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       572920                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2192715879                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2193288799                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       572920                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2192715879                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2193288799                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.245924                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.246002                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.245924                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.246002                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.245924                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.246002                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        57292                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92778.026530                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92763.018060                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst        57292                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 92778.026530                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92763.018060                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst        57292                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 92778.026530                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92763.018060                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         18591                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          155054                       # Total number of references to valid blocks.
system.l21.sampled_refs                         22687                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.834487                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           67.777081                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.649779                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3206.457841                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           819.115298                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.016547                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000647                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.782827                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.199979                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        35643                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  35643                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9199                       # number of Writeback hits
system.l21.Writeback_hits::total                 9199                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        35643                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35643                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        35643                       # number of overall hits
system.l21.overall_hits::total                  35643                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        18575                       # number of ReadReq misses
system.l21.ReadReq_misses::total                18590                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        18575                       # number of demand (read+write) misses
system.l21.demand_misses::total                 18590                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        18575                       # number of overall misses
system.l21.overall_misses::total                18590                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1317764                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1697905462                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1699223226                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1317764                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1697905462                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1699223226                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1317764                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1697905462                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1699223226                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        54218                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              54233                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9199                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9199                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        54218                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               54233                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        54218                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              54233                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.342598                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.342780                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.342598                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.342780                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.342598                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.342780                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 87850.933333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 91408.100242                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 91405.230016                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 87850.933333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 91408.100242                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 91405.230016                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 87850.933333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 91408.100242                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 91405.230016                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2899                       # number of writebacks
system.l21.writebacks::total                     2899                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        18575                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           18590                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        18575                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            18590                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        18575                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           18590                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1200275                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1553722141                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1554922416                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1200275                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1553722141                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1554922416                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1200275                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1553722141                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1554922416                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.342598                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.342780                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.342598                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.342780                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.342598                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.342780                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 80018.333333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 83645.875693                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 83642.948682                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 80018.333333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 83645.875693                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 83642.948682                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 80018.333333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 83645.875693                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 83642.948682                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997598                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015670907                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846674.376364                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997598                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15663246                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15663246                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15663246                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15663246                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15663246                       # number of overall hits
system.cpu0.icache.overall_hits::total       15663246                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       760395                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       760395                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       760395                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       760395                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       760395                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       760395                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15663257                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15663257                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15663257                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15663257                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15663257                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15663257                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 69126.818182                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69126.818182                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 69126.818182                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69126.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 69126.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69126.818182                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       656923                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       656923                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       656923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       656923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       656923                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       656923                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 65692.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65692.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96103                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191900791                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96359                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1991.519121                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.486013                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.513987                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915961                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084039                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11636415                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11636415                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709445                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709445                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17087                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17087                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19345860                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19345860                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19345860                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19345860                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       360407                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       360407                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           80                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       360487                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        360487                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       360487                       # number of overall misses
system.cpu0.dcache.overall_misses::total       360487                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14911796888                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14911796888                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5753642                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5753642                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14917550530                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14917550530                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14917550530                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14917550530                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11996822                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11996822                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17087                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17087                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19706347                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19706347                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19706347                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19706347                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030042                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030042                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018293                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018293                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018293                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018293                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41374.881420                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41374.881420                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 71920.525000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71920.525000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41381.660171                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41381.660171                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41381.660171                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41381.660171                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15306                       # number of writebacks
system.cpu0.dcache.writebacks::total            15306                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       264304                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       264304                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       264384                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       264384                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       264384                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       264384                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96103                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96103                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96103                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96103                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96103                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96103                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2951815447                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2951815447                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2951815447                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2951815447                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2951815447                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2951815447                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008011                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008011                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004877                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004877                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004877                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004877                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30715.122806                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30715.122806                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30715.122806                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30715.122806                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30715.122806                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30715.122806                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.994072                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929591734                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715113.900369                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.994072                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18125744                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18125744                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18125744                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18125744                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18125744                       # number of overall hits
system.cpu1.icache.overall_hits::total       18125744                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1486534                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1486534                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1486534                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1486534                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1486534                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1486534                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18125760                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18125760                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18125760                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18125760                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18125760                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18125760                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 92908.375000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 92908.375000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 92908.375000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 92908.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 92908.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 92908.375000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1345778                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1345778                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1345778                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1345778                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1345778                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1345778                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 89718.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 89718.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 89718.533333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 89718.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 89718.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 89718.533333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54218                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232479989                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54474                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4267.723850                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.137620                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.862380                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828663                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171337                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22741565                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22741565                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4747483                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4747483                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10879                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10879                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10858                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10858                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27489048                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27489048                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27489048                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27489048                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       182450                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       182450                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       182450                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        182450                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       182450                       # number of overall misses
system.cpu1.dcache.overall_misses::total       182450                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  11845522349                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11845522349                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  11845522349                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11845522349                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  11845522349                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11845522349                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22924015                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22924015                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4747483                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4747483                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10879                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10879                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10858                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10858                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27671498                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27671498                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27671498                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27671498                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007959                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007959                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006593                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006593                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006593                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006593                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 64924.759381                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 64924.759381                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 64924.759381                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 64924.759381                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 64924.759381                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 64924.759381                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9199                       # number of writebacks
system.cpu1.dcache.writebacks::total             9199                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       128232                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       128232                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       128232                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       128232                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       128232                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       128232                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54218                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54218                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54218                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54218                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54218                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54218                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1966587182                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1966587182                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1966587182                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1966587182                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1966587182                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1966587182                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002365                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002365                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001959                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001959                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001959                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001959                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 36271.850345                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 36271.850345                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 36271.850345                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 36271.850345                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 36271.850345                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 36271.850345                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
