--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 8.000 ns
From           : UART_RX4
To             : UART_RX:instRX4|sync[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 24.700 ns
From           : UARTTXBIG:instTX5|tx
To             : UART_TX5
From Clock     : clk100MHz
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -3.100 ns
From           : UART_RX5
To             : UART_RX:instRX5|sync[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk100MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 56.50 MHz ( period = 17.700 ns )
From           : M16:instM16|cntRqSlow[9]
To             : M16:instM16|cntRqSlow[15]
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk80MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 61.35 MHz ( period = 16.300 ns )
From           : commutAdr:instWrAdr1|lpm_counter:pause_rtl_18|alt_counter_f10ke:wysi_counter|counter_cell[5]
To             : commutAdr:instWrAdr1|cntWrd[0]
From Clock     : clk80MHz
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Hold: 'clk100MHz'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : M16:instM16|RqFast
To             : UARTTXBIG:instTX3|rqsync[0]
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 1

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 1

--------------------------------------------------------------------------------------

