git clone --depth 1 --no-tags https://github.com/7FM/ShadyPong.git f:/verilog_sva_gh_scraper/data/full_repos/392762687
git clone --depth 1 --no-tags https://github.com/Jacobzwh/project3_riscv.git f:/verilog_sva_gh_scraper/data/full_repos/391999458
git clone --depth 1 --no-tags https://github.com/Kiran760043/Synchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/390149644
git clone --depth 1 --no-tags https://github.com/umutozdemr/DigitalDesignProject.git f:/verilog_sva_gh_scraper/data/full_repos/390975929
git clone --depth 1 --no-tags https://github.com/blackcatruri/uvm_test.git f:/verilog_sva_gh_scraper/data/full_repos/383002964
git clone --depth 1 --no-tags https://github.com/kmakhno/hdl_ip.git f:/verilog_sva_gh_scraper/data/full_repos/384457067
git clone --depth 1 --no-tags https://github.com/SheronSuditha/SIT329-Advanced-Embedded-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/388440432
git clone --depth 1 --no-tags https://github.com/amirshmul/Logic-Design-Building-Blocks.git f:/verilog_sva_gh_scraper/data/full_repos/382878358
git clone --depth 1 --no-tags https://github.com/namanmody-UML/HeterogenousComputing-Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/390442378
git clone --depth 1 --no-tags https://github.com/Niu0351/Image-Decompressor-Project.git f:/verilog_sva_gh_scraper/data/full_repos/353025364
git clone --depth 1 --no-tags https://github.com/karthik-0398/Vector-parallel-graphics-accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/363605710
git clone --depth 1 --no-tags https://github.com/charkster/trigger.git f:/verilog_sva_gh_scraper/data/full_repos/365858456
git clone --depth 1 --no-tags https://github.com/ashtneoi/DE0-Nano-skeleton.git f:/verilog_sva_gh_scraper/data/full_repos/365655879
git clone --depth 1 --no-tags https://github.com/peterzhong2001/EE271_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/367192140
git clone --depth 1 --no-tags https://github.com/470486104/J1_WB-master.git f:/verilog_sva_gh_scraper/data/full_repos/367604163
git clone --depth 1 --no-tags https://github.com/OikawaLab/NexysVideo_skeleton.git f:/verilog_sva_gh_scraper/data/full_repos/366958551
git clone --depth 1 --no-tags https://github.com/raychen0212/ASIC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/366562194
git clone --depth 1 --no-tags https://github.com/MarianoIDC/ProyectoTallerDigitales.git f:/verilog_sva_gh_scraper/data/full_repos/368708981
git clone --depth 1 --no-tags https://github.com/zackfravel/MESI-Cache-Simulator.git f:/verilog_sva_gh_scraper/data/full_repos/369900215
git clone --depth 1 --no-tags https://github.com/kanedayo/test_systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/368834278
git clone --depth 1 --no-tags https://github.com/kentiscool/CSE140L-Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/364440560
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_Logic_gates.git f:/verilog_sva_gh_scraper/data/full_repos/376830720
git clone --depth 1 --no-tags https://github.com/harshitaaaaaa/fpga_lab_requirements.git f:/verilog_sva_gh_scraper/data/full_repos/379957521
git clone --depth 1 --no-tags https://github.com/Jseok-Heo/CAM2VGA.git f:/verilog_sva_gh_scraper/data/full_repos/380517250
git clone --depth 1 --no-tags https://github.com/ishan-patil2388/AHB_UVM_BASIC_SKELETON.git f:/verilog_sva_gh_scraper/data/full_repos/359124995
git clone --depth 1 --no-tags https://github.com/hamidkhd/MIPS-PipeLine.git f:/verilog_sva_gh_scraper/data/full_repos/362021087
git clone --depth 1 --no-tags https://github.com/aman-gill/riscv_rv32i.git f:/verilog_sva_gh_scraper/data/full_repos/362532043
git clone --depth 1 --no-tags https://github.com/hadiloomehdi/ARM.git f:/verilog_sva_gh_scraper/data/full_repos/362915936
git clone --depth 1 --no-tags https://github.com/yangli900520/FFT.git f:/verilog_sva_gh_scraper/data/full_repos/356057133
git clone --depth 1 --no-tags https://github.com/putnik47/dds_sin_uvm.git f:/verilog_sva_gh_scraper/data/full_repos/355607419
git clone --depth 1 --no-tags https://github.com/yohansh/CodeBlock_Verification_Work.git f:/verilog_sva_gh_scraper/data/full_repos/355541831
git clone --depth 1 --no-tags https://github.com/hao310rui140326/example_and_uvm_source_code.git f:/verilog_sva_gh_scraper/data/full_repos/355485908
git clone --depth 1 --no-tags https://github.com/mfkiwl/azadi.git f:/verilog_sva_gh_scraper/data/full_repos/353268183
git clone --depth 1 --no-tags https://github.com/adnanashraf17501/System-Verilog-Based-Verification-of-Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/381280832
git clone --depth 1 --no-tags https://github.com/devmanaktala10/StreetFighterFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/387046524
git clone --depth 1 --no-tags https://github.com/zheng-yijia/Algorithm-Training.git f:/verilog_sva_gh_scraper/data/full_repos/386477732
git clone --depth 1 --no-tags https://github.com/yoonseo-choi/FPGA_NeuralNet.git f:/verilog_sva_gh_scraper/data/full_repos/370854608
git clone --depth 1 --no-tags https://github.com/lashraelrx/RISC-V-PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/371815250
git clone --depth 1 --no-tags https://github.com/hao310rui140326/board_kernel_interface.git f:/verilog_sva_gh_scraper/data/full_repos/373694883
git clone --depth 1 --no-tags https://github.com/rag1404/AHB_Slave_dut_Master_UVMTB.git f:/verilog_sva_gh_scraper/data/full_repos/382950803
git clone --depth 1 --no-tags https://github.com/smeng1024/Count-One-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/391795107
git clone --depth 1 --no-tags https://github.com/Anson-Sun/MIPS_32bit.git f:/verilog_sva_gh_scraper/data/full_repos/395137778
git clone --depth 1 --no-tags https://github.com/villyye97/EE-469-HW2.git f:/verilog_sva_gh_scraper/data/full_repos/393732248
git clone --depth 1 --no-tags https://github.com/Fireflaker/SummerResearchTemp.git f:/verilog_sva_gh_scraper/data/full_repos/388282020
git clone --depth 1 --no-tags https://github.com/mfkiwl/ss_rvc.git f:/verilog_sva_gh_scraper/data/full_repos/389524792
git clone --depth 1 --no-tags https://github.com/Ammar-Bin-Amir/RV32I_Single_Cycle_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/354609481
git clone --depth 1 --no-tags https://github.com/A00x40/FC-Layer.git f:/verilog_sva_gh_scraper/data/full_repos/370146282
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_Encoder.git f:/verilog_sva_gh_scraper/data/full_repos/373362804
git clone --depth 1 --no-tags https://github.com/Alfred9998/APB.git f:/verilog_sva_gh_scraper/data/full_repos/372527789
git clone --depth 1 --no-tags https://github.com/NoharMarcus/FPGA_lab_project.git f:/verilog_sva_gh_scraper/data/full_repos/372717239
git clone --depth 1 --no-tags https://github.com/jorgeaportilla/ELO212-2021-1.git f:/verilog_sva_gh_scraper/data/full_repos/375065622
git clone --depth 1 --no-tags https://github.com/hao310rui140326/uvm-1.2.git f:/verilog_sva_gh_scraper/data/full_repos/355489529
git clone --depth 1 --no-tags https://github.com/FeBarbosa/UVM_example.git f:/verilog_sva_gh_scraper/data/full_repos/355664128
git clone --depth 1 --no-tags https://github.com/Philngtn/Labs_systemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/355721655
git clone --depth 1 --no-tags https://github.com/adenzer/ECE_593_A1.git f:/verilog_sva_gh_scraper/data/full_repos/353200555
git clone --depth 1 --no-tags https://github.com/vvzunin/systolic_array.git f:/verilog_sva_gh_scraper/data/full_repos/356984307
git clone --depth 1 --no-tags https://github.com/deoregaurav92/SystemVerilog_Coding_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/380821149
git clone --depth 1 --no-tags https://github.com/aurthurtang/finding_first_one.git f:/verilog_sva_gh_scraper/data/full_repos/381855490
git clone --depth 1 --no-tags https://github.com/atsmith3/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/376212143
git clone --depth 1 --no-tags https://github.com/lrvnc/trabalho6-microarquitetura.git f:/verilog_sva_gh_scraper/data/full_repos/378010945
git clone --depth 1 --no-tags https://github.com/adnanashraf17501/dff_uvm.git f:/verilog_sva_gh_scraper/data/full_repos/372139440
git clone --depth 1 --no-tags https://github.com/pranjal-mittal0/NoCRouter.git f:/verilog_sva_gh_scraper/data/full_repos/371463421
git clone --depth 1 --no-tags https://github.com/Jseok-Heo/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/369863857
git clone --depth 1 --no-tags https://github.com/Danil1997Dev/buzzer.git f:/verilog_sva_gh_scraper/data/full_repos/370385594
git clone --depth 1 --no-tags https://github.com/WeitingLian/UVM_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/384851491
git clone --depth 1 --no-tags https://github.com/mec391/system_verilog_practice.git f:/verilog_sva_gh_scraper/data/full_repos/383295564
git clone --depth 1 --no-tags https://github.com/evannuss/BYUecen220.git f:/verilog_sva_gh_scraper/data/full_repos/389801227
git clone --depth 1 --no-tags https://github.com/Monsoonexe/cpe200-project.git f:/verilog_sva_gh_scraper/data/full_repos/390834867
git clone --depth 1 --no-tags https://github.com/Gehad-16/-problems-using-system-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/385051242
git clone --depth 1 --no-tags https://github.com/ahmedmed/EventGenerator.git f:/verilog_sva_gh_scraper/data/full_repos/363146863
git clone --depth 1 --no-tags https://github.com/bhargavasai222/bhargav123.git f:/verilog_sva_gh_scraper/data/full_repos/359337275
git clone --depth 1 --no-tags https://github.com/ThePVY/processor_core.git f:/verilog_sva_gh_scraper/data/full_repos/360082203
git clone --depth 1 --no-tags https://github.com/nodenskoren/ece411_mp3_sp2018-risingedge.git f:/verilog_sva_gh_scraper/data/full_repos/360802934
git clone --depth 1 --no-tags https://github.com/Tyler1T/HSCA-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/360646884
git clone --depth 1 --no-tags https://github.com/ArquiII-2021-S1/ASIPVectorial.git f:/verilog_sva_gh_scraper/data/full_repos/367105774
git clone --depth 1 --no-tags https://github.com/Je06jm/64-bit-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/354419836
git clone --depth 1 --no-tags https://github.com/dclab02/final_project.git f:/verilog_sva_gh_scraper/data/full_repos/368131001
git clone --depth 1 --no-tags https://github.com/NitishaS-812k/Verilog-codes.git f:/verilog_sva_gh_scraper/data/full_repos/367438828
git clone --depth 1 --no-tags https://github.com/uranusb/UART_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/367426024
git clone --depth 1 --no-tags https://github.com/bhyou/sensor-network-readout.git f:/verilog_sva_gh_scraper/data/full_repos/386514038
git clone --depth 1 --no-tags https://github.com/namanmody-UML/HeterogenousCompLab3.git f:/verilog_sva_gh_scraper/data/full_repos/386929442
git clone --depth 1 --no-tags https://github.com/CloudNomad/github.io.git f:/verilog_sva_gh_scraper/data/full_repos/395374015
git clone --depth 1 --no-tags https://github.com/De3ph/A-Simple-8-Bit-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/383204719
git clone --depth 1 --no-tags https://github.com/bigBrain1901/nPOWER-ISA-5-STAGE-PIPELINED-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/363628697
git clone --depth 1 --no-tags https://github.com/hansgaensbauer/riscv-democore.git f:/verilog_sva_gh_scraper/data/full_repos/355711086
git clone --depth 1 --no-tags https://github.com/Vivek-Dave/UVM_TestBench_For_BCD_To_7_Segment.git f:/verilog_sva_gh_scraper/data/full_repos/374150740
git clone --depth 1 --no-tags https://github.com/hx15/AMBA_AP3_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/362221376
git clone --depth 1 --no-tags https://github.com/iliyankrastanov/SV_UVM_training.git f:/verilog_sva_gh_scraper/data/full_repos/368456306
git clone --depth 1 --no-tags https://github.com/adnanashraf17501/uvm_4_16_decoder.git f:/verilog_sva_gh_scraper/data/full_repos/372139272
git clone --depth 1 --no-tags https://github.com/lrvnc/trabalho5-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/375815588
git clone --depth 1 --no-tags https://github.com/aknapen/otter-fun.git f:/verilog_sva_gh_scraper/data/full_repos/380028750
git clone --depth 1 --no-tags https://github.com/BrandanJV/Scanner3D.git f:/verilog_sva_gh_scraper/data/full_repos/365638090
git clone --depth 1 --no-tags https://github.com/MEETMS7/tvip-common.git f:/verilog_sva_gh_scraper/data/full_repos/367835622
git clone --depth 1 --no-tags https://github.com/MarianoIDC/Lab4_TTT.git f:/verilog_sva_gh_scraper/data/full_repos/364681708
git clone --depth 1 --no-tags https://github.com/MarianoIDC/TallerDigitales.git f:/verilog_sva_gh_scraper/data/full_repos/392509320
git clone --depth 1 --no-tags https://github.com/MickeyMouseMouse/AlarmClock.git f:/verilog_sva_gh_scraper/data/full_repos/382351076
git clone --depth 1 --no-tags https://github.com/liqinyang/Analysis-of-random-numbers-using-FPGAs.git f:/verilog_sva_gh_scraper/data/full_repos/377231838
git clone --depth 1 --no-tags https://github.com/Thanujsai/4X4-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/378229419
git clone --depth 1 --no-tags https://github.com/RyanNand/MyProjects.git f:/verilog_sva_gh_scraper/data/full_repos/377926277
git clone --depth 1 --no-tags https://github.com/ttsaadet/FPGA-Based-POS-Terminal_METU_EE314.git f:/verilog_sva_gh_scraper/data/full_repos/378342320
