part=xc7z020clg400-1

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
syn.file=../hls_riscv/RISCV-RV32I-H1/riscv32i.h
syn.file=../hls_riscv/RISCV-RV32I-H1/riscv32i.cc
tb.file=../hls_riscv/RISCV-RV32I-H1/riscv32i_tb.cc
tb.file=../hls_riscv/RISCV-RV32I-H1/mem.txt
syn.top=cpu
cosim.wave_debug=1
cosim.trace_level=all
csim.code_analyzer=1