// Seed: 2869682524
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
endmodule
module module_1;
  wire id_2;
  logic [7:0] id_3;
  wor id_4;
  assign id_3[1'd0] = 1 * 1'd0;
  assign id_4 = 1;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5
  );
endmodule
