!!!!    6    0    1 1513385580   0000                                         
! IPG: rev 08.30p  Fri Mar 24 09:32:13 2017
!
!***  All contents copyright 2004 Cisco Systems Inc.
!***  All rights reserved.
!***  No portion of this software may be used or reproduced in any form, or
!***  by any means, without prior written permission from Cisco Systems, Inc.
!
! Part Name:         ICS553
! Alias:
! Part Type:         VLSI
! Description:       1 to 4 Clock Buffer
! Manufacturer:      Integrated Circuit Systems
! Package Style:     8 pin SOP
! Created:           Oct 20, 2004
! Programmer:        sama
! Tester:            HP3070
! Processor:         VPU
! Vector Format:     VCL
! Testjet Testable:  yes
! JTAG Device:       no
! Fault coverage:    100%
! Constraints:
! Cisco Part #:      15-7627-01

default device "u14"
set terminators to on
assign VDD to pins *
assign GND to pins *

assign OE  to pins 8
assign IN  to pins 5
assign OUT to pins 7,6,*,*  !3,2 short probe

power   VDD,GND
inputs  OE,IN
outputs OUT

disable OUT with OE to "0"

family LVT

!set load on pins 7,6 to pull down

assign Disablegroup to nodes "UNNAMED_17_PI3B3257PG_I429_E" default "1"
inputs Disablegroup

assign DisableFamilyLVT to nodes "UNNAMED_17_PI3B3257PG_I429_E"
family LVT on DisableFamilyLVT
inputs DisableFamilyLVT

!IPG: Safeguard will ignore disabled outputs
disabled device "u13" pins 12,4,7,9
!IPG: with pin 15 on node "UNNAMED_17_PI3B3257PG_I429_E"

!assign Dis to nodes "JTAG_CABLE_PRSNT_L" default "0"
!inputs Dis

pcf order default SCAN is OE,IN,OUT

unit "Func Test"
pcf
  "1 0 LLXX"
  "1 1 HHXX"
  "0 0 HHXX"
end pcf
end unit

