#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Mar 31 22:05:11 2023
# Process ID: 21716
# Current directory: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23804 C:\Users\daido\Desktop\Polimi\Anno 4\DESD\LAB2\Test_UART_packet\Test_UART_packet.xpr
# Log file: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/vivado.log
# Journal file: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.xpr}
update_compile_order -fileset sources_1
update_module_reference test_UART_packet_jstk_uart_bridge_0_0_0
update_module_reference test_UART_packet_jstk_uart_bridge_0_0_0
import_files -norecurse {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Joystick_SPI_tester/Joystick_SPI_tester.srcs/sources_1/new/digilent_jstk2_0.vhd}}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference digilent_jstk2 digilent_jstk2_0
set_property location {2 330 -91} [get_bd_cells digilent_jstk2_0]
startgroup
create_bd_cell -type ip -vlnv DigiLAB:ip:axi4stream_spi_master:1.0 axi4stream_spi_master_0
endgroup
set_property location {4 883 -223} [get_bd_cells axi4stream_spi_master_0]
set_property location {1.5 409 -250} [get_bd_cells digilent_jstk2_0]
set_property location {3 658 -191} [get_bd_cells digilent_jstk2_0]
set_property location {3 1074 -418} [get_bd_cells axi4stream_spi_master_0]
set_property location {3 1042 -243} [get_bd_cells axi4stream_spi_master_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi4stream_spi_master_0/SPI_M]
endgroup
set_property location {2 713 -188} [get_bd_cells digilent_jstk2_0]
set_property location {2 685 -176} [get_bd_cells digilent_jstk2_0]
connect_bd_intf_net [get_bd_intf_pins digilent_jstk2_0/s_axis] [get_bd_intf_pins axi4stream_spi_master_0/M_AXIS]
connect_bd_intf_net [get_bd_intf_pins digilent_jstk2_0/m_axis] [get_bd_intf_pins axi4stream_spi_master_0/S_AXIS]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi4stream_spi_master_0/aresetn]
connect_bd_net [get_bd_pins digilent_jstk2_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins digilent_jstk2_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi4stream_spi_master_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
update_module_reference test_UART_packet_jstk_uart_bridge_0_0_0
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins digilent_jstk2_0/jstk_x] [get_bd_pins jstk_uart_bridge_0_0/jstk_x]
connect_bd_net [get_bd_pins digilent_jstk2_0/jstk_y] [get_bd_pins jstk_uart_bridge_0_0/jstk_y]
connect_bd_net [get_bd_pins digilent_jstk2_0/btn_jstk] [get_bd_pins jstk_uart_bridge_0_0/btn_jstk]
connect_bd_net [get_bd_pins digilent_jstk2_0/btn_trigger] [get_bd_pins jstk_uart_bridge_0_0/btn_trigger]
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
generate_target all [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
launch_runs test_UART_packet_jstk_uart_bridge_0_0_0_synth_1
wait_on_run test_UART_packet_jstk_uart_bridge_0_0_0_synth_1
launch_runs test_UART_packet_digilent_jstk2_0_0_synth_1
wait_on_run test_UART_packet_digilent_jstk2_0_0_synth_1
launch_runs test_UART_packet_axi4stream_spi_master_0_0_synth_1
wait_on_run test_UART_packet_axi4stream_spi_master_0_0_synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
update_ip_catalog -rebuild
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
set_property  ip_repo_paths  {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP/ip_repo}} [current_project]
update_ip_catalog
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_reset] [get_bd_intf_nets jstk_uart_bridge_0_0_m_axis] [get_bd_intf_nets AXI4Stream_UART_0_UART] [get_bd_cells AXI4Stream_UART_0]
undo
reset_run test_UART_packet_jstk_uart_bridge_0_0_0_synth_1
launch_runs test_UART_packet_jstk_uart_bridge_0_0_0_synth_1
wait_on_run test_UART_packet_jstk_uart_bridge_0_0_0_synth_1
reset_run test_UART_packet_digilent_jstk2_0_0_synth_1
launch_runs test_UART_packet_digilent_jstk2_0_0_synth_1
wait_on_run test_UART_packet_digilent_jstk2_0_0_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
launch_runs test_UART_packet_jstk_uart_bridge_0_0_0_synth_1
wait_on_run test_UART_packet_jstk_uart_bridge_0_0_0_synth_1
launch_runs test_UART_packet_digilent_jstk2_0_0_synth_1
wait_on_run test_UART_packet_digilent_jstk2_0_0_synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
make_wrapper -files [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}] -top
make_wrapper -files [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}] -top
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_reset] [get_bd_intf_nets jstk_uart_bridge_0_0_m_axis] [get_bd_intf_nets AXI4Stream_UART_0_UART] [get_bd_cells AXI4Stream_UART_0]
delete_bd_objs [get_bd_nets digilent_jstk2_0_jstk_x] [get_bd_nets digilent_jstk2_0_jstk_y] [get_bd_nets digilent_jstk2_0_btn_jstk] [get_bd_nets digilent_jstk2_0_btn_trigger] [get_bd_cells jstk_uart_bridge_0_0]
delete_bd_objs [get_bd_intf_nets digilent_jstk2_0_m_axis] [get_bd_intf_nets axi4stream_spi_master_0_M_AXIS] [get_bd_cells digilent_jstk2_0]
delete_bd_objs [get_bd_nets clk_wiz_0_locked] [get_bd_nets proc_sys_reset_0_peripheral_aresetn] [get_bd_cells proc_sys_reset_0]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1] [get_bd_intf_nets axi4stream_spi_master_0_SPI_M] [get_bd_cells axi4stream_spi_master_0]
delete_bd_objs [get_bd_nets reset_1] [get_bd_nets sys_clock_1] [get_bd_cells clk_wiz_0]
update_compile_order -fileset sources_1
create_bd_cell -type module -reference digilent_jstk2 digilent_jstk2_0
create_bd_cell -type module -reference jstk_uart_bridge_0 jstk_uart_bridge_0_0
set_property location {4 1006 223} [get_bd_cells jstk_uart_bridge_0_0]
set_property location {1 965 -26} [get_bd_cells digilent_jstk2_0]
delete_bd_objs [get_bd_ports sys_clock]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
set_property location {1 302 62} [get_bd_cells proc_sys_reset_0]
set_property location {1.5 570 125} [get_bd_cells proc_sys_reset_0]
set_property location {2.5 1147 469} [get_bd_cells jstk_uart_bridge_0_0]
set_property location {3 1165 227} [get_bd_cells digilent_jstk2_0]
set_property location {1.5 786 358} [get_bd_cells proc_sys_reset_0]
set_property location {410 477} [get_bd_ports reset]
connect_bd_net [get_bd_ports reset] [get_bd_pins proc_sys_reset_0/ext_reset_in]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "test_UART_packet" 
endgroup
startgroup
connect_bd_net [get_bd_ports reset] [get_bd_pins clk_wiz_0/reset]
endgroup
connect_bd_net [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins proc_sys_reset_0/dcm_locked]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins digilent_jstk2_0/aclk]
connect_bd_net [get_bd_pins jstk_uart_bridge_0_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
startgroup
create_bd_cell -type ip -vlnv DigiLAB:ip:AXI4Stream_UART:1.1 AXI4Stream_UART_0
endgroup
set_property location {3 1124 -83} [get_bd_cells AXI4Stream_UART_0]
set_property location {1472 49} [get_bd_intf_ports usb_uart]
connect_bd_intf_net [get_bd_intf_ports usb_uart] [get_bd_intf_pins AXI4Stream_UART_0/UART]
startgroup
create_bd_cell -type ip -vlnv DigiLAB:ip:axi4stream_spi_master:1.0 axi4stream_spi_master_0
endgroup
set_property location {3 1187 80} [get_bd_cells axi4stream_spi_master_0]
connect_bd_intf_net [get_bd_intf_ports SPI_M_0] [get_bd_intf_pins axi4stream_spi_master_0/SPI_M]
connect_bd_intf_net [get_bd_intf_pins digilent_jstk2_0/s_axis] [get_bd_intf_pins axi4stream_spi_master_0/M_AXIS]
connect_bd_intf_net [get_bd_intf_pins digilent_jstk2_0/m_axis] [get_bd_intf_pins axi4stream_spi_master_0/S_AXIS]
connect_bd_net [get_bd_pins axi4stream_spi_master_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins jstk_uart_bridge_0_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins digilent_jstk2_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins AXI4Stream_UART_0/m00_axis_rx_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins AXI4Stream_UART_0/s00_axis_tx_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
startgroup
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_reset] [get_bd_pins AXI4Stream_UART_0/rst]
endgroup
connect_bd_net [get_bd_pins AXI4Stream_UART_0/m00_axis_rx_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins AXI4Stream_UART_0/s00_axis_tx_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins AXI4Stream_UART_0/clk_uart] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_intf_net [get_bd_intf_pins AXI4Stream_UART_0/S00_AXIS_TX] [get_bd_intf_pins jstk_uart_bridge_0_0/m_axis]
regenerate_bd_layout
connect_bd_net [get_bd_pins jstk_uart_bridge_0_0/jstk_x] [get_bd_pins digilent_jstk2_0/jstk_x]
connect_bd_net [get_bd_pins digilent_jstk2_0/jstk_y] [get_bd_pins jstk_uart_bridge_0_0/jstk_y]
connect_bd_net [get_bd_pins digilent_jstk2_0/btn_jstk] [get_bd_pins jstk_uart_bridge_0_0/btn_jstk]
connect_bd_net [get_bd_pins digilent_jstk2_0/btn_trigger] [get_bd_pins jstk_uart_bridge_0_0/btn_trigger]
connect_bd_net [get_bd_pins axi4stream_spi_master_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
regenerate_bd_layout
set_property location {-14 403} [get_bd_intf_ports SPI_M_0]
regenerate_bd_layout
set_property location {1440 325} [get_bd_intf_ports SPI_M_0]
regenerate_bd_layout
save_bd_design
make_wrapper -files [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}] -top
update_compile_order -fileset sources_1
generate_target all [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
launch_runs test_UART_packet_digilent_jstk2_0_1_synth_1
wait_on_run test_UART_packet_digilent_jstk2_0_1_synth_1
launch_runs test_UART_packet_jstk_uart_bridge_0_0_1_synth_1
wait_on_run test_UART_packet_jstk_uart_bridge_0_0_1_synth_1
launch_runs test_UART_packet_proc_sys_reset_0_1_synth_1
wait_on_run test_UART_packet_proc_sys_reset_0_1_synth_1
launch_runs test_UART_packet_clk_wiz_0_1_synth_1
wait_on_run test_UART_packet_clk_wiz_0_1_synth_1
launch_runs test_UART_packet_AXI4Stream_UART_0_1_synth_1
wait_on_run test_UART_packet_AXI4Stream_UART_0_1_synth_1
launch_runs test_UART_packet_axi4stream_spi_master_0_1_synth_1
wait_on_run test_UART_packet_axi4stream_spi_master_0_1_synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
update_module_reference test_UART_packet_jstk_uart_bridge_0_0_1
update_module_reference test_UART_packet_digilent_jstk2_0_1
generate_target all [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
launch_runs test_UART_packet_digilent_jstk2_0_1_synth_1
wait_on_run test_UART_packet_digilent_jstk2_0_1_synth_1
launch_runs test_UART_packet_jstk_uart_bridge_0_0_1_synth_1
wait_on_run test_UART_packet_jstk_uart_bridge_0_0_1_synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
update_module_reference test_UART_packet_jstk_uart_bridge_0_0_1
generate_target all [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
launch_runs test_UART_packet_jstk_uart_bridge_0_0_1_synth_1
wait_on_run test_UART_packet_jstk_uart_bridge_0_0_1_synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
update_module_reference test_UART_packet_jstk_uart_bridge_0_0_1
generate_target all [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
launch_runs test_UART_packet_jstk_uart_bridge_0_0_1_synth_1
wait_on_run test_UART_packet_jstk_uart_bridge_0_0_1_synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}
delete_bd_objs [get_bd_nets sys_clock_1] [get_bd_ports sys_clock]
apply_board_connection -board_interface "reset" -ip_intf "clk_wiz_0/reset" -diagram "test_UART_packet" 
save_bd_design
reset_run test_UART_packet_clk_wiz_0_1_synth_1
launch_runs test_UART_packet_clk_wiz_0_1_synth_1
wait_on_run test_UART_packet_clk_wiz_0_1_synth_1
delete_bd_objs [get_bd_nets reset_0_1] [get_bd_ports reset_0]
delete_bd_objs [get_bd_nets reset_1] [get_bd_ports reset]
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN2" -diagram "test_UART_packet" 
delete_bd_objs [get_bd_nets clk_wiz_0_locked] [get_bd_cells clk_wiz_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "test_UART_packet" 
endgroup
startgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins proc_sys_reset_0/dcm_locked]
apply_board_connection -board_interface "reset" -ip_intf "clk_wiz_0/reset" -diagram "test_UART_packet" 
startgroup
connect_bd_net [get_bd_ports reset] [get_bd_pins proc_sys_reset_0/ext_reset_in]
endgroup
save_bd_design
regenerate_bd_layout
generate_target all [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
launch_runs test_UART_packet_clk_wiz_0_2_synth_1
wait_on_run test_UART_packet_clk_wiz_0_2_synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
current_design synth_1
close_design
open_run synth_1 -name synth_1
place_ports SPI_M_0_io0_io J2
place_ports SPI_M_0_io1_io L2
place_ports SPI_M_0_sck_io G2
place_ports SPI_M_0_ss_io J1
set_property IOSTANDARD LVCMOS33 [get_ports [list usb_uart_rxd usb_uart_txd]]
set_property IOSTANDARD LVCMOS33 [get_ports [list SPI_M_0_io0_io SPI_M_0_io1_io SPI_M_0_sck_io SPI_M_0_ss_io]]
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}
delete_bd_objs [get_bd_intf_nets AXI4Stream_UART_0_UART] [get_bd_intf_ports usb_uart]
apply_board_connection -board_interface "usb_uart" -ip_intf "AXI4Stream_UART_0/UART" -diagram "test_UART_packet" 
reset_run test_UART_packet_AXI4Stream_UART_0_1_synth_1
save_bd_design
file mkdir {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new}
close [ open {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc}}
set_property target_constrs_file {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/constrs_1/new/PINS.xdc} [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}
update_module_reference test_UART_packet_digilent_jstk2_0_1
current_design rtl_1
generate_target all [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
launch_runs test_UART_packet_digilent_jstk2_0_1_synth_1
wait_on_run test_UART_packet_digilent_jstk2_0_1_synth_1
refresh_design
reset_run test_UART_packet_digilent_jstk2_0_1_synth_1
launch_runs test_UART_packet_digilent_jstk2_0_1_synth_1
wait_on_run test_UART_packet_digilent_jstk2_0_1_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
refresh_design
reset_run synth_1
update_module_reference test_UART_packet_digilent_jstk2_0_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
current_design synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/impl_1/test_UART_packet_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/impl_1/test_UART_packet_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}
update_module_reference test_UART_packet_digilent_jstk2_0_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/impl_1/test_UART_packet_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}
startgroup
set_property -dict [list CONFIG.c_sclkfreq {5000}] [get_bd_cells axi4stream_spi_master_0]
endgroup
startgroup
endgroup
startgroup
endgroup
current_design rtl_1
reset_run test_UART_packet_axi4stream_spi_master_0_1_synth_1
launch_runs test_UART_packet_axi4stream_spi_master_0_1_synth_1
wait_on_run test_UART_packet_axi4stream_spi_master_0_1_synth_1
generate_target all [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
current_design synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/impl_1/test_UART_packet_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/impl_1/test_UART_packet_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}
startgroup
endgroup
update_module_reference test_UART_packet_digilent_jstk2_0_1
current_design rtl_1
generate_target all [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
launch_runs test_UART_packet_digilent_jstk2_0_1_synth_1
wait_on_run test_UART_packet_digilent_jstk2_0_1_synth_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
current_design synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/impl_1/test_UART_packet_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
startgroup
set_property package_pin "" [get_ports [list  SPI_M_0_io1_io]]
place_ports SPI_M_0_io0_io L2
endgroup
place_ports SPI_M_0_io1_io J2
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/impl_1/test_UART_packet_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}
update_module_reference test_UART_packet_digilent_jstk2_0_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/impl_1/test_UART_packet_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}
update_module_reference test_UART_packet_digilent_jstk2_0_1
startgroup
endgroup
current_design rtl_1
generate_target all [get_files {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.srcs/sources_1/bd/test_UART_packet/test_UART_packet.bd}}]
launch_runs test_UART_packet_digilent_jstk2_0_1_synth_1
wait_on_run test_UART_packet_digilent_jstk2_0_1_synth_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
current_design synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB2/Test_UART_packet/Test_UART_packet.runs/impl_1/test_UART_packet_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
