// Seed: 2861557275
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_3
  );
  assign modCall_1.id_6 = 0;
  output wire id_2;
  output wire id_1;
  parameter id_4 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    input wor id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wor id_5,
    output tri0 id_6,
    output uwire id_7,
    output wand id_8
    , id_10
);
  logic id_11;
  ;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
endmodule
module module_2 #(
    parameter id_6 = 32'd84
) (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [-1 : -1 'b0] id_4, id_5, _id_6;
  wand [id_6 : -1] id_7 = -1'b0;
endmodule
