
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/reduction_layer/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/reduction_layer
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer.v
# synth_design -part xc7z020clg484-3 -top reduction_layer -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top reduction_layer -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 293054 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.535 ; gain = 25.895 ; free physical = 221796 ; free virtual = 289652
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'reduction_layer' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer.v:48]
INFO: [Synth 8-6157] synthesizing module 'spram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer.v:318]
INFO: [Synth 8-6155] done synthesizing module 'spram' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer.v:318]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer.v:108]
INFO: [Synth 8-6157] synthesizing module 'reduction_unit' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer.v:374]
INFO: [Synth 8-6157] synthesizing module 'processing_element' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer.v:1321]
	Parameter IN_DWIDTH bound to: 16 - type: integer 
	Parameter OUT_DWIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'processing_element' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer.v:1321]
INFO: [Synth 8-6157] synthesizing module 'processing_element__parameterized0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer.v:1321]
	Parameter IN_DWIDTH bound to: 20 - type: integer 
	Parameter OUT_DWIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'processing_element__parameterized0' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer.v:1321]
INFO: [Synth 8-6155] done synthesizing module 'reduction_unit' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer.v:374]
INFO: [Synth 8-6157] synthesizing module 'rounding' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer.v:1350]
	Parameter IWID bound to: 20 - type: integer 
	Parameter OWID bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rounding' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer.v:1350]
INFO: [Synth 8-6155] done synthesizing module 'reduction_layer' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer.v:48]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1548.301 ; gain = 72.660 ; free physical = 221808 ; free virtual = 289665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1548.301 ; gain = 72.660 ; free physical = 221807 ; free virtual = 289665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1556.297 ; gain = 80.656 ; free physical = 221807 ; free virtual = 289665
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'reduction_layer'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                             0000
                 iSTATE0 |                               01 |                             0001
                 iSTATE1 |                               10 |                             0010
                 iSTATE2 |                               11 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'reduction_layer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1565.539 ; gain = 89.898 ; free physical = 221655 ; free virtual = 289512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register q_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer.v:340]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 65    
	   2 Input     17 Bit       Adders := 64    
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	             2048 Bit    Registers := 1     
	               20 Bit    Registers := 128   
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 256   
	   2 Input     17 Bit        Muxes := 64    
	   2 Input     16 Bit        Muxes := 193   
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register q_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer.v:340]
Hierarchical RTL Component report 
Module reduction_layer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module spram 
Detailed RTL Component Info : 
+---Registers : 
	             2048 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module processing_element 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
Module processing_element__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
Module reduction_unit 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 128   
Module rounding 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute63_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute63_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute63_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute62_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute62_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute62_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute61_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute61_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute61_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute60_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute60_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute60_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute59_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute59_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute59_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute58_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute58_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute58_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute57_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute57_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute57_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute56_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute56_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute56_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute55_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute55_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute55_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute54_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute54_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute54_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute53_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute53_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute53_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute52_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute52_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute52_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute51_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute51_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute51_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute50_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute50_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute50_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute49_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute49_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute49_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute48_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute48_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute48_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute47_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute47_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute47_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute46_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute46_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute46_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute45_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute45_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute45_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute44_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute44_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute44_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute43_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute43_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute43_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute42_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute42_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute42_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute41_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute41_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute41_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute40_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute40_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute40_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute39_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute39_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute39_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute38_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute38_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute38_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute37_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute37_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute37_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute36_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute36_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute36_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute35_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute35_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute35_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute34_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute34_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute34_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute33_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute33_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute33_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute32_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute32_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute32_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute31_out_stage7_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute31_out_stage7_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute31_out_stage7_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ucu/\compute30_out_stage7_reg_reg[17] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1751.492 ; gain = 275.852 ; free physical = 221014 ; free virtual = 288875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|spram:      | ram_reg    | 32 x 2048(NO_CHANGE)   | W | R |                        |   |   | Port A           | 57     | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_38 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_38 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_40 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_40 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_41 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_41 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_42 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_42 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_44 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_44 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_45 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_45 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_46 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_46 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_48 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_48 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_49 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/in_data/ram_reg_49 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1751.496 ; gain = 275.855 ; free physical = 220972 ; free virtual = 288834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|spram:      | ram_reg    | 32 x 2048(NO_CHANGE)   | W | R |                        |   |   | Port A           | 57     | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_4' (RAMB18E1) to 'in_data/ram_reg_0'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_8' (RAMB18E1) to 'in_data/ram_reg_0'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_12' (RAMB18E1) to 'in_data/ram_reg_0'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_16' (RAMB18E1) to 'in_data/ram_reg_0'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_20' (RAMB18E1) to 'in_data/ram_reg_0'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_24' (RAMB18E1) to 'in_data/ram_reg_0'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_28' (RAMB18E1) to 'in_data/ram_reg_0'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_32' (RAMB18E1) to 'in_data/ram_reg_0'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_36' (RAMB18E1) to 'in_data/ram_reg_0'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_40' (RAMB18E1) to 'in_data/ram_reg_0'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_44' (RAMB18E1) to 'in_data/ram_reg_0'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_48' (RAMB18E1) to 'in_data/ram_reg_0'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_52' (RAMB18E1) to 'in_data/ram_reg_0'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_5' (RAMB18E1) to 'in_data/ram_reg_1'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_9' (RAMB18E1) to 'in_data/ram_reg_1'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_13' (RAMB18E1) to 'in_data/ram_reg_1'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_17' (RAMB18E1) to 'in_data/ram_reg_1'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_21' (RAMB18E1) to 'in_data/ram_reg_1'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_25' (RAMB18E1) to 'in_data/ram_reg_1'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_29' (RAMB18E1) to 'in_data/ram_reg_1'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_33' (RAMB18E1) to 'in_data/ram_reg_1'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_37' (RAMB18E1) to 'in_data/ram_reg_1'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_41' (RAMB18E1) to 'in_data/ram_reg_1'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_45' (RAMB18E1) to 'in_data/ram_reg_1'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_49' (RAMB18E1) to 'in_data/ram_reg_1'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_53' (RAMB18E1) to 'in_data/ram_reg_1'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_6' (RAMB18E1) to 'in_data/ram_reg_2'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_10' (RAMB18E1) to 'in_data/ram_reg_2'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_14' (RAMB18E1) to 'in_data/ram_reg_2'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_18' (RAMB18E1) to 'in_data/ram_reg_2'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_22' (RAMB18E1) to 'in_data/ram_reg_2'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_26' (RAMB18E1) to 'in_data/ram_reg_2'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_30' (RAMB18E1) to 'in_data/ram_reg_2'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_34' (RAMB18E1) to 'in_data/ram_reg_2'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_38' (RAMB18E1) to 'in_data/ram_reg_2'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_42' (RAMB18E1) to 'in_data/ram_reg_2'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_46' (RAMB18E1) to 'in_data/ram_reg_2'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_50' (RAMB18E1) to 'in_data/ram_reg_2'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_54' (RAMB18E1) to 'in_data/ram_reg_2'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_7' (RAMB18E1) to 'in_data/ram_reg_3'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_11' (RAMB18E1) to 'in_data/ram_reg_3'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_15' (RAMB18E1) to 'in_data/ram_reg_3'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_19' (RAMB18E1) to 'in_data/ram_reg_3'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_23' (RAMB18E1) to 'in_data/ram_reg_3'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_27' (RAMB18E1) to 'in_data/ram_reg_3'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_31' (RAMB18E1) to 'in_data/ram_reg_3'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_35' (RAMB18E1) to 'in_data/ram_reg_3'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_39' (RAMB18E1) to 'in_data/ram_reg_3'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_43' (RAMB18E1) to 'in_data/ram_reg_3'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_47' (RAMB18E1) to 'in_data/ram_reg_3'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_51' (RAMB18E1) to 'in_data/ram_reg_3'
INFO: [Synth 8-223] decloning instance 'in_data/ram_reg_55' (RAMB18E1) to 'in_data/ram_reg_3'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1770.492 ; gain = 294.852 ; free physical = 220951 ; free virtual = 288813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1770.496 ; gain = 294.855 ; free physical = 220590 ; free virtual = 288452
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1770.496 ; gain = 294.855 ; free physical = 220583 ; free virtual = 288444
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1770.496 ; gain = 294.855 ; free physical = 220586 ; free virtual = 288447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1770.496 ; gain = 294.855 ; free physical = 220584 ; free virtual = 288446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1770.496 ; gain = 294.855 ; free physical = 220574 ; free virtual = 288436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1770.496 ; gain = 294.855 ; free physical = 220573 ; free virtual = 288435
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  1413|
|2     |LUT1     |     5|
|3     |LUT2     |  2402|
|4     |LUT3     |    88|
|5     |LUT4     |  4456|
|6     |LUT5     |  1028|
|7     |LUT6     |  1146|
|8     |RAMB18E1 |     5|
|9     |FDRE     |  2300|
|10    |FDSE     |     1|
+------+---------+------+

Report Instance Areas: 
+------+----------+---------------+------+
|      |Instance  |Module         |Cells |
+------+----------+---------------+------+
|1     |top       |               | 12844|
|2     |  u_round |rounding       |     5|
|3     |  in_data |spram          |  4824|
|4     |  ucu     |reduction_unit |  7982|
+------+----------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1770.496 ; gain = 294.855 ; free physical = 220573 ; free virtual = 288435
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1770.496 ; gain = 294.855 ; free physical = 220577 ; free virtual = 288438
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1770.500 ; gain = 294.855 ; free physical = 220587 ; free virtual = 288449
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1418 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1879.668 ; gain = 0.000 ; free physical = 220483 ; free virtual = 288344
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
283 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1879.668 ; gain = 404.125 ; free physical = 220548 ; free virtual = 288410
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2438.320 ; gain = 558.652 ; free physical = 220019 ; free virtual = 287882
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2438.320 ; gain = 0.000 ; free physical = 220017 ; free virtual = 287880
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2462.332 ; gain = 0.000 ; free physical = 220008 ; free virtual = 287881
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/reduction_layer/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/reduction_layer/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2587.602 ; gain = 0.004 ; free physical = 219861 ; free virtual = 287725

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 100dd2a33

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2587.602 ; gain = 0.000 ; free physical = 219859 ; free virtual = 287724

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 100dd2a33

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2587.602 ; gain = 0.000 ; free physical = 219834 ; free virtual = 287699
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 100dd2a33

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2587.602 ; gain = 0.000 ; free physical = 219839 ; free virtual = 287703
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d705e023

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2587.602 ; gain = 0.000 ; free physical = 219829 ; free virtual = 287694
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d705e023

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2587.602 ; gain = 0.000 ; free physical = 219840 ; free virtual = 287704
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 9e27fe85

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2587.602 ; gain = 0.000 ; free physical = 219833 ; free virtual = 287697
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 9e27fe85

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2587.602 ; gain = 0.000 ; free physical = 219827 ; free virtual = 287691
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2587.602 ; gain = 0.000 ; free physical = 219839 ; free virtual = 287703
Ending Logic Optimization Task | Checksum: 9e27fe85

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2587.602 ; gain = 0.000 ; free physical = 219839 ; free virtual = 287703

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.791 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 9e27fe85

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2867.770 ; gain = 0.000 ; free physical = 219805 ; free virtual = 287669
Ending Power Optimization Task | Checksum: 9e27fe85

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2867.770 ; gain = 280.168 ; free physical = 219822 ; free virtual = 287686

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 9e27fe85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.770 ; gain = 0.000 ; free physical = 219818 ; free virtual = 287682

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.770 ; gain = 0.000 ; free physical = 219818 ; free virtual = 287682
Ending Netlist Obfuscation Task | Checksum: 9e27fe85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.770 ; gain = 0.000 ; free physical = 219817 ; free virtual = 287682
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2867.770 ; gain = 280.172 ; free physical = 219815 ; free virtual = 287679
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 9e27fe85
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module reduction_layer ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2867.770 ; gain = 0.000 ; free physical = 219754 ; free virtual = 287618
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.791 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2867.770 ; gain = 0.000 ; free physical = 219720 ; free virtual = 287584
IDT: Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2867.770 ; gain = 0.000 ; free physical = 219723 ; free virtual = 287587
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 166 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2875.773 ; gain = 8.004 ; free physical = 219697 ; free virtual = 287562
Power optimization passes: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2875.773 ; gain = 8.004 ; free physical = 219697 ; free virtual = 287561

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219777 ; free virtual = 287641


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design reduction_layer ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 2301
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 10
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 9e27fe85

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219773 ; free virtual = 287637
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 9e27fe85
Power optimization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2875.773 ; gain = 8.004 ; free physical = 219787 ; free virtual = 287651
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 6322560 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9e27fe85

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219803 ; free virtual = 287667
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 9e27fe85

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219797 ; free virtual = 287661
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 9e27fe85

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219808 ; free virtual = 287672
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 9e27fe85

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219808 ; free virtual = 287672
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 9e27fe85

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219808 ; free virtual = 287672

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219808 ; free virtual = 287672
Ending Netlist Obfuscation Task | Checksum: 9e27fe85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219808 ; free virtual = 287672
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2875.773 ; gain = 8.004 ; free physical = 219808 ; free virtual = 287672
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219764 ; free virtual = 287629
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1277685a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219764 ; free virtual = 287629
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219764 ; free virtual = 287628

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a77d01f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219750 ; free virtual = 287614

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f963d23c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219734 ; free virtual = 287599

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f963d23c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219734 ; free virtual = 287599
Phase 1 Placer Initialization | Checksum: f963d23c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219734 ; free virtual = 287599

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 109f2ab89

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219725 ; free virtual = 287590

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 220854 ; free virtual = 288717

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 11ffa018d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 220854 ; free virtual = 288717
Phase 2 Global Placement | Checksum: 1790d2c76

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 220854 ; free virtual = 288717

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1790d2c76

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 220854 ; free virtual = 288717

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1724461de

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 220739 ; free virtual = 288602

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: eecba8ad

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 220693 ; free virtual = 288556

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: eecba8ad

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 220699 ; free virtual = 288562

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 20dca8b70

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 220748 ; free virtual = 288612

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ed6046a6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 220733 ; free virtual = 288596

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ed6046a6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 220732 ; free virtual = 288595
Phase 3 Detail Placement | Checksum: 1ed6046a6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 220732 ; free virtual = 288595

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17a1d6e07

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net reset_reduction_unit_reg_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 17a1d6e07

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 220666 ; free virtual = 288529
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.745. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17c411fe9

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 220669 ; free virtual = 288532
Phase 4.1 Post Commit Optimization | Checksum: 17c411fe9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 220654 ; free virtual = 288517

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17c411fe9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 220652 ; free virtual = 288515

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17c411fe9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 220651 ; free virtual = 288514

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 220650 ; free virtual = 288513
Phase 4.4 Final Placement Cleanup | Checksum: 1a363244c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 220655 ; free virtual = 288519
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a363244c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 220649 ; free virtual = 288512
Ending Placer Task | Checksum: 169359779

Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 220651 ; free virtual = 288514
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 220662 ; free virtual = 288526
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 220564 ; free virtual = 288428
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 220556 ; free virtual = 288422
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 220528 ; free virtual = 288405
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/reduction_layer/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a086f177 ConstDB: 0 ShapeSum: c8aea602 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "bram_in_wdata_ext[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bram_in_wdata_ext[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bram_in_wdata_ext[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bram_in_wdata_ext[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bram_in_wdata_ext[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bram_in_wdata_ext[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bram_in_wdata_ext[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bram_in_wdata_ext[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bram_in_wdata_ext[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bram_in_wdata_ext[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bram_in_wdata_ext[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bram_in_wdata_ext[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bram_in_wdata_ext[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bram_in_wdata_ext[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bram_in_wdata_ext[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bram_in_wdata_ext[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bram_in_wdata_ext[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bram_in_wdata_ext[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bram_in_wdata_ext[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bram_in_wdata_ext[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bram_in_wdata_ext[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bram_in_wdata_ext[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bram_in_wdata_ext[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bram_in_wdata_ext[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bram_in_wdata_ext[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bram_in_wdata_ext[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bram_in_wdata_ext[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bram_in_wdata_ext[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bram_in_wdata_ext[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bram_in_wdata_ext[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bram_in_wdata_ext[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bram_in_wdata_ext[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bram_in_we" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bram_in_we". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reduction_type[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reduction_type[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reduction_type[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reduction_type[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_addr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_addr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_addr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_addr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_addr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_addr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_addr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_addr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bram_in_addr_ext[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bram_in_addr_ext[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resetn" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resetn". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_addr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_addr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_addr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_addr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_addr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_addr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_addr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_addr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_addr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_addr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bram_in_addr_ext[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bram_in_addr_ext[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_addr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_addr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bram_in_addr_ext[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bram_in_addr_ext[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bram_in_addr_ext[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bram_in_addr_ext[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bram_in_addr_ext[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bram_in_addr_ext[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 11d11cb6f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219693 ; free virtual = 287561
Post Restoration Checksum: NetGraph: 2c530088 NumContArr: f0becae7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11d11cb6f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219693 ; free virtual = 287561

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11d11cb6f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219652 ; free virtual = 287520

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11d11cb6f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219650 ; free virtual = 287518
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1af509e89

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219668 ; free virtual = 287536
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.896  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 17eaa2452

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219634 ; free virtual = 287502

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18fd87636

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219610 ; free virtual = 287478

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 656
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.892  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e6d92626

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219602 ; free virtual = 287470
Phase 4 Rip-up And Reroute | Checksum: 1e6d92626

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219602 ; free virtual = 287470

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1e6d92626

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219602 ; free virtual = 287470

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e6d92626

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219602 ; free virtual = 287470
Phase 5 Delay and Skew Optimization | Checksum: 1e6d92626

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219602 ; free virtual = 287470

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f8e8f8fc

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219601 ; free virtual = 287469
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.892  | TNS=0.000  | WHS=0.118  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f8e8f8fc

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219600 ; free virtual = 287469
Phase 6 Post Hold Fix | Checksum: 1f8e8f8fc

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219600 ; free virtual = 287469

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.54717 %
  Global Horizontal Routing Utilization  = 2.82649 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 140967325

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219600 ; free virtual = 287468

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 140967325

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219599 ; free virtual = 287467

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e98b9295

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219584 ; free virtual = 287453

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.892  | TNS=0.000  | WHS=0.118  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: e98b9295

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219592 ; free virtual = 287461
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219628 ; free virtual = 287496

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219627 ; free virtual = 287496
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219626 ; free virtual = 287495
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219616 ; free virtual = 287489
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2875.773 ; gain = 0.000 ; free physical = 219592 ; free virtual = 287476
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/reduction_layer/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/reduction_layer/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/reduction_layer/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/reduction_layer/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2885.633 ; gain = 0.000 ; free physical = 219393 ; free virtual = 287265
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 03:47:42 2022...
