SCHM0103

HEADER
{
 FREEID 10417
 VARIABLES
 {
  #ARCHITECTURE="VP7_RS232"
  #BLOCKTABLE_FILE="#table.bde"
  #BLOCKTABLE_INCLUDED="1"
  #ENTITY="VP7_RS232"
  #LANGUAGE="VHDL"
  AUTHOR="LiberT"
  COMPANY="Université Laval-Faculté des Sciences et de Gnie"
  CREATIONDATE="10/14/2005"
  TITLE="VP7_RS232"
 }
 SYMBOL "#default" "rs232_dispatcher" "rs232_dispatcher"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #LANGUAGE="VHDL"
    #MODIFIED="1168273765"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (-20,-140,280,820)
    FREEID 53
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (0,-116,260,770)
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,690,45,714)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,650,72,674)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,410,166,434)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,370,148,394)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,-50,108,-26)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,-10,185,14)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
     ORIENTATION 2
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,-90,96,-66)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
     ORIENTATION 2
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (111,230,255,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (133,270,255,294)
     ALIGN 6
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (125,190,255,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 34
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,330,73,354)
     ALIGN 4
     MARGINS (1,1)
     PARENT 38
     ORIENTATION 2
    }
    TEXT  43, 0, 0
    {
     TEXT "$#NAME"
     RECT (159,30,255,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 42
    }
    TEXT  45, 0, 0
    {
     TEXT "$#NAME"
     RECT (150,70,255,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 44
    }
    TEXT  47, 0, 0
    {
     TEXT "$#NAME"
     RECT (134,570,255,594)
     ALIGN 6
     MARGINS (1,1)
     PARENT 46
    }
    TEXT  49, 0, 0
    {
     TEXT "$#NAME"
     RECT (128,110,255,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 48
    }
    TEXT  51, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,530,140,554)
     ALIGN 4
     MARGINS (1,1)
     PARENT 50
    }
    PIN  4, 0, 0
    {
     COORD (-20,700)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (-20,660)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RESET"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (-20,420)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_DATA_IN(7:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (-20,380)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_DATA_RDY"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (-20,-40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_EMPTY"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (-20,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_DATA_OUT(7:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (-20,-80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_LOAD"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (280,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DATA_OUT(7:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (280,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DATA_VALID"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (280,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="FRAME_TYPE"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="t_RS232"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (-20,340)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_RD"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  42, 0, 0
    {
     COORD (280,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CFG_REQ"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  44, 0, 0
    {
     COORD (280,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="STAT_REQ"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  46, 0, 0
    {
     COORD (280,580)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="FRAME_ERR"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  48, 0, 0
    {
     COORD (280,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="STAT94_REQ"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  50, 0, 0
    {
     COORD (-20,540)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="INSIDE_CLINK"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "config_decoder" "Config_Decoder"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #LANGUAGE="VHDL"
    #MODIFIED="1168269143"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (-20,-220,260,420)
    FREEID 53
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (0,-207,240,387)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,230,45,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,190,72,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,90,150,114)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,130,129,154)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,50,128,74)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (100,230,235,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (78,270,235,294)
     ALIGN 6
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (148,310,235,334)
     ALIGN 6
     MARGINS (1,1)
     PARENT 34
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,350,126,374)
     ALIGN 4
     MARGINS (1,1)
     PARENT 36
    }
    TEXT  41, 0, 0
    {
     TEXT "$#NAME"
     RECT (66,-90,235,-66)
     ALIGN 6
     MARGINS (1,1)
     PARENT 40
    }
    TEXT  43, 0, 0
    {
     TEXT "$#NAME"
     RECT (43,-130,235,-106)
     ALIGN 6
     MARGINS (1,1)
     PARENT 42
    }
    TEXT  47, 0, 0
    {
     TEXT "$#NAME"
     RECT (41,-170,235,-146)
     ALIGN 6
     MARGINS (1,1)
     PARENT 46
    }
    TEXT  49, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,-10,186,14)
     ALIGN 4
     MARGINS (1,1)
     PARENT 48
    }
    TEXT  51, 0, 0
    {
     TEXT "$#NAME"
     RECT (90,10,235,34)
     ALIGN 6
     MARGINS (1,1)
     PARENT 50
    }
    PIN  2, 0, 0
    {
     COORD (-20,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (-20,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RESET"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (-20,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RS232_DIN(7:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (-20,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RS232_DVAL"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (-20,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RS232_TYPE"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="t_RS232"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (260,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RAM_ADD(8:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (260,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RAM_DATA(15:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (260,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RAM_WE"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (-20,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="FRAME_ERR"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  40, 0, 0
    {
     COORD (260,-80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RS232_MODE(2:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  42, 0, 0
    {
     COORD (260,-120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RS232_MODE_CTRL"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  46, 0, 0
    {
     COORD (260,-160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DIAG_ACQ_NUM(3:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  48, 0, 0
    {
     COORD (-20,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="KEEP_LOCAL_CFG"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  50, 0, 0
    {
     COORD (260,20)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="RECORD"
      #NAME="CONFIG_CLINK"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="CLinkConfig"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "as_fifo_w8_d15" "as_fifo_w8_d15"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1084985999"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,280,340)
    FREEID 29
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,-2,260,322)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,60,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,103,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (189,110,255,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 6
     ORIENTATION 2
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (201,230,255,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,270,78,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (229,210,255,234)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,76,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,84,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
     ORIENTATION 2
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,80,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (140,250,255,274)
     ALIGN 6
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (202,30,255,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 22
     ORIENTATION 2
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (138,270,255,294)
     ALIGN 6
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (162,70,255,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 26
    }
    PIN  2, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ainit"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="dout(7:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (280,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="din(7:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (280,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="empty"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rd_clk"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (280,220)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="full"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rd_en"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rd_ack"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="wr_clk"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (280,260)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="rd_count(3:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (280,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="wr_en"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (280,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="wr_count(3:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (280,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="almost_full"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "UARTS" "UARTS"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #GENERIC0="Fxtal:INTEGER:=3686400"
    #GENERIC1="Parity:BOOLEAN:=false"
    #GENERIC2="Even:BOOLEAN:=false"
    #GENERIC3="Baud1:INTEGER:=115200"
    #GENERIC4="Baud2:INTEGER:=6250000"
    #HDL_ENTRIES=
"library STD,IEEE;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1129919739"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-500,200,300)
    FREEID 25
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,-480,180,280)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,71,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (94,10,175,34)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,65,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (125,70,175,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (106,-370,175,-346)
     ALIGN 6
     MARGINS (1,1)
     PARENT 10
     ORIENTATION 2
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (110,-70,175,-46)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (148,-410,175,-386)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
     ORIENTATION 2
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,-130,48,-106)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
     ORIENTATION 2
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,66,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (110,-470,175,-446)
     ALIGN 6
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,-210,50,-186)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    PIN  2, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Baud"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (200,20)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Dout(7:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (200,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RxErr"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (200,-360)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Din(7:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (200,-60)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RxRDY"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (200,-400)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="LD"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,-120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Tx"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RST"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (200,-460)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TxBusy"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,-200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Rx"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "VP7_RS232_dispatcher" "VP7_RS232_dispatcher"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #LANGUAGE="VHDL"
    #MODIFIED="1167855631"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (-20,-20,380,880)
    FREEID 37
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (0,0,360,840)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,770,45,794)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,730,46,754)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,90,171,114)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,130,211,154)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,270,171,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,310,211,334)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,470,141,494)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,590,101,614)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,630,110,654)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,670,132,694)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (229,230,355,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 24
     ORIENTATION 2
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,50,146,74)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
     ORIENTATION 2
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,230,146,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
     ORIENTATION 2
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,430,152,454)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
     ORIENTATION 2
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,510,192,534)
     ALIGN 4
     MARGINS (1,1)
     PARENT 32
     ORIENTATION 2
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (5,370,157,394)
     ALIGN 4
     MARGINS (1,1)
     PARENT 34
    }
    PIN  2, 0, 0
    {
     COORD (-20,780)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (-20,740)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RST"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (-20,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="FPGA1_RX_DVAL"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (-20,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="FPGA1_RX_DATA(7:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (-20,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="FPGA2_RX_DVAL"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (-20,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="FPGA2_RX_DATA(7:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (-20,480)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAIN_TX_RDY"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (-20,600)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CFG_REQ"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (-20,640)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="STAT_REQ"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (-20,680)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="STAT94_REQ"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (380,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="RECORD"
      #NAME="VP7_STATUS"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="VP7StatusInfo"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (-20,60)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="FPGA1_RX_EN"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (-20,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="FPGA2_RX_EN"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (-20,440)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAIN_TX_DVAL"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (-20,520)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MAIN_TX_DATA(7:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (-20,380)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="VP30_PRESENT"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "sync_reset" "sync_reset"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1153412135"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,240,120)
    FREEID 8
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,220,120)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,105,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (135,30,215,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,65,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARESET"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (240,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #INITIAL_VALUE="'1'"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="SRESET"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (4400,3400)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
 }
 
 BODY
 {
  TEXT  5, 0, 0
  {
   TEXT "$#NAME"
   RECT (2575,2931,2624,2960)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7616
  }
  TEXT  7, 0, 0
  {
   TEXT "$#NAME"
   RECT (2587,2971,2635,3000)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7617
  }
  INSTANCE  12, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="rs232_dispatcher"
    #LIBRARY="#default"
    #REFERENCE="U21"
    #SYMBOL="rs232_dispatcher"
   }
   COORD (2700,2300)
   VERTEXES ( (4,7372), (6,7370), (14,7446), (16,7452), (18,7375), (22,7378), (24,7376), (28,7539), (30,7537), (34,7535), (38,7450), (42,7533), (44,7531), (46,7529), (48,7528), (50,10383) )
   PINPROP 50,"#PIN_STATE","0"
  }
  TEXT  27, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2700,2149,2755,2184)
   ALIGN 8
   MARGINS (1,1)
   PARENT 12
  }
  TEXT  28, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2722,3071,2948,3106)
   MARGINS (1,1)
   PARENT 12
  }
  INSTANCE  29, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="config_decoder"
    #LIBRARY="#default"
    #REFERENCE="U19"
    #SYMBOL="Config_Decoder"
   }
   COORD (3240,2440)
   VERTEXES ( (2,7402), (4,7400), (8,7538), (12,7536), (16,7534), (30,7518), (32,7516), (34,7514), (36,7488), (40,7525), (42,7523), (48,9670), (50,9759) )
   PINPROP 50,"#PIN_STATE","0"
  }
  TEXT  40, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (3238,2828,3439,2863)
   MARGINS (1,1)
   PARENT 29
  }
  TEXT  41, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3238,2185,3293,2220)
   ALIGN 8
   MARGINS (1,1)
   PARENT 29
  }
  NET BUS  42, 0, 0
  NET WIRE  46, 0, 0
  TEXT  50, 0, 0
  {
   TEXT "$#NAME"
   RECT (3105,2610,3154,2639)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7631
  }
  TEXT  52, 0, 0
  {
   TEXT "$#NAME"
   RECT (3132,2651,3180,2680)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7632
  }
  NET WIRE  54, 0, 0
  INSTANCE  67, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="as_fifo_w8_d15"
    #LIBRARY="#default"
    #REFERENCE="U41"
    #SYMBOL="as_fifo_w8_d15"
   }
   COORD (1740,2220)
   VERTEXES ( (14,7357), (16,7360), (4,7348), (2,7351), (18,7353), (10,7355), (22,7394), (26,7392), (6,7398) )
   PINPROP 6,"#PIN_STATE","0"
  }
  TEXT  77, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1760,2185,1815,2220)
   ALIGN 8
   MARGINS (1,1)
   PARENT 67
  }
  TEXT  78, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1760,2540,1965,2575)
   MARGINS (1,1)
   PARENT 67
  }
  NET BUS  79, 0, 0
  TEXT  92, 0, 0
  {
   TEXT "$#NAME"
   RECT (1671,2390,1720,2419)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7597
  }
  TEXT  94, 0, 0
  {
   TEXT "$#NAME"
   RECT (1654,2431,1702,2460)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7598
  }
  INSTANCE  96, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="UARTS"
    #GENERIC0="Fxtal:INTEGER:=50000000"
    #GENERIC1="Parity:BOOLEAN:="
    #GENERIC2="Even:BOOLEAN:="
    #GENERIC3="Baud1:INTEGER:="
    #GENERIC4="Baud2:INTEGER:="
    #LIBRARY="#default"
    #REFERENCE="U17"
    #SYMBOL="UARTS"
   }
   COORD (1200,2700)
   VERTEXES ( (22,7509), (16,7496), (2,7364), (20,7363), (14,7361), (10,7349), (12,7454), (4,7448), (8,7456), (6,8398), (18,8402) )
   PINPROP 18,"#PIN_STATE","0"
  }
  TEXT  108, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1220,2165,1275,2200)
   ALIGN 8
   MARGINS (1,1)
   PARENT 96
  }
  TEXT  109, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1220,2980,1321,3015)
   MARGINS (1,1)
   PARENT 96
  }
  INSTANCE  110, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="as_fifo_w8_d15"
    #LIBRARY="#default"
    #REFERENCE="U20"
    #SYMBOL="as_fifo_w8_d15"
   }
   COORD (2020,2600)
   ORIENTATION 2
   VERTEXES ( (22,7455), (6,7449), (14,7451), (16,7453), (4,7447), (2,7441), (18,7445), (10,7443) )
   PINPROP 18,"#PIN_STATE","0"
  }
  TEXT  119, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1765,2565,1820,2600)
   ALIGN 10
   MARGINS (1,1)
   PARENT 110
   ORIENTATION 2
  }
  TEXT  120, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1795,2920,2000,2955)
   ALIGN 2
   MARGINS (1,1)
   PARENT 110
   ORIENTATION 2
  }
  TEXT  121, 0, 0
  {
   TEXT "$#NAME"
   RECT (1652,2470,1700,2499)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7599
  }
  TEXT  131, 0, 0
  {
   TEXT "$#NAME"
   RECT (2088,2851,2136,2880)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7652
  }
  TEXT  133, 0, 0
  {
   TEXT "$#NAME"
   RECT (2088,2810,2136,2839)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7653
  }
  TEXT  137, 0, 0
  {
   TEXT "$#NAME"
   RECT (2053,2770,2102,2799)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7651
  }
  INSTANCE  141, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="nor2"
    #LIBRARY="#builtin"
    #REFERENCE="U18"
    #SYMBOL="nor2"
   }
   COORD (1560,2300)
   ORIENTATION 3
   VERTEXES ( (2,7362), (6,7359), (20,7356) )
  }
  NET WIRE  145, 0, 0
  NET WIRE  147, 0, 0
  NET WIRE  155, 0, 0
  NET WIRE  245, 0, 0
  SIGNALASSIGN  259, 0, 0
  {
   LABEL "SignalAssignments_3"
   TEXT 
"BAUD <= 'H';\n"+
"-- pragma translate_off\n"+
"BAUD <= '0';\n"+
"-- pragma translate_on\n"+
"\n"+
""
   RECT (200,700,620,880)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  NET WIRE  261, 0, 0
  {
   VARIABLES
   {
    #NAME="BAUD"
   }
  }
  TEXT  263, 0, 0
  {
   TEXT "$#NAME"
   RECT (1077,2830,1144,2859)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7613
  }
  NET WIRE  266, 0, 0
  {
   VARIABLES
   {
    #NAME="CFG_REQ"
   }
  }
  TEXT  268, 0, 0
  {
   TEXT "$#NAME"
   RECT (2981,2311,3099,2340)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7722
  }
  NET WIRE  270, 0, 0
  {
   VARIABLES
   {
    #NAME="STAT_REQ"
   }
  }
  TEXT  272, 0, 0
  {
   TEXT "$#NAME"
   RECT (2977,2351,3103,2380)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7721
  }
  NET BUS  484, 0, 0
  {
   VARIABLES
   {
    #NAME="RAM_ADD(8:0)"
   }
  }
  TEXT  485, 0, 0
  {
   TEXT "$#NAME"
   RECT (3600,2650,3764,2679)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7714
  }
  NET BUS  492, 0, 0
  {
   VARIABLES
   {
    #NAME="RAM_DATA(15:0)"
   }
  }
  TEXT  493, 0, 0
  {
   TEXT "$#NAME"
   RECT (3589,2690,3778,2719)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7713
  }
  NET WIRE  500, 0, 0
  {
   VARIABLES
   {
    #NAME="RAM_WE"
   }
  }
  TEXT  501, 0, 0
  {
   TEXT "$#NAME"
   RECT (3628,2730,3733,2759)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7712
  }
  INSTANCE  505, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="RAM_WE"
    #SYMBOL="Output"
   }
   COORD (3780,2760)
   VERTEXES ( (2,7513) )
  }
  TEXT  506, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3832,2743,3962,2778)
   ALIGN 4
   MARGINS (1,1)
   PARENT 505
  }
  INSTANCE  510, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #REFERENCE="RAM_ADD(8:0)"
    #SYMBOL="BusOutput"
   }
   COORD (3780,2680)
   VERTEXES ( (2,7517) )
  }
  TEXT  511, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3832,2663,4034,2698)
   ALIGN 4
   MARGINS (1,1)
   PARENT 510
  }
  INSTANCE  515, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #REFERENCE="RAM_DATA(15:0)"
    #SYMBOL="BusOutput"
   }
   COORD (3780,2720)
   VERTEXES ( (2,7515) )
  }
  TEXT  516, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3832,2703,4067,2738)
   ALIGN 4
   MARGINS (1,1)
   PARENT 515
  }
  VHDLDESIGNUNITHDR  706, 0, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;\n"+
"use IEEE.numeric_std.ALL;\n"+
"use work.VP7_Define.all;\n"+
"-- pragma translate_off\n"+
"library Common_HDL; -- Components as_fifo_w8_d15 and UARTS are in library Common_HDL for simulation only\n"+
"-- pragma translate_on\n"+
"use work.CAMEL_Define.ALL;\n"+
"use work.DPB_Define.ALL;"
   RECT (200,240,960,640)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  INSTANCE  805, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="RS232_FROM_VP30_1"
    #SYMBOL="Input"
   }
   COORD (1100,540)
   ORIENTATION 3
   VERTEXES ( (2,7383) )
  }
  TEXT  806, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (740,522,1049,557)
   ALIGN 6
   MARGINS (1,1)
   PARENT 805
   ORIENTATION 4
  }
  INSTANCE  1035, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="UARTS"
    #GENERIC0="Fxtal:INTEGER:=50000000"
    #GENERIC1="Parity:BOOLEAN:="
    #GENERIC2="Even:BOOLEAN:="
    #GENERIC3="Baud1:INTEGER:="
    #GENERIC4="Baud2:INTEGER:="
    #LIBRARY="#default"
    #REFERENCE="U3"
    #SYMBOL="UARTS"
   }
   COORD (1200,740)
   VERTEXES ( (22,7382), (16,7380), (2,7340), (18,7337), (6,7338), (20,7335), (14,7333), (10,7319), (12,7418), (4,7416), (8,7420) )
   PINPROP 8,"#PIN_STATE","0"
  }
  TEXT  1036, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1220,205,1259,240)
   ALIGN 8
   MARGINS (1,1)
   PARENT 1035
  }
  TEXT  1037, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1220,1020,1321,1055)
   MARGINS (1,1)
   PARENT 1035
  }
  INSTANCE  1160, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="ROIC_SER_TX2"
    #SYMBOL="Output"
   }
   COORD (1000,2580)
   ORIENTATION 4
   VERTEXES ( (2,7458) )
  }
  TEXT  1162, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (729,2562,948,2597)
   ALIGN 6
   MARGINS (1,1)
   PARENT 1160
   ORIENTATION 4
  }
  INSTANCE  1166, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="buf"
    #LIBRARY="#builtin"
    #REFERENCE="U4"
    #SYMBOL="buf"
   }
   COORD (1140,2600)
   ORIENTATION 4
   VERTEXES ( (4,7459), (2,7494) )
  }
  NET WIRE  1172, 0, 0
  INSTANCE  1254, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="as_fifo_w8_d15"
    #LIBRARY="#default"
    #REFERENCE="U6"
    #SYMBOL="as_fifo_w8_d15"
   }
   COORD (1740,260)
   VERTEXES ( (14,7329), (16,7332), (4,7318), (2,7323), (18,7325), (10,7327), (22,7346), (26,7320), (6,7344) )
   PINPROP 22,"#PIN_STATE","0"
  }
  TEXT  1264, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1760,225,1799,260)
   ALIGN 8
   MARGINS (1,1)
   PARENT 1254
  }
  TEXT  1265, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1760,580,1965,615)
   MARGINS (1,1)
   PARENT 1254
  }
  NET BUS  1266, 0, 0
  INSTANCE  1272, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="inv"
    #LIBRARY="#builtin"
    #REFERENCE="U7"
    #SYMBOL="inv"
   }
   COORD (2040,320)
   VERTEXES ( (2,7321), (4,7342) )
   PINPROP 4,"#PIN_STATE","0"
  }
  NET WIRE  1275, 0, 0
  TEXT  1279, 0, 0
  {
   TEXT "$#NAME"
   RECT (1671,430,1720,459)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7574
  }
  TEXT  1281, 0, 0
  {
   TEXT "$#NAME"
   RECT (1654,471,1702,500)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7575
  }
  INSTANCE  1283, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="as_fifo_w8_d15"
    #LIBRARY="#default"
    #REFERENCE="U8"
    #SYMBOL="as_fifo_w8_d15"
   }
   COORD (2020,640)
   ORIENTATION 2
   VERTEXES ( (22,7419), (6,7417), (14,7411), (4,7405), (2,7412), (18,7409), (10,7414), (16,9469) )
   PINPROP 16,"#PIN_STATE","0"
  }
  TEXT  1292, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1781,605,1820,640)
   ALIGN 10
   MARGINS (1,1)
   PARENT 1283
   ORIENTATION 2
  }
  TEXT  1293, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1795,960,2000,995)
   ALIGN 2
   MARGINS (1,1)
   PARENT 1283
   ORIENTATION 2
  }
  TEXT  1294, 0, 0
  {
   TEXT "$#NAME"
   RECT (1652,510,1700,539)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7576
  }
  NET BUS  1296, 0, 0
  NET WIRE  1298, 0, 0
  TEXT  1304, 0, 0
  {
   TEXT "$#NAME"
   RECT (2079,891,2127,920)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7638
  }
  TEXT  1306, 0, 0
  {
   TEXT "$#NAME"
   RECT (2076,851,2124,880)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7635
  }
  TEXT  1308, 0, 0
  {
   TEXT "$#NAME"
   RECT (2077,810,2126,839)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7637
  }
  INSTANCE  1312, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="nor2"
    #LIBRARY="#builtin"
    #REFERENCE="U9"
    #SYMBOL="nor2"
   }
   COORD (1560,340)
   ORIENTATION 3
   VERTEXES ( (2,7334), (6,7331), (20,7328) )
  }
  NET WIRE  1316, 0, 0
  NET WIRE  1318, 0, 0
  NET WIRE  1326, 0, 0
  TEXT  1471, 0, 0
  {
   TEXT "$#NAME"
   RECT (1057,910,1106,939)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7590
  }
  TEXT  1473, 0, 0
  {
   TEXT "$#NAME"
   RECT (1076,951,1124,980)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7591
  }
  TEXT  1475, 0, 0
  {
   TEXT "$#NAME"
   RECT (1077,870,1144,899)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7592
  }
  INSTANCE  1532, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="RS232_TO_VP30"
    #SYMBOL="Output"
   }
   COORD (1100,620)
   ORIENTATION 2
   VERTEXES ( (2,7381) )
  }
  TEXT  1534, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (814,603,1048,638)
   ALIGN 6
   MARGINS (1,1)
   PARENT 1532
  }
  NET WIRE  1922, 0, 0
  {
   VARIABLES
   {
    #NAME="RST"
   }
  }
  NET WIRE  1923, 0, 0
  {
   VARIABLES
   {
    #NAME="CLK"
   }
  }
  NET WIRE  1964, 0, 0
  {
   VARIABLES
   {
    #NAME="MAIN_RX_DVAL"
   }
  }
  TEXT  1965, 0, 0
  {
   TEXT "$#NAME"
   RECT (2223,2650,2400,2679)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7657
  }
  NET BUS  1969, 0, 0
  {
   VARIABLES
   {
    #NAME="MAIN_RX_DATA(7:0)"
   }
  }
  TEXT  1970, 0, 0
  {
   TEXT "$#NAME"
   RECT (2187,2690,2414,2719)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7654
  }
  NET WIRE  1974, 0, 0
  {
   VARIABLES
   {
    #NAME="MAIN_RX_EN"
   }
  }
  TEXT  1975, 0, 0
  {
   TEXT "$#NAME"
   RECT (2241,2610,2391,2639)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7656
  }
  NET WIRE  2010, 0, 0
  {
   VARIABLES
   {
    #NAME="VP30_TX_DVAL"
   }
  }
  TEXT  2011, 0, 0
  {
   TEXT "$#NAME"
   RECT (2153,271,2327,300)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7595
  }
  NET WIRE  2021, 0, 0
  {
   VARIABLES
   {
    #NAME="VP30_TX_RDY"
   }
  }
  TEXT  2022, 0, 0
  {
   TEXT "$#NAME"
   RECT (2168,310,2332,339)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7593
  }
  NET BUS  2029, 0, 0
  {
   VARIABLES
   {
    #NAME="VP30_TX_DATA(7:0)"
   }
  }
  TEXT  2030, 0, 0
  {
   TEXT "$#NAME"
   RECT (2108,351,2332,380)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7594
  }
  TEXT  2072, 0, 0
  {
   TEXT "$#NAME"
   RECT (2513,2191,2687,2220)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7619
  }
  TEXT  2076, 0, 0
  {
   TEXT "$#NAME"
   RECT (2508,2230,2672,2259)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7618
  }
  TEXT  2080, 0, 0
  {
   TEXT "$#NAME"
   RECT (2468,2271,2692,2300)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7620
  }
  NET WIRE  2603, 0, 0
  NET WIRE  2610, 0, 0
  INSTANCE  2617, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="RS232_FROM_VP30_2"
    #SYMBOL="Input"
   }
   COORD (1100,1520)
   ORIENTATION 3
   VERTEXES ( (2,7391) )
  }
  TEXT  2619, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (740,1502,1049,1537)
   ALIGN 6
   MARGINS (1,1)
   PARENT 2617
   ORIENTATION 4
  }
  INSTANCE  2620, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="UARTS"
    #GENERIC0="Fxtal:INTEGER:=50000000"
    #GENERIC1="Parity:BOOLEAN:="
    #GENERIC2="Even:BOOLEAN:="
    #GENERIC3="Baud1:INTEGER:="
    #GENERIC4="Baud2:INTEGER:="
    #LIBRARY="#default"
    #REFERENCE="U2"
    #SYMBOL="UARTS"
   }
   COORD (1200,1720)
   VERTEXES ( (22,7390), (16,7499), (2,7388), (18,7385), (6,7386), (20,7477), (14,7475), (10,7469), (12,7436), (4,7434), (8,7438) )
   PINPROP 16,"#PIN_STATE","0"
  }
  TEXT  2632, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1220,1185,1259,1220)
   ALIGN 8
   MARGINS (1,1)
   PARENT 2620
  }
  TEXT  2633, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1220,2000,1321,2035)
   MARGINS (1,1)
   PARENT 2620
  }
  INSTANCE  2657, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="as_fifo_w8_d15"
    #LIBRARY="#default"
    #REFERENCE="U12"
    #SYMBOL="as_fifo_w8_d15"
   }
   COORD (2040,1620)
   ORIENTATION 2
   VERTEXES ( (22,7437), (6,7435), (14,7427), (4,7423), (2,7432), (18,7431), (10,7428), (16,9466) )
   PINPROP 16,"#PIN_STATE","0"
  }
  TEXT  2666, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1785,1585,1840,1620)
   ALIGN 10
   MARGINS (1,1)
   PARENT 2657
   ORIENTATION 2
  }
  TEXT  2667, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1815,1940,2020,1975)
   ALIGN 2
   MARGINS (1,1)
   PARENT 2657
   ORIENTATION 2
  }
  NET BUS  2670, 0, 0
  NET WIRE  2672, 0, 0
  TEXT  2724, 0, 0
  {
   TEXT "$#NAME"
   RECT (1057,1890,1106,1919)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7623
  }
  TEXT  2726, 0, 0
  {
   TEXT "$#NAME"
   RECT (1076,1931,1124,1960)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7624
  }
  TEXT  2728, 0, 0
  {
   TEXT "$#NAME"
   RECT (1077,1850,1144,1879)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7625
  }
  NET WIRE  2745, 0, 0
  TEXT  2934, 0, 0
  {
   TEXT "$#NAME"
   RECT (2075,650,2246,679)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7636
  }
  NET WIRE  2938, 0, 0
  {
   VARIABLES
   {
    #NAME="FPGA1_RX_EN"
   }
  }
  NET WIRE  2939, 0, 0
  {
   VARIABLES
   {
    #NAME="FPGA1_RX_DVAL"
   }
  }
  TEXT  2940, 0, 0
  {
   TEXT "$#NAME"
   RECT (2044,690,2242,719)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9471
  }
  TEXT  2946, 0, 0
  {
   TEXT "$#NAME"
   RECT (2036,730,2284,759)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7633
  }
  NET BUS  2950, 0, 0
  {
   VARIABLES
   {
    #NAME="FPGA1_RX_DATA(7:0)"
   }
  }
  TEXT  3022, 0, 0
  {
   TEXT "$#NAME"
   RECT (2056,1710,2304,1739)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7642
  }
  TEXT  3023, 0, 0
  {
   TEXT "$#NAME"
   RECT (2067,1670,2265,1699)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9468
  }
  TEXT  3024, 0, 0
  {
   TEXT "$#NAME"
   RECT (2095,1630,2266,1659)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7644
  }
  NET WIRE  3034, 0, 0
  {
   VARIABLES
   {
    #NAME="FPGA2_RX_EN"
   }
  }
  NET WIRE  3035, 0, 0
  {
   VARIABLES
   {
    #NAME="FPGA2_RX_DVAL"
   }
  }
  NET BUS  3036, 0, 0
  {
   VARIABLES
   {
    #NAME="FPGA2_RX_DATA(7:0)"
   }
  }
  TEXT  3093, 0, 0
  {
   TEXT "$#NAME"
   RECT (2099,1871,2147,1900)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7645
  }
  TEXT  3095, 0, 0
  {
   TEXT "$#NAME"
   RECT (2096,1831,2144,1860)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7646
  }
  TEXT  3097, 0, 0
  {
   TEXT "$#NAME"
   RECT (2097,1790,2146,1819)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7647
  }
  INSTANCE  3193, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="inv"
    #LIBRARY="#builtin"
    #REFERENCE="U10"
    #SYMBOL="inv"
   }
   COORD (2040,2280)
   VERTEXES ( (2,7393), (4,7396) )
  }
  NET WIRE  3196, 0, 0
  TEXT  3200, 0, 0
  {
   TEXT "$#NAME"
   RECT (2153,2231,2327,2260)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7628
  }
  TEXT  3204, 0, 0
  {
   TEXT "$#NAME"
   RECT (2168,2270,2332,2299)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7629
  }
  TEXT  3208, 0, 0
  {
   TEXT "$#NAME"
   RECT (2108,2311,2332,2340)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7630
  }
  NET WIRE  3223, 0, 0
  {
   VARIABLES
   {
    #NAME="MAIN_TX_DVAL"
   }
  }
  NET WIRE  3224, 0, 0
  {
   VARIABLES
   {
    #NAME="MAIN_TX_RDY"
   }
  }
  NET BUS  3225, 0, 0
  {
   VARIABLES
   {
    #NAME="MAIN_TX_DATA(7:0)"
   }
  }
  INSTANCE  3639, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="FRAME_ERR"
    #SYMBOL="Output"
   }
   COORD (3780,2880)
   VERTEXES ( (2,7742) )
  }
  TEXT  3640, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3832,2863,4011,2898)
   ALIGN 4
   MARGINS (1,1)
   PARENT 3639
  }
  TEXT  3645, 0, 0
  {
   TEXT "$#NAME"
   RECT (1406,790,1634,819)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7641
  }
  TEXT  3681, 0, 0
  {
   TEXT "$#NAME"
   RECT (1406,1770,1634,1799)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7650
  }
  NET WIRE  3726, 0, 0
  {
   VARIABLES
   {
    #NAME="FPGA2_RS232_ERR"
   }
  }
  NET WIRE  3727, 0, 0
  {
   VARIABLES
   {
    #NAME="FPGA1_RS232_ERR"
   }
  }
  TEXT  3728, 0, 0
  {
   TEXT "$#NAME"
   RECT (1506,1050,1734,1079)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8575
  }
  TEXT  3742, 0, 0
  {
   TEXT "$#NAME"
   RECT (1506,1090,1734,1119)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8576
  }
  NET WIRE  3798, 0, 0
  {
   VARIABLES
   {
    #NAME="MAIN_RS232_ERR"
   }
  }
  TEXT  3799, 0, 0
  {
   TEXT "$#NAME"
   RECT (1437,2750,1644,2779)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7659
  }
  INSTANCE  3810, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="RS232_ERR"
    #SYMBOL="Output"
   }
   COORD (2360,1120)
   VERTEXES ( (2,8615) )
  }
  TEXT  3811, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2412,1103,2579,1138)
   ALIGN 4
   MARGINS (1,1)
   PARENT 3810
  }
  NET WIRE  3915, 0, 0
  NET WIRE  4024, 0, 0
  {
   VARIABLES
   {
    #NAME="U17_RxRDY"
   }
  }
  TEXT  4025, 0, 0
  {
   TEXT "$#NAME"
   RECT (1502,2610,1638,2639)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7658
  }
  NET BUS  4029, 0, 0
  {
   VARIABLES
   {
    #NAME="U17_DOUT(7:0)"
   }
  }
  TEXT  4030, 0, 0
  {
   TEXT "$#NAME"
   RECT (1483,2690,1657,2719)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7655
  }
  INSTANCE  4550, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="as_fifo_w8_d15"
    #LIBRARY="#default"
    #REFERENCE="U5"
    #SYMBOL="as_fifo_w8_d15"
   }
   COORD (1740,1240)
   VERTEXES ( (14,7471), (16,7474), (4,7468), (2,7483), (18,7485), (10,7487), (22,7478), (6,7480) )
   PINPROP 12,"#PIN_STATE","0"
  }
  TEXT  4551, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1940,1205,1979,1240)
   ALIGN 8
   MARGINS (1,1)
   PARENT 4550
  }
  TEXT  4552, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1760,1560,1965,1595)
   MARGINS (1,1)
   PARENT 4550
  }
  TEXT  4565, 0, 0
  {
   TEXT "$#NAME"
   RECT (2052,1251,2188,1280)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7679
  }
  TEXT  4572, 0, 0
  {
   TEXT "$#NAME"
   RECT (2033,1331,2207,1360)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7680
  }
  NET BUS  4586, 0, 0
  INSTANCE  4588, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="nor2"
    #LIBRARY="#builtin"
    #REFERENCE="U13"
    #SYMBOL="nor2"
   }
   COORD (1560,1320)
   ORIENTATION 3
   VERTEXES ( (2,7476), (6,7473), (20,7470) )
   PINPROP 20,"#PIN_STATE","0"
  }
  NET WIRE  4592, 0, 0
  NET WIRE  4594, 0, 0
  NET WIRE  4602, 0, 0
  TEXT  4646, 0, 0
  {
   TEXT "$#NAME"
   RECT (1671,1410,1720,1439)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7681
  }
  TEXT  4648, 0, 0
  {
   TEXT "$#NAME"
   RECT (1654,1451,1702,1480)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7682
  }
  TEXT  4650, 0, 0
  {
   TEXT "$#NAME"
   RECT (1652,1490,1700,1519)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7683
  }
  NET WIRE  4828, 0, 0
  {
   VARIABLES
   {
    #NAME="FRAME_ERRi"
   }
  }
  TEXT  4829, 0, 0
  {
   TEXT "$#NAME"
   RECT (3054,2770,3206,2799)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7685
  }
  INSTANCE  4861, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="ECHO_SOURCE"
    #SYMBOL="Input"
   }
   COORD (820,2820)
   VERTEXES ( (2,7491) )
  }
  TEXT  4862, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (543,2803,769,2838)
   ALIGN 6
   MARGINS (1,1)
   PARENT 4861
  }
  INSTANCE  4894, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="m2_1"
    #LIBRARY="#builtin"
    #REFERENCE="U14"
    #SYMBOL="m2_1"
   }
   COORD (940,2680)
   ORIENTATION 2
   VERTEXES ( (13,7498), (36,7492), (12,7495), (15,7501) )
  }
  NET WIRE  4897, 0, 0
  NET WIRE  4911, 0, 0
  INSTANCE  4913, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="MCTRL_SER_TX1"
    #SYMBOL="Output"
   }
   COORD (780,2720)
   ORIENTATION 2
   VERTEXES ( (2,7497) )
  }
  TEXT  4914, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (481,2703,728,2738)
   ALIGN 6
   MARGINS (1,1)
   PARENT 4913
   ORIENTATION 2
  }
  NET WIRE  4915, 0, 0
  NET WIRE  4922, 0, 0
  {
   VARIABLES
   {
    #NAME="ROIC_ECHO"
   }
  }
  TEXT  4923, 0, 0
  {
   TEXT "$#NAME"
   RECT (1029,1570,1172,1599)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7697
  }
  TEXT  4931, 0, 0
  {
   TEXT "$#NAME"
   RECT (979,2710,1122,2739)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7698
  }
  INSTANCE  5087, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="m2_1"
    #LIBRARY="#builtin"
    #REFERENCE="U15"
    #SYMBOL="m2_1"
   }
   COORD (960,2280)
   VERTEXES ( (12,7507), (15,7505), (36,7511), (13,7510) )
  }
  NET WIRE  5091, 0, 0
  NET WIRE  5116, 0, 0
  INSTANCE  5120, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="RS232_SOURCE"
    #SYMBOL="Input"
   }
   COORD (940,2440)
   VERTEXES ( (2,7512) )
  }
  TEXT  5121, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (659,2423,889,2458)
   ALIGN 6
   MARGINS (1,1)
   PARENT 5120
  }
  INSTANCE  5153, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="MCTRL_SER_RX1"
    #SYMBOL="Input"
   }
   COORD (940,2300)
   VERTEXES ( (2,7508) )
  }
  TEXT  5154, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (640,2283,889,2318)
   ALIGN 6
   MARGINS (1,1)
   PARENT 5153
  }
  INSTANCE  5155, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="ROIC_SER_RX2"
    #SYMBOL="Input"
   }
   COORD (940,2340)
   VERTEXES ( (2,7506) )
  }
  TEXT  5156, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (668,2323,889,2358)
   ALIGN 6
   MARGINS (1,1)
   PARENT 5155
  }
  INSTANCE  5314, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="RS232_MODE_CTRL"
    #SYMBOL="Output"
   }
   COORD (3840,2320)
   VERTEXES ( (2,7524) )
  }
  TEXT  5315, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3892,2303,4177,2338)
   ALIGN 4
   MARGINS (1,1)
   PARENT 5314
  }
  NET WIRE  5316, 0, 0
  INSTANCE  5323, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #REFERENCE="RS232_MODE(2:0)"
    #SYMBOL="BusOutput"
   }
   COORD (3840,2360)
   VERTEXES ( (2,7526) )
  }
  TEXT  5324, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3892,2343,4144,2378)
   ALIGN 4
   MARGINS (1,1)
   PARENT 5323
  }
  NET BUS  5325, 0, 0
  TEXT  5475, 0, 0
  {
   TEXT "$#NAME"
   RECT (2816,730,3064,759)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7776
  }
  TEXT  5477, 0, 0
  {
   TEXT "$#NAME"
   RECT (2821,691,3019,720)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7777
  }
  TEXT  5479, 0, 0
  {
   TEXT "$#NAME"
   RECT (2815,651,2986,680)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7778
  }
  TEXT  5485, 0, 0
  {
   TEXT "$#NAME"
   RECT (2816,910,3064,939)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7779
  }
  TEXT  5487, 0, 0
  {
   TEXT "$#NAME"
   RECT (2821,871,3019,900)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7780
  }
  TEXT  5489, 0, 0
  {
   TEXT "$#NAME"
   RECT (2815,831,2986,860)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7781
  }
  TEXT  5494, 0, 0
  {
   TEXT "$#NAME"
   RECT (2833,1031,3007,1060)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7782
  }
  TEXT  5496, 0, 0
  {
   TEXT "$#NAME"
   RECT (2838,1071,3002,1100)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7783
  }
  TEXT  5498, 0, 0
  {
   TEXT "$#NAME"
   RECT (2828,1111,3052,1140)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7784
  }
  TEXT  5503, 0, 0
  {
   TEXT "$#NAME"
   RECT (2835,1190,2953,1219)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7794
  }
  TEXT  5505, 0, 0
  {
   TEXT "$#NAME"
   RECT (2837,1231,2963,1260)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7797
  }
  TEXT  5509, 0, 0
  {
   TEXT "$#NAME"
   RECT (2836,1331,2885,1360)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7803
  }
  TEXT  5511, 0, 0
  {
   TEXT "$#NAME"
   RECT (2836,1371,2884,1400)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7806
  }
  INSTANCE  5522, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="VP7_STATUS"
    #SYMBOL="Input"
    #VHDL_TYPE="VP7StatusInfo"
   }
   COORD (3720,860)
   ORIENTATION 2
   VERTEXES ( (2,7775) )
  }
  TEXT  5523, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3771,843,3959,878)
   ALIGN 4
   MARGINS (1,1)
   PARENT 5522
  }
  TEXT  5997, 0, 0
  {
   TEXT "$#NAME"
   RECT (2824,1271,2976,1300)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7800
  }
  TEXT  6026, 0, 0
  {
   TEXT "$#NAME"
   RECT (2964,2391,3116,2420)
   ALIGN 9
   MARGINS (1,1)
   PARENT 7719
  }
  INSTANCE  6749, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="VP7_RS232_dispatcher"
    #LIBRARY="#default"
    #REFERENCE="U1"
    #SYMBOL="VP7_RS232_dispatcher"
   }
   COORD (3100,620)
   VERTEXES ( (2,7804), (4,7801), (6,7746), (8,7744), (10,7752), (12,7750), (14,7758), (16,7792), (18,7795), (20,7798), (24,7774), (26,7748), (28,7754), (30,7756), (32,7760), (34,9476) )
   PINPROP 34,"#PIN_STATE","0"
  }
  TEXT  6750, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (3100,1460,3411,1495)
   MARGINS (1,1)
   PARENT 6749
  }
  TEXT  6754, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3080,564,3119,599)
   ALIGN 8
   MARGINS (1,1)
   PARENT 6749
  }
  NET WIRE  6788, 0, 0
  VTX  7318, 0, 0
  {
   COORD (1740,380)
  }
  VTX  7319, 0, 0
  {
   COORD (1400,380)
  }
  VTX  7320, 0, 0
  {
   COORD (2020,340)
  }
  VTX  7321, 0, 0
  {
   COORD (2040,340)
  }
  VTX  7322, 0, 0
  {
   COORD (1640,460)
  }
  VTX  7323, 0, 0
  {
   COORD (1740,460)
  }
  VTX  7324, 0, 0
  {
   COORD (1580,500)
  }
  VTX  7325, 0, 0
  {
   COORD (1740,500)
  }
  VTX  7326, 0, 0
  {
   COORD (1580,540)
  }
  VTX  7327, 0, 0
  {
   COORD (1740,540)
  }
  VTX  7328, 0, 0
  {
   COORD (1720,300)
  }
  VTX  7329, 0, 0
  {
   COORD (1740,300)
  }
  VTX  7330, 0, 0
  {
   COORD (1540,340)
  }
  VTX  7331, 0, 0
  {
   COORD (1560,320)
  }
  VTX  7332, 0, 0
  {
   COORD (1740,340)
  }
  VTX  7333, 0, 0
  {
   COORD (1400,340)
  }
  VTX  7334, 0, 0
  {
   COORD (1560,280)
  }
  VTX  7335, 0, 0
  {
   COORD (1400,280)
  }
  VTX  7336, 0, 0
  {
   COORD (1020,940)
  }
  VTX  7337, 0, 0
  {
   COORD (1200,940)
  }
  VTX  7338, 0, 0
  {
   COORD (1200,980)
  }
  VTX  7339, 0, 0
  {
   COORD (1020,980)
  }
  VTX  7340, 0, 0
  {
   COORD (1200,900)
  }
  VTX  7341, 0, 0
  {
   COORD (1020,900)
  }
  VTX  7342, 0, 0
  {
   COORD (2160,340)
  }
  VTX  7343, 0, 0
  {
   COORD (2340,340)
  }
  VTX  7344, 0, 0
  {
   COORD (2020,380)
  }
  VTX  7345, 0, 0
  {
   COORD (2340,380)
  }
  VTX  7346, 0, 0
  {
   COORD (2020,300)
  }
  VTX  7347, 0, 0
  {
   COORD (2340,300)
  }
  VTX  7348, 0, 0
  {
   COORD (1740,2340)
  }
  VTX  7349, 0, 0
  {
   COORD (1400,2340)
  }
  VTX  7350, 0, 0
  {
   COORD (1640,2420)
  }
  VTX  7351, 0, 0
  {
   COORD (1740,2420)
  }
  VTX  7352, 0, 0
  {
   COORD (1580,2460)
  }
  VTX  7353, 0, 0
  {
   COORD (1740,2460)
  }
  VTX  7354, 0, 0
  {
   COORD (1580,2500)
  }
  VTX  7355, 0, 0
  {
   COORD (1740,2500)
  }
  VTX  7356, 0, 0
  {
   COORD (1720,2260)
  }
  VTX  7357, 0, 0
  {
   COORD (1740,2260)
  }
  VTX  7358, 0, 0
  {
   COORD (1540,2300)
  }
  VTX  7359, 0, 0
  {
   COORD (1560,2280)
  }
  VTX  7360, 0, 0
  {
   COORD (1740,2300)
  }
  VTX  7361, 0, 0
  {
   COORD (1400,2300)
  }
  VTX  7362, 0, 0
  {
   COORD (1560,2240)
  }
  VTX  7363, 0, 0
  {
   COORD (1400,2240)
  }
  VTX  7364, 0, 0
  {
   COORD (1200,2860)
  }
  VTX  7365, 0, 0
  {
   COORD (1020,2860)
  }
  VTX  7370, 0, 0
  {
   COORD (2680,2960)
  }
  VTX  7371, 0, 0
  {
   COORD (2520,2960)
  }
  VTX  7372, 0, 0
  {
   COORD (2680,3000)
  }
  VTX  7373, 0, 0
  {
   COORD (2520,3000)
  }
  VTX  7374, 0, 0
  {
   COORD (2500,2260)
  }
  VTX  7375, 0, 0
  {
   COORD (2680,2260)
  }
  VTX  7376, 0, 0
  {
   COORD (2680,2220)
  }
  VTX  7377, 0, 0
  {
   COORD (2500,2220)
  }
  VTX  7378, 0, 0
  {
   COORD (2680,2300)
  }
  VTX  7379, 0, 0
  {
   COORD (2440,2300)
  }
  VTX  7380, 0, 0
  {
   COORD (1200,620)
  }
  VTX  7381, 0, 0
  {
   COORD (1100,620)
  }
  VTX  7382, 0, 0
  {
   COORD (1200,540)
  }
  VTX  7383, 0, 0
  {
   COORD (1100,540)
  }
  VTX  7384, 0, 0
  {
   COORD (1020,1920)
  }
  VTX  7385, 0, 0
  {
   COORD (1200,1920)
  }
  VTX  7386, 0, 0
  {
   COORD (1200,1960)
  }
  VTX  7387, 0, 0
  {
   COORD (1020,1960)
  }
  VTX  7388, 0, 0
  {
   COORD (1200,1880)
  }
  VTX  7389, 0, 0
  {
   COORD (1020,1880)
  }
  VTX  7390, 0, 0
  {
   COORD (1200,1520)
  }
  VTX  7391, 0, 0
  {
   COORD (1100,1520)
  }
  VTX  7392, 0, 0
  {
   COORD (2020,2300)
  }
  VTX  7393, 0, 0
  {
   COORD (2040,2300)
  }
  VTX  7394, 0, 0
  {
   COORD (2020,2260)
  }
  VTX  7395, 0, 0
  {
   COORD (2340,2260)
  }
  VTX  7396, 0, 0
  {
   COORD (2160,2300)
  }
  VTX  7397, 0, 0
  {
   COORD (2340,2300)
  }
  VTX  7398, 0, 0
  {
   COORD (2020,2340)
  }
  VTX  7399, 0, 0
  {
   COORD (2340,2340)
  }
  VTX  7400, 0, 0
  {
   COORD (3220,2640)
  }
  VTX  7401, 0, 0
  {
   COORD (3080,2640)
  }
  VTX  7402, 0, 0
  {
   COORD (3220,2680)
  }
  VTX  7403, 0, 0
  {
   COORD (3080,2680)
  }
  VTX  7404, 0, 0
  {
   COORD (2300,760)
  }
  VTX  7405, 0, 0
  {
   COORD (2020,760)
  }
  VTX  7408, 0, 0
  {
   COORD (2160,880)
  }
  VTX  7409, 0, 0
  {
   COORD (2020,880)
  }
  VTX  7410, 0, 0
  {
   COORD (2300,680)
  }
  VTX  7411, 0, 0
  {
   COORD (2020,680)
  }
  VTX  7412, 0, 0
  {
   COORD (2020,840)
  }
  VTX  7413, 0, 0
  {
   COORD (2160,840)
  }
  VTX  7414, 0, 0
  {
   COORD (2020,920)
  }
  VTX  7415, 0, 0
  {
   COORD (2160,920)
  }
  VTX  7416, 0, 0
  {
   COORD (1400,760)
  }
  VTX  7417, 0, 0
  {
   COORD (1740,760)
  }
  VTX  7418, 0, 0
  {
   COORD (1400,680)
  }
  VTX  7419, 0, 0
  {
   COORD (1740,680)
  }
  VTX  7420, 0, 0
  {
   COORD (1400,820)
  }
  VTX  7421, 0, 0
  {
   COORD (1650,820)
  }
  VTX  7422, 0, 0
  {
   COORD (2320,1740)
  }
  VTX  7423, 0, 0
  {
   COORD (2040,1740)
  }
  VTX  7426, 0, 0
  {
   COORD (2320,1660)
  }
  VTX  7427, 0, 0
  {
   COORD (2040,1660)
  }
  VTX  7428, 0, 0
  {
   COORD (2040,1900)
  }
  VTX  7429, 0, 0
  {
   COORD (2180,1900)
  }
  VTX  7430, 0, 0
  {
   COORD (2180,1860)
  }
  VTX  7431, 0, 0
  {
   COORD (2040,1860)
  }
  VTX  7432, 0, 0
  {
   COORD (2040,1820)
  }
  VTX  7433, 0, 0
  {
   COORD (2180,1820)
  }
  VTX  7434, 0, 0
  {
   COORD (1400,1740)
  }
  VTX  7435, 0, 0
  {
   COORD (1760,1740)
  }
  VTX  7436, 0, 0
  {
   COORD (1400,1660)
  }
  VTX  7437, 0, 0
  {
   COORD (1760,1660)
  }
  VTX  7438, 0, 0
  {
   COORD (1400,1800)
  }
  VTX  7439, 0, 0
  {
   COORD (1650,1800)
  }
  VTX  7440, 0, 0
  {
   COORD (2100,2800)
  }
  VTX  7441, 0, 0
  {
   COORD (2020,2800)
  }
  VTX  7442, 0, 0
  {
   COORD (2180,2880)
  }
  VTX  7443, 0, 0
  {
   COORD (2020,2880)
  }
  VTX  7444, 0, 0
  {
   COORD (2160,2840)
  }
  VTX  7445, 0, 0
  {
   COORD (2020,2840)
  }
  VTX  7446, 0, 0
  {
   COORD (2680,2720)
  }
  VTX  7447, 0, 0
  {
   COORD (2020,2720)
  }
  VTX  7448, 0, 0
  {
   COORD (1400,2720)
  }
  VTX  7449, 0, 0
  {
   COORD (1740,2720)
  }
  VTX  7450, 0, 0
  {
   COORD (2680,2640)
  }
  VTX  7451, 0, 0
  {
   COORD (2020,2640)
  }
  VTX  7452, 0, 0
  {
   COORD (2680,2680)
  }
  VTX  7453, 0, 0
  {
   COORD (2020,2680)
  }
  VTX  7454, 0, 0
  {
   COORD (1400,2640)
  }
  VTX  7455, 0, 0
  {
   COORD (1740,2640)
  }
  VTX  7456, 0, 0
  {
   COORD (1400,2780)
  }
  VTX  7457, 0, 0
  {
   COORD (1680,2780)
  }
  VTX  7458, 0, 0
  {
   COORD (1000,2580)
  }
  VTX  7459, 0, 0
  {
   COORD (1020,2580)
  }
  VTX  7468, 0, 0
  {
   COORD (1740,1360)
  }
  VTX  7469, 0, 0
  {
   COORD (1400,1360)
  }
  VTX  7470, 0, 0
  {
   COORD (1720,1280)
  }
  VTX  7471, 0, 0
  {
   COORD (1740,1280)
  }
  VTX  7472, 0, 0
  {
   COORD (1540,1320)
  }
  VTX  7473, 0, 0
  {
   COORD (1560,1300)
  }
  VTX  7474, 0, 0
  {
   COORD (1740,1320)
  }
  VTX  7475, 0, 0
  {
   COORD (1400,1320)
  }
  VTX  7476, 0, 0
  {
   COORD (1560,1260)
  }
  VTX  7477, 0, 0
  {
   COORD (1400,1260)
  }
  VTX  7478, 0, 0
  {
   COORD (2020,1280)
  }
  VTX  7479, 0, 0
  {
   COORD (2220,1280)
  }
  VTX  7480, 0, 0
  {
   COORD (2020,1360)
  }
  VTX  7481, 0, 0
  {
   COORD (2220,1360)
  }
  VTX  7482, 0, 0
  {
   COORD (1640,1440)
  }
  VTX  7483, 0, 0
  {
   COORD (1740,1440)
  }
  VTX  7484, 0, 0
  {
   COORD (1580,1480)
  }
  VTX  7485, 0, 0
  {
   COORD (1740,1480)
  }
  VTX  7486, 0, 0
  {
   COORD (1580,1520)
  }
  VTX  7487, 0, 0
  {
   COORD (1740,1520)
  }
  VTX  7488, 0, 0
  {
   COORD (3220,2800)
  }
  VTX  7489, 0, 0
  {
   COORD (3040,2880)
  }
  VTX  7491, 0, 0
  {
   COORD (820,2820)
  }
  VTX  7492, 0, 0
  {
   COORD (860,2780)
  }
  VTX  7493, 0, 0
  {
   COORD (1160,2580)
  }
  VTX  7494, 0, 0
  {
   COORD (1140,2580)
  }
  VTX  7495, 0, 0
  {
   COORD (940,2700)
  }
  VTX  7496, 0, 0
  {
   COORD (1200,2580)
  }
  VTX  7497, 0, 0
  {
   COORD (780,2720)
  }
  VTX  7498, 0, 0
  {
   COORD (780,2720)
  }
  VTX  7499, 0, 0
  {
   COORD (1200,1600)
  }
  VTX  7500, 0, 0
  {
   COORD (1000,1600)
  }
  VTX  7501, 0, 0
  {
   COORD (940,2740)
  }
  VTX  7502, 0, 0
  {
   COORD (1160,2740)
  }
  VTX  7505, 0, 0
  {
   COORD (960,2340)
  }
  VTX  7506, 0, 0
  {
   COORD (940,2340)
  }
  VTX  7507, 0, 0
  {
   COORD (960,2300)
  }
  VTX  7508, 0, 0
  {
   COORD (940,2300)
  }
  VTX  7509, 0, 0
  {
   COORD (1200,2500)
  }
  VTX  7510, 0, 0
  {
   COORD (1120,2320)
  }
  VTX  7511, 0, 0
  {
   COORD (1040,2380)
  }
  VTX  7512, 0, 0
  {
   COORD (940,2440)
  }
  VTX  7513, 0, 0
  {
   COORD (3780,2760)
  }
  VTX  7514, 0, 0
  {
   COORD (3500,2760)
  }
  VTX  7515, 0, 0
  {
   COORD (3780,2720)
  }
  VTX  7516, 0, 0
  {
   COORD (3500,2720)
  }
  VTX  7517, 0, 0
  {
   COORD (3780,2680)
  }
  VTX  7518, 0, 0
  {
   COORD (3500,2680)
  }
  VTX  7523, 0, 0
  {
   COORD (3500,2320)
  }
  VTX  7524, 0, 0
  {
   COORD (3840,2320)
  }
  VTX  7525, 0, 0
  {
   COORD (3500,2360)
  }
  VTX  7526, 0, 0
  {
   COORD (3840,2360)
  }
  VTX  7527, 0, 0
  {
   COORD (3120,2420)
  }
  VTX  7528, 0, 0
  {
   COORD (2980,2420)
  }
  VTX  7529, 0, 0
  {
   COORD (2980,2880)
  }
  VTX  7530, 0, 0
  {
   COORD (3120,2380)
  }
  VTX  7531, 0, 0
  {
   COORD (2980,2380)
  }
  VTX  7532, 0, 0
  {
   COORD (3120,2340)
  }
  VTX  7533, 0, 0
  {
   COORD (2980,2340)
  }
  VTX  7534, 0, 0
  {
   COORD (3220,2500)
  }
  VTX  7535, 0, 0
  {
   COORD (2980,2500)
  }
  VTX  7536, 0, 0
  {
   COORD (3220,2580)
  }
  VTX  7537, 0, 0
  {
   COORD (2980,2580)
  }
  VTX  7538, 0, 0
  {
   COORD (3220,2540)
  }
  VTX  7539, 0, 0
  {
   COORD (2980,2540)
  }
  BUS  7572, 0, 0
  {
   NET 1266
   VTX 7318, 7319
  }
  WIRE  7573, 0, 0
  {
   NET 1275
   VTX 7320, 7321
  }
  WIRE  7574, 0, 0
  {
   NET 1922
   VTX 7322, 7323
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7575, 0, 0
  {
   NET 1923
   VTX 7324, 7325
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7576, 0, 0
  {
   NET 1923
   VTX 7326, 7327
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7577, 0, 0
  {
   NET 1316
   VTX 7328, 7329
  }
  VTX  7578, 0, 0
  {
   COORD (1540,320)
  }
  WIRE  7579, 0, 0
  {
   NET 1318
   VTX 7330, 7578
  }
  WIRE  7580, 0, 0
  {
   NET 1318
   VTX 7578, 7331
  }
  VTX  7581, 0, 0
  {
   COORD (1540,360)
  }
  WIRE  7582, 0, 0
  {
   NET 1318
   VTX 7330, 7581
  }
  VTX  7583, 0, 0
  {
   COORD (1720,360)
  }
  WIRE  7584, 0, 0
  {
   NET 1318
   VTX 7581, 7583
  }
  VTX  7585, 0, 0
  {
   COORD (1720,340)
  }
  WIRE  7586, 0, 0
  {
   NET 1318
   VTX 7583, 7585
  }
  WIRE  7587, 0, 0
  {
   NET 1318
   VTX 7585, 7332
  }
  WIRE  7588, 0, 0
  {
   NET 1318
   VTX 7330, 7333
  }
  WIRE  7589, 0, 0
  {
   NET 1326
   VTX 7334, 7335
  }
  WIRE  7590, 0, 0
  {
   NET 1922
   VTX 7336, 7337
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7591, 0, 0
  {
   NET 1923
   VTX 7338, 7339
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7592, 0, 0
  {
   NET 261
   VTX 7340, 7341
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7593, 0, 0
  {
   NET 2021
   VTX 7342, 7343
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  7594, 0, 0
  {
   NET 2029
   VTX 7344, 7345
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7595, 0, 0
  {
   NET 2010
   VTX 7346, 7347
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  7596, 0, 0
  {
   NET 79
   VTX 7348, 7349
  }
  WIRE  7597, 0, 0
  {
   NET 1922
   VTX 7350, 7351
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7598, 0, 0
  {
   NET 1923
   VTX 7352, 7353
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7599, 0, 0
  {
   NET 1923
   VTX 7354, 7355
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7600, 0, 0
  {
   NET 145
   VTX 7356, 7357
  }
  VTX  7601, 0, 0
  {
   COORD (1540,2280)
  }
  WIRE  7602, 0, 0
  {
   NET 147
   VTX 7358, 7601
  }
  WIRE  7603, 0, 0
  {
   NET 147
   VTX 7601, 7359
  }
  VTX  7604, 0, 0
  {
   COORD (1540,2320)
  }
  WIRE  7605, 0, 0
  {
   NET 147
   VTX 7358, 7604
  }
  VTX  7606, 0, 0
  {
   COORD (1720,2320)
  }
  WIRE  7607, 0, 0
  {
   NET 147
   VTX 7604, 7606
  }
  VTX  7608, 0, 0
  {
   COORD (1720,2300)
  }
  WIRE  7609, 0, 0
  {
   NET 147
   VTX 7606, 7608
  }
  WIRE  7610, 0, 0
  {
   NET 147
   VTX 7608, 7360
  }
  WIRE  7611, 0, 0
  {
   NET 147
   VTX 7358, 7361
  }
  WIRE  7612, 0, 0
  {
   NET 155
   VTX 7362, 7363
  }
  WIRE  7613, 0, 0
  {
   NET 261
   VTX 7364, 7365
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7616, 0, 0
  {
   NET 1922
   VTX 7370, 7371
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7617, 0, 0
  {
   NET 1923
   VTX 7372, 7373
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7618, 0, 0
  {
   NET 2021
   VTX 7374, 7375
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7619, 0, 0
  {
   NET 2010
   VTX 7376, 7377
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  7620, 0, 0
  {
   NET 2029
   VTX 7378, 7379
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7621, 0, 0
  {
   NET 2610
   VTX 7380, 7381
  }
  WIRE  7622, 0, 0
  {
   NET 2603
   VTX 7382, 7383
  }
  WIRE  7623, 0, 0
  {
   NET 1922
   VTX 7384, 7385
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7624, 0, 0
  {
   NET 1923
   VTX 7386, 7387
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7625, 0, 0
  {
   NET 261
   VTX 7388, 7389
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7626, 0, 0
  {
   NET 2745
   VTX 7390, 7391
  }
  WIRE  7627, 0, 0
  {
   NET 3196
   VTX 7392, 7393
  }
  WIRE  7628, 0, 0
  {
   NET 3223
   VTX 7394, 7395
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7629, 0, 0
  {
   NET 3224
   VTX 7396, 7397
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  7630, 0, 0
  {
   NET 3225
   VTX 7398, 7399
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7631, 0, 0
  {
   NET 1922
   VTX 7400, 7401
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7632, 0, 0
  {
   NET 1923
   VTX 7402, 7403
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  7633, 0, 0
  {
   NET 2950
   VTX 7404, 7405
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7635, 0, 0
  {
   NET 1923
   VTX 7408, 7409
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7636, 0, 0
  {
   NET 2938
   VTX 7410, 7411
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7637, 0, 0
  {
   NET 1922
   VTX 7412, 7413
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7638, 0, 0
  {
   NET 1923
   VTX 7414, 7415
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  7639, 0, 0
  {
   NET 1296
   VTX 7416, 7417
  }
  WIRE  7640, 0, 0
  {
   NET 1298
   VTX 7418, 7419
  }
  WIRE  7641, 0, 0
  {
   NET 3727
   VTX 7420, 7421
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  7642, 0, 0
  {
   NET 3036
   VTX 7422, 7423
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7644, 0, 0
  {
   NET 3034
   VTX 7426, 7427
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7645, 0, 0
  {
   NET 1923
   VTX 7428, 7429
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7646, 0, 0
  {
   NET 1923
   VTX 7430, 7431
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7647, 0, 0
  {
   NET 1922
   VTX 7432, 7433
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  7648, 0, 0
  {
   NET 2670
   VTX 7434, 7435
  }
  WIRE  7649, 0, 0
  {
   NET 2672
   VTX 7436, 7437
  }
  WIRE  7650, 0, 0
  {
   NET 3726
   VTX 7438, 7439
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7651, 0, 0
  {
   NET 1922
   VTX 7440, 7441
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7652, 0, 0
  {
   NET 1923
   VTX 7442, 7443
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7653, 0, 0
  {
   NET 1923
   VTX 7444, 7445
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  7654, 0, 0
  {
   NET 1969
   VTX 7446, 7447
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  7655, 0, 0
  {
   NET 4029
   VTX 7448, 7449
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7656, 0, 0
  {
   NET 1974
   VTX 7450, 7451
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7657, 0, 0
  {
   NET 1964
   VTX 7452, 7453
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7658, 0, 0
  {
   NET 4024
   VTX 7454, 7455
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7659, 0, 0
  {
   NET 3798
   VTX 7456, 7457
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7660, 0, 0
  {
   NET 1172
   VTX 7458, 7459
  }
  BUS  7665, 0, 0
  {
   NET 4586
   VTX 7468, 7469
  }
  WIRE  7666, 0, 0
  {
   NET 4592
   VTX 7470, 7471
  }
  VTX  7667, 0, 0
  {
   COORD (1540,1300)
  }
  WIRE  7668, 0, 0
  {
   NET 4594
   VTX 7472, 7667
  }
  WIRE  7669, 0, 0
  {
   NET 4594
   VTX 7667, 7473
  }
  VTX  7670, 0, 0
  {
   COORD (1540,1340)
  }
  WIRE  7671, 0, 0
  {
   NET 4594
   VTX 7472, 7670
  }
  VTX  7672, 0, 0
  {
   COORD (1720,1340)
  }
  WIRE  7673, 0, 0
  {
   NET 4594
   VTX 7670, 7672
  }
  VTX  7674, 0, 0
  {
   COORD (1720,1320)
  }
  WIRE  7675, 0, 0
  {
   NET 4594
   VTX 7672, 7674
  }
  WIRE  7676, 0, 0
  {
   NET 4594
   VTX 7674, 7474
  }
  WIRE  7677, 0, 0
  {
   NET 4594
   VTX 7472, 7475
  }
  WIRE  7678, 0, 0
  {
   NET 4602
   VTX 7476, 7477
  }
  WIRE  7679, 0, 0
  {
   NET 4024
   VTX 7478, 7479
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  7680, 0, 0
  {
   NET 4029
   VTX 7480, 7481
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7681, 0, 0
  {
   NET 1922
   VTX 7482, 7483
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7682, 0, 0
  {
   NET 1923
   VTX 7484, 7485
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7683, 0, 0
  {
   NET 1923
   VTX 7486, 7487
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  7684, 0, 0
  {
   COORD (3040,2800)
  }
  WIRE  7685, 0, 0
  {
   NET 4828
   VTX 7488, 7684
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7686, 0, 0
  {
   NET 4828
   VTX 7684, 7489
  }
  VTX  7688, 0, 0
  {
   COORD (860,2820)
  }
  WIRE  7689, 0, 0
  {
   NET 4897
   VTX 7491, 7688
  }
  WIRE  7690, 0, 0
  {
   NET 4897
   VTX 7688, 7492
  }
  WIRE  7691, 0, 0
  {
   NET 4911
   VTX 7493, 7494
  }
  VTX  7692, 0, 0
  {
   COORD (1160,2700)
  }
  WIRE  7693, 0, 0
  {
   NET 4911
   VTX 7493, 7692
  }
  WIRE  7694, 0, 0
  {
   NET 4911
   VTX 7692, 7495
  }
  WIRE  7695, 0, 0
  {
   NET 4911
   VTX 7496, 7493
  }
  WIRE  7696, 0, 0
  {
   NET 4915
   VTX 7497, 7498
  }
  WIRE  7697, 0, 0
  {
   NET 4922
   VTX 7499, 7500
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7698, 0, 0
  {
   NET 4922
   VTX 7501, 7502
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7702, 0, 0
  {
   NET 245
   VTX 7505, 7506
  }
  WIRE  7703, 0, 0
  {
   NET 5091
   VTX 7507, 7508
  }
  VTX  7704, 0, 0
  {
   COORD (1160,2500)
  }
  WIRE  7705, 0, 0
  {
   NET 3915
   VTX 7509, 7704
  }
  VTX  7706, 0, 0
  {
   COORD (1160,2320)
  }
  WIRE  7707, 0, 0
  {
   NET 3915
   VTX 7704, 7706
  }
  WIRE  7708, 0, 0
  {
   NET 3915
   VTX 7706, 7510
  }
  VTX  7709, 0, 0
  {
   COORD (1040,2440)
  }
  WIRE  7710, 0, 0
  {
   NET 5116
   VTX 7511, 7709
  }
  WIRE  7711, 0, 0
  {
   NET 5116
   VTX 7709, 7512
  }
  WIRE  7712, 0, 0
  {
   NET 500
   VTX 7513, 7514
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  7713, 0, 0
  {
   NET 492
   VTX 7515, 7516
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  7714, 0, 0
  {
   NET 484
   VTX 7517, 7518
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7717, 0, 0
  {
   NET 5316
   VTX 7523, 7524
  }
  BUS  7718, 0, 0
  {
   NET 5325
   VTX 7525, 7526
  }
  WIRE  7719, 0, 0
  {
   NET 7835
   VTX 7527, 7528
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7720, 0, 0
  {
   NET 4828
   VTX 7489, 7529
  }
  WIRE  7721, 0, 0
  {
   NET 270
   VTX 7530, 7531
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7722, 0, 0
  {
   NET 266
   VTX 7532, 7533
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7723, 0, 0
  {
   NET 54
   VTX 7534, 7535
  }
  WIRE  7724, 0, 0
  {
   NET 46
   VTX 7536, 7537
  }
  BUS  7725, 0, 0
  {
   NET 42
   VTX 7538, 7539
  }
  VTX  7742, 0, 0
  {
   COORD (3780,2880)
  }
  WIRE  7743, 0, 0
  {
   NET 4828
   VTX 7489, 7742
  }
  VTX  7744, 0, 0
  {
   COORD (3080,760)
  }
  VTX  7745, 0, 0
  {
   COORD (2800,760)
  }
  VTX  7746, 0, 0
  {
   COORD (3080,720)
  }
  VTX  7747, 0, 0
  {
   COORD (2800,720)
  }
  VTX  7748, 0, 0
  {
   COORD (3080,680)
  }
  VTX  7749, 0, 0
  {
   COORD (2800,680)
  }
  VTX  7750, 0, 0
  {
   COORD (3080,940)
  }
  VTX  7751, 0, 0
  {
   COORD (2800,940)
  }
  VTX  7752, 0, 0
  {
   COORD (3080,900)
  }
  VTX  7753, 0, 0
  {
   COORD (2800,900)
  }
  VTX  7754, 0, 0
  {
   COORD (3080,860)
  }
  VTX  7755, 0, 0
  {
   COORD (2800,860)
  }
  VTX  7756, 0, 0
  {
   COORD (3080,1060)
  }
  VTX  7757, 0, 0
  {
   COORD (2800,1060)
  }
  VTX  7758, 0, 0
  {
   COORD (3080,1100)
  }
  VTX  7759, 0, 0
  {
   COORD (2800,1100)
  }
  VTX  7760, 0, 0
  {
   COORD (3080,1140)
  }
  VTX  7761, 0, 0
  {
   COORD (2800,1140)
  }
  VTX  7774, 0, 0
  {
   COORD (3480,860)
  }
  VTX  7775, 0, 0
  {
   COORD (3720,860)
  }
  BUS  7776, 0, 0
  {
   NET 2950
   VTX 7744, 7745
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7777, 0, 0
  {
   NET 2939
   VTX 7746, 7747
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7778, 0, 0
  {
   NET 2938
   VTX 7748, 7749
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  7779, 0, 0
  {
   NET 3036
   VTX 7750, 7751
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7780, 0, 0
  {
   NET 3035
   VTX 7752, 7753
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7781, 0, 0
  {
   NET 3034
   VTX 7754, 7755
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7782, 0, 0
  {
   NET 3223
   VTX 7756, 7757
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7783, 0, 0
  {
   NET 3224
   VTX 7758, 7759
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  7784, 0, 0
  {
   NET 3225
   VTX 7760, 7761
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  7791, 0, 0
  {
   NET 6788
   VTX 7774, 7775
  }
  VTX  7792, 0, 0
  {
   COORD (3080,1220)
  }
  VTX  7793, 0, 0
  {
   COORD (2800,1220)
  }
  WIRE  7794, 0, 0
  {
   NET 266
   VTX 7792, 7793
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  7795, 0, 0
  {
   COORD (3080,1260)
  }
  VTX  7796, 0, 0
  {
   COORD (2800,1260)
  }
  WIRE  7797, 0, 0
  {
   NET 270
   VTX 7795, 7796
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  7798, 0, 0
  {
   COORD (3080,1300)
  }
  VTX  7799, 0, 0
  {
   COORD (2800,1300)
  }
  WIRE  7800, 0, 0
  {
   NET 7835
   VTX 7798, 7799
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  7801, 0, 0
  {
   COORD (3080,1360)
  }
  VTX  7802, 0, 0
  {
   COORD (2800,1360)
  }
  WIRE  7803, 0, 0
  {
   NET 1922
   VTX 7801, 7802
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  7804, 0, 0
  {
   COORD (3080,1400)
  }
  VTX  7805, 0, 0
  {
   COORD (2800,1400)
  }
  WIRE  7806, 0, 0
  {
   NET 1923
   VTX 7804, 7805
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  7835, 0, 0
  {
   VARIABLES
   {
    #NAME="STAT94_REQ"
   }
  }
  INSTANCE  8361, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="ARESET"
    #SYMBOL="Input"
   }
   COORD (440,2140)
   ORIENTATION 3
   VERTEXES ( (2,8370) )
  }
  TEXT  8362, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (271,2122,389,2157)
   ALIGN 6
   MARGINS (1,1)
   PARENT 8361
   ORIENTATION 3
  }
  INSTANCE  8363, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="sync_reset"
    #LIBRARY="#default"
    #REFERENCE="U16"
    #SYMBOL="sync_reset"
   }
   COORD (480,2100)
   VERTEXES ( (2,8371), (4,8373), (6,8395) )
   PINPROP 6,"#PIN_STATE","0"
  }
  TEXT  8364, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (480,2064,535,2099)
   ALIGN 8
   MARGINS (1,1)
   PARENT 8363
  }
  TEXT  8365, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (480,2220,622,2255)
   MARGINS (1,1)
   PARENT 8363
  }
  NET WIRE  8366, 0, 0
  VTX  8370, 0, 0
  {
   COORD (440,2140)
  }
  VTX  8371, 0, 0
  {
   COORD (480,2140)
  }
  WIRE  8372, 0, 0
  {
   NET 8366
   VTX 8370, 8371
  }
  VTX  8373, 0, 0
  {
   COORD (720,2140)
  }
  VTX  8374, 0, 0
  {
   COORD (840,2140)
  }
  WIRE  8376, 0, 0
  {
   NET 1922
   VTX 8373, 8374
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  8377, 0, 0
  {
   TEXT "$#NAME"
   RECT (756,2110,805,2139)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8376
  }
  TEXT  8385, 0, 0
  {
   TEXT "$#NAME"
   RECT (1066,2870,1115,2899)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8404
  }
  INSTANCE  8389, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="CLK"
    #SYMBOL="Input"
   }
   COORD (440,2180)
   VERTEXES ( (2,8396) )
  }
  TEXT  8390, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (331,2163,389,2198)
   ALIGN 6
   MARGINS (1,1)
   PARENT 8389
  }
  NET WIRE  8391, 0, 0
  VTX  8395, 0, 0
  {
   COORD (480,2180)
  }
  VTX  8396, 0, 0
  {
   COORD (440,2180)
  }
  WIRE  8397, 0, 0
  {
   NET 8391
   VTX 8395, 8396
  }
  VTX  8398, 0, 0
  {
   COORD (1200,2940)
  }
  VTX  8399, 0, 0
  {
   COORD (1020,2940)
  }
  WIRE  8401, 0, 0
  {
   NET 1923
   VTX 8398, 8399
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  8402, 0, 0
  {
   COORD (1200,2900)
  }
  VTX  8403, 0, 0
  {
   COORD (1020,2900)
  }
  WIRE  8404, 0, 0
  {
   NET 1922
   VTX 8402, 8403
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  8405, 0, 0
  {
   TEXT "$#NAME"
   RECT (1086,2910,1134,2939)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8401
  }
  INSTANCE  8510, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="VP30_PRESENT"
    #SYMBOL="Input"
   }
   COORD (3020,1000)
   VERTEXES ( (2,9475) )
  }
  TEXT  8511, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2744,983,2969,1018)
   ALIGN 6
   MARGINS (1,1)
   PARENT 8510
  }
  NET WIRE  8517, 0, 0
  INSTANCE  8567, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="and2"
    #LIBRARY="#builtin"
    #REFERENCE="U26"
    #SYMBOL="and2"
   }
   COORD (2020,1100)
   VERTEXES ( (2,8596), (4,8642), (6,8590) )
  }
  INSTANCE  8568, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="or2"
    #LIBRARY="#builtin"
    #REFERENCE="U11"
    #SYMBOL="or2"
   }
   COORD (1780,1060)
   VERTEXES ( (6,8570), (4,8589), (2,8572) )
  }
  VTX  8569, 0, 0
  {
   COORD (1500,1080)
  }
  VTX  8570, 0, 0
  {
   COORD (1780,1080)
  }
  VTX  8571, 0, 0
  {
   COORD (1500,1120)
  }
  VTX  8572, 0, 0
  {
   COORD (1780,1120)
  }
  WIRE  8575, 0, 0
  {
   NET 3727
   VTX 8569, 8570
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  8576, 0, 0
  {
   NET 3726
   VTX 8571, 8572
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  8582, 0, 0
  VTX  8589, 0, 0
  {
   COORD (1940,1100)
  }
  VTX  8590, 0, 0
  {
   COORD (2020,1120)
  }
  VTX  8591, 0, 0
  {
   COORD (2000,1100)
  }
  WIRE  8592, 0, 0
  {
   NET 8582
   VTX 8589, 8591
  }
  VTX  8593, 0, 0
  {
   COORD (2000,1120)
  }
  WIRE  8594, 0, 0
  {
   NET 8582
   VTX 8591, 8593
  }
  WIRE  8595, 0, 0
  {
   NET 8582
   VTX 8593, 8590
  }
  VTX  8596, 0, 0
  {
   COORD (2020,1160)
  }
  VTX  8597, 0, 0
  {
   COORD (1800,1160)
  }
  WIRE  8599, 0, 0
  {
   NET 8600
   VTX 8596, 8597
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  8600, 0, 0
  {
   VARIABLES
   {
    #NAME="VP30_PRESENT"
   }
  }
  TEXT  8601, 0, 0
  {
   TEXT "$#NAME"
   RECT (1818,1130,2002,1159)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8599
  }
  NET WIRE  8610, 0, 0
  VTX  8614, 0, 0
  {
   COORD (2340,1120)
  }
  VTX  8615, 0, 0
  {
   COORD (2360,1120)
  }
  WIRE  8616, 0, 0
  {
   NET 8610
   VTX 8614, 8615
  }
  INSTANCE  8633, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="or2"
    #LIBRARY="#builtin"
    #REFERENCE="U25"
    #SYMBOL="or2"
   }
   COORD (2180,1080)
   VERTEXES ( (4,8614), (2,8641), (6,8644) )
  }
  NET WIRE  8640, 0, 0
  VTX  8641, 0, 0
  {
   COORD (2180,1140)
  }
  VTX  8642, 0, 0
  {
   COORD (2180,1140)
  }
  WIRE  8643, 0, 0
  {
   NET 8640
   VTX 8641, 8642
  }
  VTX  8644, 0, 0
  {
   COORD (2180,1100)
  }
  VTX  8645, 0, 0
  {
   COORD (2160,1080)
  }
  VTX  8646, 0, 0
  {
   COORD (2160,1100)
  }
  WIRE  8647, 0, 0
  {
   NET 3798
   VTX 8644, 8646
  }
  WIRE  8648, 0, 0
  {
   NET 3798
   VTX 8646, 8645
  }
  TEXT  8665, 0, 0
  {
   TEXT "$#NAME"
   RECT (1957,1051,2164,1080)
   ALIGN 9
   MARGINS (1,1)
   PARENT 8673
  }
  VTX  8672, 0, 0
  {
   COORD (1940,1080)
  }
  WIRE  8673, 0, 0
  {
   NET 3798
   VTX 8645, 8672
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  9466, 0, 0
  {
   COORD (2040,1700)
  }
  VTX  9467, 0, 0
  {
   COORD (2320,1700)
  }
  WIRE  9468, 0, 0
  {
   NET 3035
   VTX 9466, 9467
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  9469, 0, 0
  {
   COORD (2020,720)
  }
  VTX  9470, 0, 0
  {
   COORD (2300,720)
  }
  WIRE  9471, 0, 0
  {
   NET 2939
   VTX 9469, 9470
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  9475, 0, 0
  {
   COORD (3020,1000)
  }
  VTX  9476, 0, 0
  {
   COORD (3080,1000)
  }
  WIRE  9477, 0, 0
  {
   NET 8517
   VTX 9475, 9476
  }
  INSTANCE  9618, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="inv"
    #LIBRARY="#builtin"
    #REFERENCE="U22"
    #SYMBOL="inv"
   }
   COORD (3000,2080)
   VERTEXES ( (2,9619), (4,9627) )
  }
  VTX  9619, 0, 0
  {
   COORD (3000,2100)
  }
  VTX  9620, 0, 0
  {
   COORD (2800,2100)
  }
  WIRE  9622, 0, 0
  {
   NET 8600
   VTX 9619, 9620
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  9623, 0, 0
  {
   TEXT "$#NAME"
   RECT (2808,2070,2992,2099)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9622
  }
  VTX  9627, 0, 0
  {
   COORD (3120,2100)
  }
  VTX  9630, 0, 0
  {
   COORD (3180,2100)
  }
  WIRE  9631, 0, 0
  {
   NET 9663
   VTX 9627, 9630
  }
  NET WIRE  9663, 0, 0
  NET WIRE  9664, 0, 0
  INSTANCE  9665, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Power"
    #LIBRARY="#connectors"
    #REFERENCE="VCC"
    #SYMBOL="Power"
   }
   COORD (3180,2320)
   ORIENTATION 2
   VERTEXES ( (2,9671) )
  }
  TEXT  9666, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3106,2273,3169,2308)
   ALIGN 6
   MARGINS (1,1)
   PARENT 9665
  }
  VTX  9670, 0, 0
  {
   COORD (3220,2440)
  }
  VTX  9671, 0, 0
  {
   COORD (3180,2320)
  }
  VTX  9672, 0, 0
  {
   COORD (3180,2440)
  }
  WIRE  9673, 0, 0
  {
   NET 9664
   VTX 9670, 9672
  }
  WIRE  9674, 0, 0
  {
   NET 9664
   VTX 9672, 9671
  }
  VTX  9759, 0, 0
  {
   COORD (3500,2460)
  }
  VTX  9760, 0, 0
  {
   COORD (3840,2460)
  }
  RECORD  9762, 0, 0
  {
   NET 9763
   VTX 9759, 9760
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET RECORD  9763, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="CONFIG_CLINK"
    #VHDL_TYPE="CLinkConfig"
   }
  }
  TEXT  9764, 0, 0
  {
   TEXT "$#NAME"
   RECT (3582,2430,3759,2459)
   ALIGN 9
   MARGINS (1,1)
   PARENT 9762
  }
  INSTANCE  9768, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="CONFIG_CLINK"
    #SYMBOL="BusOutput"
    #VHDL_TYPE="CLinkConfig"
   }
   COORD (3840,2460)
   VERTEXES ( (2,9760) )
  }
  TEXT  9769, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3892,2443,4107,2478)
   ALIGN 4
   MARGINS (1,1)
   PARENT 9768
  }
  INSTANCE  10378, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Power"
    #LIBRARY="#connectors"
    #REFERENCE="VCC"
    #SYMBOL="Power"
   }
   COORD (2600,2820)
   VERTEXES ( (2,10384) )
  }
  TEXT  10379, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2611,2773,2674,2808)
   ALIGN 4
   MARGINS (1,1)
   PARENT 10378
  }
  VTX  10383, 0, 0
  {
   COORD (2680,2840)
  }
  VTX  10384, 0, 0
  {
   COORD (2600,2820)
  }
  NET WIRE  10385, 0, 0
  VTX  10386, 0, 0
  {
   COORD (2600,2840)
  }
  WIRE  10387, 0, 0
  {
   NET 10385
   VTX 10383, 10386
  }
  WIRE  10388, 0, 0
  {
   NET 10385
   VTX 10386, 10384
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (4400,3400)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1140793726"
  }
 }
 
 BODY
 {
  TEXT  10389, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (3340,3086,3457,3139)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  10390, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (3510,3080,4180,3140)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  10391, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (3341,3144,3412,3197)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  10392, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (3510,3140,4180,3200)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  LINE  10393, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (3330,3080), (4200,3080) )
   FILL (1,(0,0,0),0)
  }
  LINE  10394, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (3330,3140), (4200,3140) )
   FILL (1,(0,0,0),0)
  }
  LINE  10395, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (3500,3080), (3500,3200) )
  }
  LINE  10396, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (4200,3200), (4200,2940), (3330,2940), (3330,3200), (4200,3200) )
   FILL (1,(0,0,0),0)
  }
  TEXT  10397, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"(C)ALDEC. Inc\n"+
"2260 Corporate Circle\n"+
"Henderson, NV 89074"
   RECT (3340,2960,3635,3061)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  LINE  10398, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (3640,2940), (3640,3080) )
  }
  LINE  10399, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,4, (0,4,255)
   POINTS ( (3816,3004), (3882,3004) )
   FILL (0,(0,4,255),0)
  }
  LINE  10400, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (3785,3000), (3785,3000) )
   FILL (0,(0,4,255),0)
  }
  LINE  10401, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,3, (0,4,255)
   POINTS ( (3834,3004), (3850,2964) )
   FILL (0,(0,4,255),0)
  }
  TEXT  10402, -4, 0
  {
   PAGEALIGN 10
   OUTLINE 5,0, (49,101,255)
   TEXT "ALDEC"
   RECT (3863,2946,4161,3048)
   MARGINS (1,1)
   COLOR (0,4,255)
   FONT (36,0,0,700,0,0,0,"Arial")
  }
  LINE  10403, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,3, (0,4,255)
   POINTS ( (3776,2964), (3751,3027) )
   FILL (0,(0,4,255),0)
  }
  BEZIER  10404, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,3, (0,4,255)
   FILL (0,(0,4,255),0)
   ORIGINS ( (3783,2990), (3816,3004), (3783,3015), (3783,2990) )
   CONTROLS (( (3807,2990), (3815,2989)),( (3813,3015), (3810,3015)),( (3783,3007), (3783,3002)) )
  }
  LINE  10405, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,4, (0,4,255)
   POINTS ( (3695,3011), (3783,3011) )
   FILL (0,(0,4,255),0)
  }
  LINE  10406, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,4, (0,4,255)
   POINTS ( (3702,2994), (3783,2994) )
   FILL (0,(0,4,255),0)
  }
  LINE  10407, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (3888,2971), (3711,2971) )
   FILL (0,(0,4,255),0)
  }
  LINE  10408, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (3886,2978), (3708,2978) )
   FILL (0,(0,4,255),0)
  }
  LINE  10409, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (3900,2986), (3706,2986) )
   FILL (0,(0,4,255),0)
  }
  LINE  10410, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (3902,2994), (3710,2994) )
   FILL (0,(0,4,255),0)
  }
  LINE  10411, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (3815,3002), (3699,3002) )
   FILL (0,(0,4,255),0)
  }
  LINE  10412, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (3880,3011), (3695,3011) )
   FILL (0,(0,4,255),0)
  }
  LINE  10413, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (3873,3019), (3692,3019) )
   FILL (0,(0,4,255),0)
  }
  TEXT  10414, 0, 0
  {
   PAGEALIGN 10
   TEXT "The Design Verification Company"
   RECT (3682,3036,4134,3070)
   MARGINS (1,1)
   COLOR (0,4,255)
   FONT (12,0,0,700,1,0,0,"Arial")
  }
  LINE  10415, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (3867,3027), (3689,3027) )
   FILL (0,(0,4,255),0)
  }
  LINE  10416, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (3890,2964), (3714,2964) )
   FILL (0,(0,4,255),0)
  }
 }
 
}

