Analysis & Synthesis report for MIPSProcessor
Thu Jul 19 14:15:38 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Main|RS232:rs|TX_state
 11. State Machine - |Main|RS232:rs|RX_state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for User Entity Instance: RS232:rs
 18. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 19. Signal Tap Logic Analyzer Settings
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Connections to In-System Debugging Instance "auto_signaltap_0"
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 19 14:15:38 2018       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; MIPSProcessor                               ;
; Top-level Entity Name              ; Main                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,216                                       ;
;     Total combinational functions  ; 1,458                                       ;
;     Dedicated logic registers      ; 2,341                                       ;
; Total registers                    ; 2341                                        ;
; Total pins                         ; 8                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,146,880                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Main               ; MIPSProcessor      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; State Machine Processing                                         ; User-Encoded       ; Auto               ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+
; ../HDL/RS232.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv                                                               ;             ;
; ../HDL/Main.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv                                                                ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_signaltap.vhd                           ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                      ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_ela_control.vhd                         ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                            ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_constant.inc                            ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/dffeea.inc                                  ;             ;
; aglobal180.inc                                                     ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                              ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_ela_trigger.tdf                         ;             ;
; db/sld_ela_trigger_9dp.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/sld_ela_trigger_9dp.tdf                                         ;             ;
; db/sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226.v            ; yes             ; Encrypted Auto-Generated Megafunction        ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226.v            ;             ;
; sld_alt_reduction.vhd                                              ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_alt_reduction.vhd                       ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                               ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                      ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                              ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                 ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                              ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                               ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                  ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altram.inc                                  ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                ;             ;
; db/altsyncram_ce24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_ce24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altdpram.tdf                                ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/others/maxplus2/memmodes.inc                              ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/a_hdffe.inc                                 ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                         ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.inc                              ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf                                 ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/muxlut.inc                                  ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/bypassff.inc                                ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altshift.inc                                ;             ;
; db/mux_vsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/mux_vsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_decode.tdf                              ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/declut.inc                                  ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_compare.inc                             ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf                             ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                             ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/cmpconst.inc                                ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_counter.inc                             ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                     ;             ;
; db/cntr_1ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cntr_1ii.tdf                                                    ;             ;
; db/cmpr_ugc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cmpr_ugc.tdf                                                    ;             ;
; db/cntr_o9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cntr_o9j.tdf                                                    ;             ;
; db/cntr_igi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cntr_igi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd               ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv           ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd                                 ; altera_sld  ;
; db/ip/sld8c5be27b/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                            ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,216     ;
;                                             ;           ;
; Total combinational functions               ; 1458      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 808       ;
;     -- 3 input functions                    ; 351       ;
;     -- <=2 input functions                  ; 299       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1227      ;
;     -- arithmetic mode                      ; 231       ;
;                                             ;           ;
; Total registers                             ; 2341      ;
;     -- Dedicated logic registers            ; 2341      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 8         ;
; Total memory bits                           ; 1146880   ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1439      ;
; Total fan-out                               ; 16181     ;
; Average fan-out                             ; 4.08      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; |Main                                                                                                                                   ; 1458 (5)            ; 2341 (18)                 ; 1146880     ; 0            ; 0       ; 0         ; 8    ; 0            ; |Main                                                                                                                                                                                                                                                                                                                                                                                             ; Main                                               ; work         ;
;    |RS232:rs|                                                                                                                           ; 227 (227)           ; 134 (134)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|RS232:rs                                                                                                                                                                                                                                                                                                                                                                                    ; RS232                                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 124 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                            ; sld_hub                                            ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 123 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                            ; alt_sld_fab_with_jtag_input                        ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 123 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                         ; alt_sld_fab                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 123 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                     ; alt_sld_fab_alt_sld_fab                            ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 122 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                         ; alt_sld_fab_alt_sld_fab_sldfabric                  ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 122 (83)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                            ; sld_jtag_hub                                       ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                    ; sld_rom_sr                                         ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                  ; sld_shadow_jsm                                     ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1102 (2)            ; 2098 (280)                ; 1146880     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                              ; sld_signaltap                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1100 (0)            ; 1818 (0)                  ; 1146880     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                        ; sld_signaltap_impl                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1100 (86)           ; 1818 (646)                ; 1146880     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                 ; sld_signaltap_implb                                ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 29 (0)              ; 82 (82)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                  ; altdpram                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                              ; lpm_decode                                         ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                                    ; decode_dvf                                         ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                      ; lpm_mux                                            ; work         ;
;                   |mux_vsc:auto_generated|                                                                                              ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_vsc:auto_generated                                                                                                                                                                               ; mux_vsc                                            ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 1146880     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                 ; altsyncram                                         ; work         ;
;                |altsyncram_ce24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1146880     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated                                                                                                                                                                                                  ; altsyncram_ce24                                    ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                  ; lpm_shiftreg                                       ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                    ; lpm_shiftreg                                       ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                         ; serial_crc_16                                      ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 97 (97)             ; 74 (74)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                      ; sld_buffer_manager                                 ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 590 (1)             ; 744 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                     ; sld_ela_control                                    ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                             ; lpm_shiftreg                                       ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 588 (0)             ; 728 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                          ; sld_ela_trigger                                    ; work         ;
;                   |sld_ela_trigger_9dp:auto_generated|                                                                                  ; 588 (0)             ; 728 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated                                                                                                                                       ; sld_ela_trigger_9dp                                ; work         ;
;                      |sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|                                                     ; 588 (420)           ; 728 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1                                                                          ; sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226 ; work         ;
;                         |lpm_shiftreg:config_shiftreg_100|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_100                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_102|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_102                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_103|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_103                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_105|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_106|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_106                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_108|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_109|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_109                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_111|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_112|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_112                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_114|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_115|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_115                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_117|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_117                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_118|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_118                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_120|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_120                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_121|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_121                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_123|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_123                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_124|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_124                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_125|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_125                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_128|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_128                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_129|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_131|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_131                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_132|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_132                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_134|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_134                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_135|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_135                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_137|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_137                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_138|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_138                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_140|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_140                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_141|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_141                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_143|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_143                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_144|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_144                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_146|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_146                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_147|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_147                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_149|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_149                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_150|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_150                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_151|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_151                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_154|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_154                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_155|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_155                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_157|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_157                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_158|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_158                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_160|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_160                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_161|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_161                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_163|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_163                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_164|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_164                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_165|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_165                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_168|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_168                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_169|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_169                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_16|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_171|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_171                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_172|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_172                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_174|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_174                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_175|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_175                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_177|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_177                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_178|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_178                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_180|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_180                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_181|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_181                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_183|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_183                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_184|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_184                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_186|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_186                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_187|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_187                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_189|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_189                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_190|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_190                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_192|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_192                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_193|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_193                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_195|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_195                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_196|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_196                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_198|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_198                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_199|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_199                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_201|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_201                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_202|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_202                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_204|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_204                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_205|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_205                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_207|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_207                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_208|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_208                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_210|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_210                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_211|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_211                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_213|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_213                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_214|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_214                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_216|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_216                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_217|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_217                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_219|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_219                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_220|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_220                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_222|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_222                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_223|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_223                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_225|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_225                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_226|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_226                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_228|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_228                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_229|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_229                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_231|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_231                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_232|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_232                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_234|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_234                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_235|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_235                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_237|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_237                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_238|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_238                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_240|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_240                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_241|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_241                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_243|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_243                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_244|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_244                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_246|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_246                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_247|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_247                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_249|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_249                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_250|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_250                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_252|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_252                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_253|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_253                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_255|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_255                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_256|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_256                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_258|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_258                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_259|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_259                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_25|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_261|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_261                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_262|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_262                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_263|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_263                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_266|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_266                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_267|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_267                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_269|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_269                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_270|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_270                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_272|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_272                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_273|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_273                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_275|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_275                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_276|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_276                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_278|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_278                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_279|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_279                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_27|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_27                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_281|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_281                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_282|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_282                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_284|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_284                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_285|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_285                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_287|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_287                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_288|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_288                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_290|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_290                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_291|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_291                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_293|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_293                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_294|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_294                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_296|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_296                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_297|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_297                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_299|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_299                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_300|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_300                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_302|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_302                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_303|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_303                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_305|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_305                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_306|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_306                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_308|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_308                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_309|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_309                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_30|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_30                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_311|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_311                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_312|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_312                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_313|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_313                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_316|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_316                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_317|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_317                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_319|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_319                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_31|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_320|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_320                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_322|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_322                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_323|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_323                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_325|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_325                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_326|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_326                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_328|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_328                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_329|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_329                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_331|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_331                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_332|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_332                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_334|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_334                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_335|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_335                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_337|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_337                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_338|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_338                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_33|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_33                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_340|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_340                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_341|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_341                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_343|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_343                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_344|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_344                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_346|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_346                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_347|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_347                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_349|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_349                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_34|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_350|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_350                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_352|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_352                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_353|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_353                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_355|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_355                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_356|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_356                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_358|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_358                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_359|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_359                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_361|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_361                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_362|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_362                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_363|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_363                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_366|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_366                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_367|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_367                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_369|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_369                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_36|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_36                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_370|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_370                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_372|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_372                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_373|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_373                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_375|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_375                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_376|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_376                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_378|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_378                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_379|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_379                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_37|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_381|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_381                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_382|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_382                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_384|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_384                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_385|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_385                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_387|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_387                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_388|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_388                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_389|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_389                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_391|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_391                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_392|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_392                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_394|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_394                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_395|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_395                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_397|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_397                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_398|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_398                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_39|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_39                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_400|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_400                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_401|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_401                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_403|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_403                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_404|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_404                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_406|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_406                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_407|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_407                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_409|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_409                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_40|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_40                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_410|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_410                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_412|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_412                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_413|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_413                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_415|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_415                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_416|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_416                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_418|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_418                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_419|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_419                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_421|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_421                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_422|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_422                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_424|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_424                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_425|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_425                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_427|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_427                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_428|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_428                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_42|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_42                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_430|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_430                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_431|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_431                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_433|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_433                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_434|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_434                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_436|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_436                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_437|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_437                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_438|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_438                                         ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_43|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_45|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_45                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_46|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_46                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_48|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_48                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_49|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_49                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                           ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_51|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_52|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_52                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_54|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_54                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_55|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_55                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_57|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_57                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_58|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_58                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                           ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_60|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_60                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_61|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_61                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_63|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_63                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_64|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_64                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_66|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_67|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_67                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_69|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_69                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_70|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_70                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_72|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_72                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_73|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_73                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_75|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_75                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_76|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_76                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_78|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_78                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_79|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_79                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                           ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_81|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_81                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_82|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_82                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_84|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_84                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_85|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_85                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_87|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_87                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_88|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_88                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                           ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_90|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_90                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_91|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_91                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_93|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_93                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_94|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_94                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_96|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_96                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_97|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_97                                          ; lpm_shiftreg                                       ; work         ;
;                         |lpm_shiftreg:config_shiftreg_99|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                          ; lpm_shiftreg                                       ; work         ;
;                         |sld_alt_reduction:unary_126|                                                                                   ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_alt_reduction:unary_126                                              ; sld_alt_reduction                                  ; work         ;
;                         |sld_alt_reduction:unary_152|                                                                                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_alt_reduction:unary_152                                              ; sld_alt_reduction                                  ; work         ;
;                         |sld_alt_reduction:unary_166|                                                                                   ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_alt_reduction:unary_166                                              ; sld_alt_reduction                                  ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_alt_reduction:unary_1                                                ; sld_alt_reduction                                  ; work         ;
;                         |sld_alt_reduction:unary_264|                                                                                   ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_alt_reduction:unary_264                                              ; sld_alt_reduction                                  ; work         ;
;                         |sld_alt_reduction:unary_28|                                                                                    ; 35 (35)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_alt_reduction:unary_28                                               ; sld_alt_reduction                                  ; work         ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_alt_reduction:unary_2                                                ; sld_alt_reduction                                  ; work         ;
;                         |sld_alt_reduction:unary_314|                                                                                   ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_alt_reduction:unary_314                                              ; sld_alt_reduction                                  ; work         ;
;                         |sld_alt_reduction:unary_364|                                                                                   ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_alt_reduction:unary_364                                              ; sld_alt_reduction                                  ; work         ;
;                         |sld_mbpmg:mbpm_101|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_101                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_101|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_104|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_104                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_104|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_107|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_107                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_107|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_110|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_110                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_110|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_113|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_113                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_113|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_116|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_116                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_116|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_119|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_119                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_119|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_122|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_122                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_122|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_127|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_127                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_127|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_12|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_12                                                        ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_130|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_130                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_130|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_133|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_133                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_133|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_136|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_136                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_136|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_139|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_139                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_139|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_142|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_142                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_142|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_145|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_145                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_145|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_148|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_148                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_148|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_153|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_153                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_153|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_156|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_156                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_156|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_159|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_159                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_159|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_15|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_15                                                        ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_162|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_162                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_162|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_167|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_167                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_167|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_170|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_170                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_170|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_173|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_173                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_173|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_176|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_176                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_176|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_179|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_179                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_179|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_182|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_182                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_182|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_185|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_185                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_185|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_188|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_188                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_188|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_18|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_18                                                        ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_191|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_191                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_191|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_194|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_194                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_194|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_197|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_197                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_197|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_200|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_200                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_200|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_203|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_203                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_203|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_206|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_206                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_206|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_209|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_209                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_209|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_212|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_212                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_212|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_215|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_215                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_215|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_218|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_218                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_218|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_21|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_21                                                        ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_221|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_221                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_221|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_224|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_224                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_224|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_227|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_227                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_227|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_230|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_230                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_230|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_233|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_233                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_233|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_236|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_236                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_236|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_239|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_239                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_239|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_242|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_242                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_242|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_245|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_245                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_245|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_248|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_248                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_248|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_24|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_24                                                        ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_251|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_251                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_251|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_254|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_254                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_254|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_257|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_257                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_257|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_260|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_260                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_260|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_265|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_265                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_265|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_268|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_268                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_268|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_271|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_271                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_271|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_274|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_274                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_274|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_277|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_277                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_277|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_280|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_280                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_280|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_283|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_283                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_283|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_286|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_286                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_286|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_289|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_289                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_289|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_292|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_292                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_292|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_295|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_295                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_295|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_298|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_298                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_298|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_29|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_29                                                        ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_29|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_301|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_301                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_301|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_304|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_304                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_304|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_307|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_307                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_307|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_310|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_310                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_310|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_315|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_315                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_315|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_318|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_318                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_318|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_321|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_321                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_321|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_324|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_324                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_324|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_327|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_327                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_327|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_32|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_32                                                        ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_32|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_330|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_330                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_330|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_333|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_333                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_333|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_336|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_336                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_336|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_339|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_339                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_339|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_342|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_342                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_342|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_345|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_345                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_345|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_348|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_348                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_348|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_351|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_351                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_351|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_354|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_354                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_354|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_357|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_357                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_357|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_35|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_35                                                        ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_35|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_360|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_360                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_360|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_365|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_365                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_365|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_368|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_368                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_368|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_371|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_371                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_371|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_374|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_374                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_374|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_377|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_377                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_377|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_380|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_380                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_380|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_383|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_383                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_383|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_386|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_386                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_386|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_38|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_38                                                        ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_38|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_390|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_390                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_390|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_393|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_393                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_393|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_396|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_396                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_396|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_399|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_399                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_399|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_3                                                         ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_402|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_402                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_402|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_405|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_405                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_405|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_408|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_408                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_408|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_411|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_411                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_411|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_414|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_414                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_414|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_417|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_417                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_417|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_41|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_41                                                        ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_41|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_420|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_420                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_420|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_423|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_423                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_423|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_426|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_426                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_426|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_429|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_429                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_429|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_432|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_432                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_432|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_435|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_435                                                       ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_435|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_44|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_44                                                        ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_44|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_47|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_47                                                        ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_47|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_50|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_50                                                        ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_50|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_53|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_53                                                        ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_53|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_56|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_56                                                        ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_56|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_59|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_59                                                        ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_59|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_62|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_62                                                        ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_62|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_65|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_65                                                        ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_65|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_68|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_68                                                        ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_68|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_6                                                         ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_71|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_71                                                        ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_71|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_74|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_74                                                        ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_74|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_77|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_77                                                        ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_77|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_80|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_80                                                        ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_80|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_83|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_83                                                        ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_83|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_86|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_86                                                        ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_86|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_89|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_89                                                        ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_89|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_92|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_92                                                        ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_92|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_95|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_95                                                        ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_95|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_98|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_98                                                        ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_98|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                          ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_9                                                         ; sld_mbpmg                                          ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                          ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                       ; sld_ela_trigger_flow_mgr                           ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                               ; lpm_shiftreg                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 237 (10)            ; 221 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                ; sld_offload_buffer_mgr                             ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                      ; lpm_counter                                        ; work         ;
;                   |cntr_1ii:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1ii:auto_generated                                                                                                              ; cntr_1ii                                           ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                               ; lpm_counter                                        ; work         ;
;                   |cntr_o9j:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated                                                                                                                                       ; cntr_o9j                                           ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                     ; lpm_counter                                        ; work         ;
;                   |cntr_igi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated                                                                                                                             ; cntr_igi                                           ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                        ; lpm_counter                                        ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                                ; cntr_23j                                           ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                               ; lpm_shiftreg                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 140 (140)           ; 140 (140)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                ; lpm_shiftreg                                       ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                             ; lpm_shiftreg                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                           ; sld_rom_sr                                         ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ce24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 140          ; 8192         ; 140          ; 1146880 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                            ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                  ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Main|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                  ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_9dp:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226:mgl_prim1 ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  User-Encoded
+--------------------------------------------------------------+
; State Machine - |Main|RS232:rs|TX_state                      ;
+-----------------------+------------+------------+------------+
; Name                  ; TX_state~6 ; TX_state~5 ; TX_state~4 ;
+-----------------------+------------+------------+------------+
; TX_state.TX_IDLE      ; 0          ; 0          ; 0          ;
; TX_state.TX_START_BIT ; 0          ; 0          ; 1          ;
; TX_state.TX_TRANSMIT  ; 0          ; 1          ; 0          ;
; TX_state.TX_STOP_BIT  ; 0          ; 1          ; 1          ;
; TX_state.TX_BAD       ; 1          ; 0          ; 0          ;
+-----------------------+------------+------------+------------+


Encoding Type:  User-Encoded
+-----------------------------------------------------------------------+
; State Machine - |Main|RS232:rs|RX_state                               ;
+--------------------------------+------------+------------+------------+
; Name                           ; RX_state~6 ; RX_state~5 ; RX_state~4 ;
+--------------------------------+------------+------------+------------+
; RX_state.RX_WAITING            ; 0          ; 0          ; 0          ;
; RX_state.RX_POSSIBLE_START_BIT ; 0          ; 0          ; 1          ;
; RX_state.RX_RECEIVE            ; 0          ; 1          ; 0          ;
; RX_state.RX_POSSIBLE_STOP_BIT  ; 0          ; 1          ; 1          ;
; RX_state.RX_BAD                ; 1          ; 0          ; 0          ;
+--------------------------------+------------+------------+------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; RS232:rs|TX_state~7                   ; Lost fanout        ;
; RS232:rs|RX_state~7                   ; Lost fanout        ;
; Total Number of Removed Registers = 2 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2341  ;
; Number of registers using Synchronous Clear  ; 152   ;
; Number of registers using Synchronous Load   ; 73    ;
; Number of registers using Asynchronous Clear ; 1046  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 977   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; RS232:rs|UART_RXD_d1                                                                                                                                                                                                                                                                                                            ; 6       ;
; RS232:rs|TX_ready                                                                                                                                                                                                                                                                                                               ; 6       ;
; didUseRX                                                                                                                                                                                                                                                                                                                        ; 3       ;
; RS232:rs|UART_RXD_d0                                                                                                                                                                                                                                                                                                            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 20                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Main|RS232:rs|TX_currentBit[0] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Main|RS232:rs|RX_currentBit[2] ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Main|RS232:rs|RX_counter[15]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Main|RS232:rs|TX_counter[17]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Main|RS232:rs|ShiftLeft0       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Main|RS232:rs|ShiftLeft0       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232:rs               ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; BAUD_RATE      ; 250000                           ; Signed Integer  ;
; TIME_ONE_BIT   ; 00000000000000000000000011001000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                        ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                               ; Type           ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                       ; String         ;
; sld_node_info                                   ; 805334528                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                   ; Signed Integer ;
; sld_data_bits                                   ; 140                                                 ; Untyped        ;
; sld_trigger_bits                                ; 140                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                   ; Untyped        ;
; sld_sample_depth                                ; 8192                                                ; Untyped        ;
; sld_segment_size                                ; 8192                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                   ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                ; String         ;
; sld_inversion_mask_length                       ; 27                                                  ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000                         ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 140                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                   ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 140                 ; 140              ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 148                         ;
; cycloneiii_ff         ; 152                         ;
;     CLR               ; 12                          ;
;     CLR SCLR          ; 96                          ;
;     ENA               ; 16                          ;
;     ENA CLR           ; 20                          ;
;     ENA CLR SCLR      ; 8                           ;
; cycloneiii_lcell_comb ; 232                         ;
;     arith             ; 129                         ;
;         2 data inputs ; 97                          ;
;         3 data inputs ; 32                          ;
;     normal            ; 103                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 19                          ;
;         4 data inputs ; 62                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.70                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                 ;
+-----------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------+---------+
; Name                                    ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                         ; Details ;
+-----------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------+---------+
; RS232:rs|RX[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX[0]                            ; N/A     ;
; RS232:rs|RX[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX[0]                            ; N/A     ;
; RS232:rs|RX[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX[1]                            ; N/A     ;
; RS232:rs|RX[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX[1]                            ; N/A     ;
; RS232:rs|RX[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX[2]                            ; N/A     ;
; RS232:rs|RX[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX[2]                            ; N/A     ;
; RS232:rs|RX[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX[3]                            ; N/A     ;
; RS232:rs|RX[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX[3]                            ; N/A     ;
; RS232:rs|RX[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX[4]                            ; N/A     ;
; RS232:rs|RX[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX[4]                            ; N/A     ;
; RS232:rs|RX[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX[5]                            ; N/A     ;
; RS232:rs|RX[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX[5]                            ; N/A     ;
; RS232:rs|RX[6]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX[6]                            ; N/A     ;
; RS232:rs|RX[6]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX[6]                            ; N/A     ;
; RS232:rs|RX[7]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX[7]                            ; N/A     ;
; RS232:rs|RX[7]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX[7]                            ; N/A     ;
; RS232:rs|RX_countOnes[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[0]                  ; N/A     ;
; RS232:rs|RX_countOnes[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[0]                  ; N/A     ;
; RS232:rs|RX_countOnes[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[10]                 ; N/A     ;
; RS232:rs|RX_countOnes[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[10]                 ; N/A     ;
; RS232:rs|RX_countOnes[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[11]                 ; N/A     ;
; RS232:rs|RX_countOnes[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[11]                 ; N/A     ;
; RS232:rs|RX_countOnes[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[12]                 ; N/A     ;
; RS232:rs|RX_countOnes[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[12]                 ; N/A     ;
; RS232:rs|RX_countOnes[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[13]                 ; N/A     ;
; RS232:rs|RX_countOnes[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[13]                 ; N/A     ;
; RS232:rs|RX_countOnes[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[14]                 ; N/A     ;
; RS232:rs|RX_countOnes[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[14]                 ; N/A     ;
; RS232:rs|RX_countOnes[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[15]                 ; N/A     ;
; RS232:rs|RX_countOnes[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[15]                 ; N/A     ;
; RS232:rs|RX_countOnes[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[1]                  ; N/A     ;
; RS232:rs|RX_countOnes[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[1]                  ; N/A     ;
; RS232:rs|RX_countOnes[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[2]                  ; N/A     ;
; RS232:rs|RX_countOnes[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[2]                  ; N/A     ;
; RS232:rs|RX_countOnes[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[3]                  ; N/A     ;
; RS232:rs|RX_countOnes[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[3]                  ; N/A     ;
; RS232:rs|RX_countOnes[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[4]                  ; N/A     ;
; RS232:rs|RX_countOnes[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[4]                  ; N/A     ;
; RS232:rs|RX_countOnes[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[5]                  ; N/A     ;
; RS232:rs|RX_countOnes[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[5]                  ; N/A     ;
; RS232:rs|RX_countOnes[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[6]                  ; N/A     ;
; RS232:rs|RX_countOnes[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[6]                  ; N/A     ;
; RS232:rs|RX_countOnes[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[7]                  ; N/A     ;
; RS232:rs|RX_countOnes[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[7]                  ; N/A     ;
; RS232:rs|RX_countOnes[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[8]                  ; N/A     ;
; RS232:rs|RX_countOnes[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[8]                  ; N/A     ;
; RS232:rs|RX_countOnes[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[9]                  ; N/A     ;
; RS232:rs|RX_countOnes[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countOnes[9]                  ; N/A     ;
; RS232:rs|RX_countZeroes[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[0]                ; N/A     ;
; RS232:rs|RX_countZeroes[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[0]                ; N/A     ;
; RS232:rs|RX_countZeroes[10]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[10]               ; N/A     ;
; RS232:rs|RX_countZeroes[10]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[10]               ; N/A     ;
; RS232:rs|RX_countZeroes[11]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[11]               ; N/A     ;
; RS232:rs|RX_countZeroes[11]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[11]               ; N/A     ;
; RS232:rs|RX_countZeroes[12]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[12]               ; N/A     ;
; RS232:rs|RX_countZeroes[12]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[12]               ; N/A     ;
; RS232:rs|RX_countZeroes[13]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[13]               ; N/A     ;
; RS232:rs|RX_countZeroes[13]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[13]               ; N/A     ;
; RS232:rs|RX_countZeroes[14]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[14]               ; N/A     ;
; RS232:rs|RX_countZeroes[14]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[14]               ; N/A     ;
; RS232:rs|RX_countZeroes[15]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[15]               ; N/A     ;
; RS232:rs|RX_countZeroes[15]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[15]               ; N/A     ;
; RS232:rs|RX_countZeroes[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[1]                ; N/A     ;
; RS232:rs|RX_countZeroes[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[1]                ; N/A     ;
; RS232:rs|RX_countZeroes[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[2]                ; N/A     ;
; RS232:rs|RX_countZeroes[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[2]                ; N/A     ;
; RS232:rs|RX_countZeroes[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[3]                ; N/A     ;
; RS232:rs|RX_countZeroes[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[3]                ; N/A     ;
; RS232:rs|RX_countZeroes[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[4]                ; N/A     ;
; RS232:rs|RX_countZeroes[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[4]                ; N/A     ;
; RS232:rs|RX_countZeroes[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[5]                ; N/A     ;
; RS232:rs|RX_countZeroes[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[5]                ; N/A     ;
; RS232:rs|RX_countZeroes[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[6]                ; N/A     ;
; RS232:rs|RX_countZeroes[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[6]                ; N/A     ;
; RS232:rs|RX_countZeroes[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[7]                ; N/A     ;
; RS232:rs|RX_countZeroes[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[7]                ; N/A     ;
; RS232:rs|RX_countZeroes[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[8]                ; N/A     ;
; RS232:rs|RX_countZeroes[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[8]                ; N/A     ;
; RS232:rs|RX_countZeroes[9]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[9]                ; N/A     ;
; RS232:rs|RX_countZeroes[9]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_countZeroes[9]                ; N/A     ;
; RS232:rs|RX_counter[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[0]                    ; N/A     ;
; RS232:rs|RX_counter[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[0]                    ; N/A     ;
; RS232:rs|RX_counter[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[10]                   ; N/A     ;
; RS232:rs|RX_counter[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[10]                   ; N/A     ;
; RS232:rs|RX_counter[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[11]                   ; N/A     ;
; RS232:rs|RX_counter[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[11]                   ; N/A     ;
; RS232:rs|RX_counter[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[12]                   ; N/A     ;
; RS232:rs|RX_counter[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[12]                   ; N/A     ;
; RS232:rs|RX_counter[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[13]                   ; N/A     ;
; RS232:rs|RX_counter[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[13]                   ; N/A     ;
; RS232:rs|RX_counter[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[14]                   ; N/A     ;
; RS232:rs|RX_counter[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[14]                   ; N/A     ;
; RS232:rs|RX_counter[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[15]                   ; N/A     ;
; RS232:rs|RX_counter[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[15]                   ; N/A     ;
; RS232:rs|RX_counter[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[16]                   ; N/A     ;
; RS232:rs|RX_counter[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[16]                   ; N/A     ;
; RS232:rs|RX_counter[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[17]                   ; N/A     ;
; RS232:rs|RX_counter[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[17]                   ; N/A     ;
; RS232:rs|RX_counter[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[18]                   ; N/A     ;
; RS232:rs|RX_counter[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[18]                   ; N/A     ;
; RS232:rs|RX_counter[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[19]                   ; N/A     ;
; RS232:rs|RX_counter[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[19]                   ; N/A     ;
; RS232:rs|RX_counter[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[1]                    ; N/A     ;
; RS232:rs|RX_counter[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[1]                    ; N/A     ;
; RS232:rs|RX_counter[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[20]                   ; N/A     ;
; RS232:rs|RX_counter[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[20]                   ; N/A     ;
; RS232:rs|RX_counter[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[21]                   ; N/A     ;
; RS232:rs|RX_counter[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[21]                   ; N/A     ;
; RS232:rs|RX_counter[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[22]                   ; N/A     ;
; RS232:rs|RX_counter[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[22]                   ; N/A     ;
; RS232:rs|RX_counter[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[23]                   ; N/A     ;
; RS232:rs|RX_counter[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[23]                   ; N/A     ;
; RS232:rs|RX_counter[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[24]                   ; N/A     ;
; RS232:rs|RX_counter[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[24]                   ; N/A     ;
; RS232:rs|RX_counter[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[25]                   ; N/A     ;
; RS232:rs|RX_counter[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[25]                   ; N/A     ;
; RS232:rs|RX_counter[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[26]                   ; N/A     ;
; RS232:rs|RX_counter[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[26]                   ; N/A     ;
; RS232:rs|RX_counter[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[27]                   ; N/A     ;
; RS232:rs|RX_counter[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[27]                   ; N/A     ;
; RS232:rs|RX_counter[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[28]                   ; N/A     ;
; RS232:rs|RX_counter[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[28]                   ; N/A     ;
; RS232:rs|RX_counter[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[29]                   ; N/A     ;
; RS232:rs|RX_counter[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[29]                   ; N/A     ;
; RS232:rs|RX_counter[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[2]                    ; N/A     ;
; RS232:rs|RX_counter[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[2]                    ; N/A     ;
; RS232:rs|RX_counter[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[30]                   ; N/A     ;
; RS232:rs|RX_counter[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[30]                   ; N/A     ;
; RS232:rs|RX_counter[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[31]                   ; N/A     ;
; RS232:rs|RX_counter[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[31]                   ; N/A     ;
; RS232:rs|RX_counter[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[3]                    ; N/A     ;
; RS232:rs|RX_counter[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[3]                    ; N/A     ;
; RS232:rs|RX_counter[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[4]                    ; N/A     ;
; RS232:rs|RX_counter[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[4]                    ; N/A     ;
; RS232:rs|RX_counter[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[5]                    ; N/A     ;
; RS232:rs|RX_counter[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[5]                    ; N/A     ;
; RS232:rs|RX_counter[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[6]                    ; N/A     ;
; RS232:rs|RX_counter[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[6]                    ; N/A     ;
; RS232:rs|RX_counter[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[7]                    ; N/A     ;
; RS232:rs|RX_counter[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[7]                    ; N/A     ;
; RS232:rs|RX_counter[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[8]                    ; N/A     ;
; RS232:rs|RX_counter[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[8]                    ; N/A     ;
; RS232:rs|RX_counter[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[9]                    ; N/A     ;
; RS232:rs|RX_counter[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_counter[9]                    ; N/A     ;
; RS232:rs|RX_currentBit[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_currentBit[0]                 ; N/A     ;
; RS232:rs|RX_currentBit[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_currentBit[0]                 ; N/A     ;
; RS232:rs|RX_currentBit[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_currentBit[1]                 ; N/A     ;
; RS232:rs|RX_currentBit[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_currentBit[1]                 ; N/A     ;
; RS232:rs|RX_currentBit[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_currentBit[2]                 ; N/A     ;
; RS232:rs|RX_currentBit[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_currentBit[2]                 ; N/A     ;
; RS232:rs|RX_currentBit[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_currentBit[3]                 ; N/A     ;
; RS232:rs|RX_currentBit[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_currentBit[3]                 ; N/A     ;
; RS232:rs|RX_state.RX_BAD                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_state~6                       ; N/A     ;
; RS232:rs|RX_state.RX_BAD                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_state~6                       ; N/A     ;
; RS232:rs|RX_state.RX_POSSIBLE_START_BIT ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_state.RX_POSSIBLE_START_BIT~0 ; N/A     ;
; RS232:rs|RX_state.RX_POSSIBLE_START_BIT ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_state.RX_POSSIBLE_START_BIT~0 ; N/A     ;
; RS232:rs|RX_state.RX_POSSIBLE_STOP_BIT  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_state.RX_POSSIBLE_STOP_BIT~0  ; N/A     ;
; RS232:rs|RX_state.RX_POSSIBLE_STOP_BIT  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_state.RX_POSSIBLE_STOP_BIT~0  ; N/A     ;
; RS232:rs|RX_state.RX_RECEIVE            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_state.RX_RECEIVE~0            ; N/A     ;
; RS232:rs|RX_state.RX_RECEIVE            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_state.RX_RECEIVE~0            ; N/A     ;
; RS232:rs|RX_state.RX_WAITING            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_state.RX_WAITING~0            ; N/A     ;
; RS232:rs|RX_state.RX_WAITING            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|RX_state.RX_WAITING~0            ; N/A     ;
; RS232:rs|TX[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX[0]                                     ; N/A     ;
; RS232:rs|TX[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX[0]                                     ; N/A     ;
; RS232:rs|TX[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX[1]                                     ; N/A     ;
; RS232:rs|TX[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX[1]                                     ; N/A     ;
; RS232:rs|TX[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX[2]                                     ; N/A     ;
; RS232:rs|TX[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX[2]                                     ; N/A     ;
; RS232:rs|TX[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX[3]                                     ; N/A     ;
; RS232:rs|TX[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX[3]                                     ; N/A     ;
; RS232:rs|TX[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX[4]                                     ; N/A     ;
; RS232:rs|TX[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX[4]                                     ; N/A     ;
; RS232:rs|TX[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX[5]                                     ; N/A     ;
; RS232:rs|TX[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX[5]                                     ; N/A     ;
; RS232:rs|TX[6]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX[6]                                     ; N/A     ;
; RS232:rs|TX[6]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX[6]                                     ; N/A     ;
; RS232:rs|TX[7]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX[7]                                     ; N/A     ;
; RS232:rs|TX[7]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX[7]                                     ; N/A     ;
; RS232:rs|TX_counter[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[0]                    ; N/A     ;
; RS232:rs|TX_counter[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[0]                    ; N/A     ;
; RS232:rs|TX_counter[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[10]                   ; N/A     ;
; RS232:rs|TX_counter[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[10]                   ; N/A     ;
; RS232:rs|TX_counter[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[11]                   ; N/A     ;
; RS232:rs|TX_counter[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[11]                   ; N/A     ;
; RS232:rs|TX_counter[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[12]                   ; N/A     ;
; RS232:rs|TX_counter[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[12]                   ; N/A     ;
; RS232:rs|TX_counter[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[13]                   ; N/A     ;
; RS232:rs|TX_counter[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[13]                   ; N/A     ;
; RS232:rs|TX_counter[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[14]                   ; N/A     ;
; RS232:rs|TX_counter[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[14]                   ; N/A     ;
; RS232:rs|TX_counter[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[15]                   ; N/A     ;
; RS232:rs|TX_counter[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[15]                   ; N/A     ;
; RS232:rs|TX_counter[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[16]                   ; N/A     ;
; RS232:rs|TX_counter[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[16]                   ; N/A     ;
; RS232:rs|TX_counter[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[17]                   ; N/A     ;
; RS232:rs|TX_counter[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[17]                   ; N/A     ;
; RS232:rs|TX_counter[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[18]                   ; N/A     ;
; RS232:rs|TX_counter[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[18]                   ; N/A     ;
; RS232:rs|TX_counter[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[19]                   ; N/A     ;
; RS232:rs|TX_counter[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[19]                   ; N/A     ;
; RS232:rs|TX_counter[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[1]                    ; N/A     ;
; RS232:rs|TX_counter[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[1]                    ; N/A     ;
; RS232:rs|TX_counter[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[20]                   ; N/A     ;
; RS232:rs|TX_counter[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[20]                   ; N/A     ;
; RS232:rs|TX_counter[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[21]                   ; N/A     ;
; RS232:rs|TX_counter[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[21]                   ; N/A     ;
; RS232:rs|TX_counter[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[22]                   ; N/A     ;
; RS232:rs|TX_counter[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[22]                   ; N/A     ;
; RS232:rs|TX_counter[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[23]                   ; N/A     ;
; RS232:rs|TX_counter[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[23]                   ; N/A     ;
; RS232:rs|TX_counter[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[24]                   ; N/A     ;
; RS232:rs|TX_counter[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[24]                   ; N/A     ;
; RS232:rs|TX_counter[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[25]                   ; N/A     ;
; RS232:rs|TX_counter[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[25]                   ; N/A     ;
; RS232:rs|TX_counter[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[26]                   ; N/A     ;
; RS232:rs|TX_counter[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[26]                   ; N/A     ;
; RS232:rs|TX_counter[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[27]                   ; N/A     ;
; RS232:rs|TX_counter[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[27]                   ; N/A     ;
; RS232:rs|TX_counter[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[28]                   ; N/A     ;
; RS232:rs|TX_counter[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[28]                   ; N/A     ;
; RS232:rs|TX_counter[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[29]                   ; N/A     ;
; RS232:rs|TX_counter[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[29]                   ; N/A     ;
; RS232:rs|TX_counter[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[2]                    ; N/A     ;
; RS232:rs|TX_counter[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[2]                    ; N/A     ;
; RS232:rs|TX_counter[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[30]                   ; N/A     ;
; RS232:rs|TX_counter[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[30]                   ; N/A     ;
; RS232:rs|TX_counter[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[31]                   ; N/A     ;
; RS232:rs|TX_counter[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[31]                   ; N/A     ;
; RS232:rs|TX_counter[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[3]                    ; N/A     ;
; RS232:rs|TX_counter[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[3]                    ; N/A     ;
; RS232:rs|TX_counter[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[4]                    ; N/A     ;
; RS232:rs|TX_counter[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[4]                    ; N/A     ;
; RS232:rs|TX_counter[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[5]                    ; N/A     ;
; RS232:rs|TX_counter[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[5]                    ; N/A     ;
; RS232:rs|TX_counter[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[6]                    ; N/A     ;
; RS232:rs|TX_counter[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[6]                    ; N/A     ;
; RS232:rs|TX_counter[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[7]                    ; N/A     ;
; RS232:rs|TX_counter[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[7]                    ; N/A     ;
; RS232:rs|TX_counter[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[8]                    ; N/A     ;
; RS232:rs|TX_counter[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[8]                    ; N/A     ;
; RS232:rs|TX_counter[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[9]                    ; N/A     ;
; RS232:rs|TX_counter[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_counter[9]                    ; N/A     ;
; RS232:rs|TX_currentBit[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_currentBit[0]                 ; N/A     ;
; RS232:rs|TX_currentBit[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_currentBit[0]                 ; N/A     ;
; RS232:rs|TX_currentBit[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_currentBit[1]                 ; N/A     ;
; RS232:rs|TX_currentBit[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_currentBit[1]                 ; N/A     ;
; RS232:rs|TX_currentBit[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_currentBit[2]                 ; N/A     ;
; RS232:rs|TX_currentBit[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_currentBit[2]                 ; N/A     ;
; RS232:rs|TX_currentBit[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_currentBit[3]                 ; N/A     ;
; RS232:rs|TX_currentBit[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_currentBit[3]                 ; N/A     ;
; RS232:rs|TX_currentBit[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_currentBit[4]                 ; N/A     ;
; RS232:rs|TX_currentBit[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_currentBit[4]                 ; N/A     ;
; RS232:rs|TX_currentBit[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_currentBit[5]                 ; N/A     ;
; RS232:rs|TX_currentBit[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_currentBit[5]                 ; N/A     ;
; RS232:rs|TX_currentBit[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_currentBit[6]                 ; N/A     ;
; RS232:rs|TX_currentBit[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_currentBit[6]                 ; N/A     ;
; RS232:rs|TX_currentBit[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_currentBit[7]                 ; N/A     ;
; RS232:rs|TX_currentBit[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_currentBit[7]                 ; N/A     ;
; RS232:rs|TX_state.TX_BAD                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_state~6                       ; N/A     ;
; RS232:rs|TX_state.TX_BAD                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_state~6                       ; N/A     ;
; RS232:rs|TX_state.TX_IDLE               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_state.TX_IDLE~0               ; N/A     ;
; RS232:rs|TX_state.TX_IDLE               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_state.TX_IDLE~0               ; N/A     ;
; RS232:rs|TX_state.TX_START_BIT          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_state.TX_START_BIT~0          ; N/A     ;
; RS232:rs|TX_state.TX_START_BIT          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_state.TX_START_BIT~0          ; N/A     ;
; RS232:rs|TX_state.TX_STOP_BIT           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_state.TX_STOP_BIT~0           ; N/A     ;
; RS232:rs|TX_state.TX_STOP_BIT           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_state.TX_STOP_BIT~0           ; N/A     ;
; RS232:rs|TX_state.TX_TRANSMIT           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_state.TX_TRANSMIT~0           ; N/A     ;
; RS232:rs|TX_state.TX_TRANSMIT           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|TX_state.TX_TRANSMIT~0           ; N/A     ;
; RS232:rs|UART_CTS                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_CTS                                  ; N/A     ;
; RS232:rs|UART_CTS                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_CTS                                  ; N/A     ;
; RS232:rs|UART_RTS                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; RS232:rs|UART_RTS                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; RS232:rs|UART_RXD                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RXD                                  ; N/A     ;
; RS232:rs|UART_RXD                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_RXD                                  ; N/A     ;
; RS232:rs|UART_RXD_d1                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|UART_RXD_d1~_wirecell            ; N/A     ;
; RS232:rs|UART_RXD_d1                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|UART_RXD_d1~_wirecell            ; N/A     ;
; RS232:rs|UART_TXD                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|Selector8~7                      ; N/A     ;
; RS232:rs|UART_TXD                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RS232:rs|Selector8~7                      ; N/A     ;
; RS232:rs|rxError                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; RS232:rs|rxError                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                       ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|gnd                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND       ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; auto_signaltap_0|vcc                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC       ; N/A     ;
; clk                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; clk                                       ; N/A     ;
+-----------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu Jul 19 14:15:06 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPSProcessor -c MIPSProcessor
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file RS232Tap1/synthesis/RS232Tap1.v
    Info (12023): Found entity 1: RS232Tap1 File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RS232Tap1/synthesis/RS232Tap1.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv
    Info (12023): Found entity 1: RS232 File: /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv
    Info (12023): Found entity 1: RegisterFile File: /home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/PC.sv
    Info (12023): Found entity 1: PC File: /home/imaustyn/Desktop/FPGAComputer/HDL/PC.sv Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv
    Info (12022): Found design unit 1: MemoryModesPackage (SystemVerilog) File: /home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv Line: 2
    Info (12023): Found entity 1: Memory File: /home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv Line: 16
Info (12021): Found 3 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv
    Info (12022): Found design unit 1: MIPSInstructionPackage (SystemVerilog) File: /home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv Line: 1
    Info (12022): Found design unit 2: ControlLinePackage (SystemVerilog) File: /home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv Line: 85
    Info (12023): Found entity 1: Control File: /home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv Line: 110
Info (12021): Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv
    Info (12022): Found design unit 1: BranchModesPackage (SystemVerilog) File: /home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv Line: 1
    Info (12023): Found entity 1: Branch File: /home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv
    Info (12022): Found design unit 1: ALUFunctCodesPackage (SystemVerilog) File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 1
    Info (12023): Found entity 1: ALU File: /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv
    Info (12022): Found design unit 1: ProcessorPackage (SystemVerilog) File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 1
    Info (12023): Found entity 1: Processor File: /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file RAM32Bit.v
    Info (12023): Found entity 1: RAM32Bit File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv
    Info (12023): Found entity 1: Main File: /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv Line: 1
Info (12127): Elaborating entity "Main" for the top level hierarchy
Info (12128): Elaborating entity "RS232" for hierarchy "RS232:rs" File: /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv Line: 44
Warning (10240): Verilog HDL Always Construct warning at RS232.sv(62): inferring latch(es) for variable "UART_RTS", which holds its previous value in one or more paths through the always construct File: /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv Line: 62
Warning (10240): Verilog HDL Always Construct warning at RS232.sv(62): inferring latch(es) for variable "rxError", which holds its previous value in one or more paths through the always construct File: /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv Line: 62
Info (10264): Verilog HDL Case Statement information at RS232.sv(118): all case item expressions in this case statement are onehot File: /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv Line: 118
Info (10264): Verilog HDL Case Statement information at RS232.sv(223): all case item expressions in this case statement are onehot File: /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv Line: 223
Info (10041): Inferred latch for "rxError" at RS232.sv(62) File: /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv Line: 62
Info (10041): Inferred latch for "UART_RTS" at RS232.sv(62) File: /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_9dp.tdf
    Info (12023): Found entity 1: sld_ela_trigger_9dp File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/sld_ela_trigger_9dp.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226.v
    Info (12023): Found entity 1: sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226 File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/sld_reserved_MIPSProcessor_auto_signaltap_0_1_c226.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ce24.tdf
    Info (12023): Found entity 1: altsyncram_ce24 File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_ce24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf
    Info (12023): Found entity 1: mux_vsc File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/mux_vsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ii.tdf
    Info (12023): Found entity 1: cntr_1ii File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cntr_1ii.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cmpr_ugc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf
    Info (12023): Found entity 1: cntr_o9j File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cntr_o9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cntr_igi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.07.19.14:15:27 Progress: Loading sld8c5be27b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c5be27b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/sld8c5be27b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13000): Registers with preset signals will power-up high File: /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv Line: 29
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "UART_RTS" is stuck at GND File: /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv Line: 8
    Warning (13410): Pin "LED1" is stuck at GND File: /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv Line: 11
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 313 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3399 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 3246 logic cells
    Info (21064): Implemented 140 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 1073 megabytes
    Info: Processing ended: Thu Jul 19 14:15:38 2018
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:44


