|cpu
clk => clk.IN7
reset => reset.IN6
debug_addr[0] => debug_addr[0].IN1
debug_addr[1] => debug_addr[1].IN1
debug_addr[2] => debug_addr[2].IN1
debug_addr[3] => debug_addr[3].IN1
debug_data[0] << regfile:ID_REGFILE.debug_data
debug_data[1] << regfile:ID_REGFILE.debug_data
debug_data[2] << regfile:ID_REGFILE.debug_data
debug_data[3] << regfile:ID_REGFILE.debug_data
debug_data[4] << regfile:ID_REGFILE.debug_data
debug_data[5] << regfile:ID_REGFILE.debug_data
debug_data[6] << regfile:ID_REGFILE.debug_data
debug_data[7] << regfile:ID_REGFILE.debug_data
debug_data[8] << regfile:ID_REGFILE.debug_data
debug_data[9] << regfile:ID_REGFILE.debug_data
debug_data[10] << regfile:ID_REGFILE.debug_data
debug_data[11] << regfile:ID_REGFILE.debug_data
debug_data[12] << regfile:ID_REGFILE.debug_data
debug_data[13] << regfile:ID_REGFILE.debug_data
debug_data[14] << regfile:ID_REGFILE.debug_data
debug_data[15] << regfile:ID_REGFILE.debug_data


|cpu|pc:PC
clk => pc_out[0]~reg0.CLK
clk => pc_out[1]~reg0.CLK
clk => pc_out[2]~reg0.CLK
clk => pc_out[3]~reg0.CLK
clk => pc_out[4]~reg0.CLK
clk => pc_out[5]~reg0.CLK
clk => pc_out[6]~reg0.CLK
clk => pc_out[7]~reg0.CLK
clk => pc_out[8]~reg0.CLK
clk => pc_out[9]~reg0.CLK
clk => pc_out[10]~reg0.CLK
clk => pc_out[11]~reg0.CLK
clk => pc_out[12]~reg0.CLK
clk => pc_out[13]~reg0.CLK
clk => pc_out[14]~reg0.CLK
clk => pc_out[15]~reg0.CLK
reset => pc_out[0]~reg0.ACLR
reset => pc_out[1]~reg0.ACLR
reset => pc_out[2]~reg0.ACLR
reset => pc_out[3]~reg0.ACLR
reset => pc_out[4]~reg0.ACLR
reset => pc_out[5]~reg0.ACLR
reset => pc_out[6]~reg0.ACLR
reset => pc_out[7]~reg0.ACLR
reset => pc_out[8]~reg0.ACLR
reset => pc_out[9]~reg0.ACLR
reset => pc_out[10]~reg0.ACLR
reset => pc_out[11]~reg0.ACLR
reset => pc_out[12]~reg0.ACLR
reset => pc_out[13]~reg0.ACLR
reset => pc_out[14]~reg0.ACLR
reset => pc_out[15]~reg0.ACLR
pc_write => pc_out[15]~reg0.ENA
pc_write => pc_out[14]~reg0.ENA
pc_write => pc_out[13]~reg0.ENA
pc_write => pc_out[12]~reg0.ENA
pc_write => pc_out[11]~reg0.ENA
pc_write => pc_out[10]~reg0.ENA
pc_write => pc_out[9]~reg0.ENA
pc_write => pc_out[8]~reg0.ENA
pc_write => pc_out[7]~reg0.ENA
pc_write => pc_out[6]~reg0.ENA
pc_write => pc_out[5]~reg0.ENA
pc_write => pc_out[4]~reg0.ENA
pc_write => pc_out[3]~reg0.ENA
pc_write => pc_out[2]~reg0.ENA
pc_write => pc_out[1]~reg0.ENA
pc_write => pc_out[0]~reg0.ENA
pc_in[0] => pc_out[0]~reg0.DATAIN
pc_in[1] => pc_out[1]~reg0.DATAIN
pc_in[2] => pc_out[2]~reg0.DATAIN
pc_in[3] => pc_out[3]~reg0.DATAIN
pc_in[4] => pc_out[4]~reg0.DATAIN
pc_in[5] => pc_out[5]~reg0.DATAIN
pc_in[6] => pc_out[6]~reg0.DATAIN
pc_in[7] => pc_out[7]~reg0.DATAIN
pc_in[8] => pc_out[8]~reg0.DATAIN
pc_in[9] => pc_out[9]~reg0.DATAIN
pc_in[10] => pc_out[10]~reg0.DATAIN
pc_in[11] => pc_out[11]~reg0.DATAIN
pc_in[12] => pc_out[12]~reg0.DATAIN
pc_in[13] => pc_out[13]~reg0.DATAIN
pc_in[14] => pc_out[14]~reg0.DATAIN
pc_in[15] => pc_out[15]~reg0.DATAIN
pc_out[0] <= pc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|instr_mem:IMEM
addr[0] => mem.RADDR
addr[1] => mem.RADDR1
addr[2] => mem.RADDR2
addr[3] => mem.RADDR3
addr[4] => mem.RADDR4
addr[5] => mem.RADDR5
addr[6] => mem.RADDR6
addr[7] => mem.RADDR7
instr[0] <= mem.DATAOUT
instr[1] <= mem.DATAOUT1
instr[2] <= mem.DATAOUT2
instr[3] <= mem.DATAOUT3
instr[4] <= mem.DATAOUT4
instr[5] <= mem.DATAOUT5
instr[6] <= mem.DATAOUT6
instr[7] <= mem.DATAOUT7
instr[8] <= mem.DATAOUT8
instr[9] <= mem.DATAOUT9
instr[10] <= mem.DATAOUT10
instr[11] <= mem.DATAOUT11
instr[12] <= mem.DATAOUT12
instr[13] <= mem.DATAOUT13
instr[14] <= mem.DATAOUT14
instr[15] <= mem.DATAOUT15


|cpu|if_id:IF_ID
clk => id_instr[0]~reg0.CLK
clk => id_instr[1]~reg0.CLK
clk => id_instr[2]~reg0.CLK
clk => id_instr[3]~reg0.CLK
clk => id_instr[4]~reg0.CLK
clk => id_instr[5]~reg0.CLK
clk => id_instr[6]~reg0.CLK
clk => id_instr[7]~reg0.CLK
clk => id_instr[8]~reg0.CLK
clk => id_instr[9]~reg0.CLK
clk => id_instr[10]~reg0.CLK
clk => id_instr[11]~reg0.CLK
clk => id_instr[12]~reg0.CLK
clk => id_instr[13]~reg0.CLK
clk => id_instr[14]~reg0.CLK
clk => id_instr[15]~reg0.CLK
clk => id_pc[0]~reg0.CLK
clk => id_pc[1]~reg0.CLK
clk => id_pc[2]~reg0.CLK
clk => id_pc[3]~reg0.CLK
clk => id_pc[4]~reg0.CLK
clk => id_pc[5]~reg0.CLK
clk => id_pc[6]~reg0.CLK
clk => id_pc[7]~reg0.CLK
clk => id_pc[8]~reg0.CLK
clk => id_pc[9]~reg0.CLK
clk => id_pc[10]~reg0.CLK
clk => id_pc[11]~reg0.CLK
clk => id_pc[12]~reg0.CLK
clk => id_pc[13]~reg0.CLK
clk => id_pc[14]~reg0.CLK
clk => id_pc[15]~reg0.CLK
reset => id_instr[0]~reg0.ACLR
reset => id_instr[1]~reg0.ACLR
reset => id_instr[2]~reg0.ACLR
reset => id_instr[3]~reg0.ACLR
reset => id_instr[4]~reg0.ACLR
reset => id_instr[5]~reg0.ACLR
reset => id_instr[6]~reg0.ACLR
reset => id_instr[7]~reg0.ACLR
reset => id_instr[8]~reg0.ACLR
reset => id_instr[9]~reg0.ACLR
reset => id_instr[10]~reg0.ACLR
reset => id_instr[11]~reg0.ACLR
reset => id_instr[12]~reg0.ACLR
reset => id_instr[13]~reg0.ACLR
reset => id_instr[14]~reg0.ACLR
reset => id_instr[15]~reg0.ACLR
reset => id_pc[0]~reg0.ACLR
reset => id_pc[1]~reg0.ACLR
reset => id_pc[2]~reg0.ACLR
reset => id_pc[3]~reg0.ACLR
reset => id_pc[4]~reg0.ACLR
reset => id_pc[5]~reg0.ACLR
reset => id_pc[6]~reg0.ACLR
reset => id_pc[7]~reg0.ACLR
reset => id_pc[8]~reg0.ACLR
reset => id_pc[9]~reg0.ACLR
reset => id_pc[10]~reg0.ACLR
reset => id_pc[11]~reg0.ACLR
reset => id_pc[12]~reg0.ACLR
reset => id_pc[13]~reg0.ACLR
reset => id_pc[14]~reg0.ACLR
reset => id_pc[15]~reg0.ACLR
stall => id_pc.OUTPUTSELECT
stall => id_pc.OUTPUTSELECT
stall => id_pc.OUTPUTSELECT
stall => id_pc.OUTPUTSELECT
stall => id_pc.OUTPUTSELECT
stall => id_pc.OUTPUTSELECT
stall => id_pc.OUTPUTSELECT
stall => id_pc.OUTPUTSELECT
stall => id_pc.OUTPUTSELECT
stall => id_pc.OUTPUTSELECT
stall => id_pc.OUTPUTSELECT
stall => id_pc.OUTPUTSELECT
stall => id_pc.OUTPUTSELECT
stall => id_pc.OUTPUTSELECT
stall => id_pc.OUTPUTSELECT
stall => id_pc.OUTPUTSELECT
stall => id_instr.OUTPUTSELECT
stall => id_instr.OUTPUTSELECT
stall => id_instr.OUTPUTSELECT
stall => id_instr.OUTPUTSELECT
stall => id_instr.OUTPUTSELECT
stall => id_instr.OUTPUTSELECT
stall => id_instr.OUTPUTSELECT
stall => id_instr.OUTPUTSELECT
stall => id_instr.OUTPUTSELECT
stall => id_instr.OUTPUTSELECT
stall => id_instr.OUTPUTSELECT
stall => id_instr.OUTPUTSELECT
stall => id_instr.OUTPUTSELECT
stall => id_instr.OUTPUTSELECT
stall => id_instr.OUTPUTSELECT
stall => id_instr.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_pc.OUTPUTSELECT
flush => id_instr.OUTPUTSELECT
flush => id_instr.OUTPUTSELECT
flush => id_instr.OUTPUTSELECT
flush => id_instr.OUTPUTSELECT
flush => id_instr.OUTPUTSELECT
flush => id_instr.OUTPUTSELECT
flush => id_instr.OUTPUTSELECT
flush => id_instr.OUTPUTSELECT
flush => id_instr.OUTPUTSELECT
flush => id_instr.OUTPUTSELECT
flush => id_instr.OUTPUTSELECT
flush => id_instr.OUTPUTSELECT
flush => id_instr.OUTPUTSELECT
flush => id_instr.OUTPUTSELECT
flush => id_instr.OUTPUTSELECT
flush => id_instr.OUTPUTSELECT
if_pc[0] => id_pc.DATAB
if_pc[1] => id_pc.DATAB
if_pc[2] => id_pc.DATAB
if_pc[3] => id_pc.DATAB
if_pc[4] => id_pc.DATAB
if_pc[5] => id_pc.DATAB
if_pc[6] => id_pc.DATAB
if_pc[7] => id_pc.DATAB
if_pc[8] => id_pc.DATAB
if_pc[9] => id_pc.DATAB
if_pc[10] => id_pc.DATAB
if_pc[11] => id_pc.DATAB
if_pc[12] => id_pc.DATAB
if_pc[13] => id_pc.DATAB
if_pc[14] => id_pc.DATAB
if_pc[15] => id_pc.DATAB
if_instr[0] => id_instr.DATAB
if_instr[1] => id_instr.DATAB
if_instr[2] => id_instr.DATAB
if_instr[3] => id_instr.DATAB
if_instr[4] => id_instr.DATAB
if_instr[5] => id_instr.DATAB
if_instr[6] => id_instr.DATAB
if_instr[7] => id_instr.DATAB
if_instr[8] => id_instr.DATAB
if_instr[9] => id_instr.DATAB
if_instr[10] => id_instr.DATAB
if_instr[11] => id_instr.DATAB
if_instr[12] => id_instr.DATAB
if_instr[13] => id_instr.DATAB
if_instr[14] => id_instr.DATAB
if_instr[15] => id_instr.DATAB
id_pc[0] <= id_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[1] <= id_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[2] <= id_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[3] <= id_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[4] <= id_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[5] <= id_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[6] <= id_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[7] <= id_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[8] <= id_pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[9] <= id_pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[10] <= id_pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[11] <= id_pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[12] <= id_pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[13] <= id_pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[14] <= id_pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_pc[15] <= id_pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_instr[0] <= id_instr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_instr[1] <= id_instr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_instr[2] <= id_instr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_instr[3] <= id_instr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_instr[4] <= id_instr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_instr[5] <= id_instr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_instr[6] <= id_instr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_instr[7] <= id_instr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_instr[8] <= id_instr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_instr[9] <= id_instr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_instr[10] <= id_instr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_instr[11] <= id_instr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_instr[12] <= id_instr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_instr[13] <= id_instr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_instr[14] <= id_instr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
id_instr[15] <= id_instr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|imm_gen:IMM_GEN
imm_in[0] => imm_out[0].DATAIN
imm_in[1] => imm_out[1].DATAIN
imm_in[2] => imm_out[2].DATAIN
imm_in[3] => imm_out[3].DATAIN
imm_in[4] => imm_out[4].DATAIN
imm_in[5] => imm_out[5].DATAIN
imm_in[5] => imm_out[15].DATAIN
imm_in[5] => imm_out[14].DATAIN
imm_in[5] => imm_out[13].DATAIN
imm_in[5] => imm_out[12].DATAIN
imm_in[5] => imm_out[11].DATAIN
imm_in[5] => imm_out[10].DATAIN
imm_in[5] => imm_out[9].DATAIN
imm_in[5] => imm_out[8].DATAIN
imm_in[5] => imm_out[7].DATAIN
imm_in[5] => imm_out[6].DATAIN
imm_out[0] <= imm_in[0].DB_MAX_OUTPUT_PORT_TYPE
imm_out[1] <= imm_in[1].DB_MAX_OUTPUT_PORT_TYPE
imm_out[2] <= imm_in[2].DB_MAX_OUTPUT_PORT_TYPE
imm_out[3] <= imm_in[3].DB_MAX_OUTPUT_PORT_TYPE
imm_out[4] <= imm_in[4].DB_MAX_OUTPUT_PORT_TYPE
imm_out[5] <= imm_in[5].DB_MAX_OUTPUT_PORT_TYPE
imm_out[6] <= imm_in[5].DB_MAX_OUTPUT_PORT_TYPE
imm_out[7] <= imm_in[5].DB_MAX_OUTPUT_PORT_TYPE
imm_out[8] <= imm_in[5].DB_MAX_OUTPUT_PORT_TYPE
imm_out[9] <= imm_in[5].DB_MAX_OUTPUT_PORT_TYPE
imm_out[10] <= imm_in[5].DB_MAX_OUTPUT_PORT_TYPE
imm_out[11] <= imm_in[5].DB_MAX_OUTPUT_PORT_TYPE
imm_out[12] <= imm_in[5].DB_MAX_OUTPUT_PORT_TYPE
imm_out[13] <= imm_in[5].DB_MAX_OUTPUT_PORT_TYPE
imm_out[14] <= imm_in[5].DB_MAX_OUTPUT_PORT_TYPE
imm_out[15] <= imm_in[5].DB_MAX_OUTPUT_PORT_TYPE


|cpu|fsm:CONTROL
clk => state~1.DATAIN
reset => state~3.DATAIN
opcode[0] => Decoder0.IN3
opcode[0] => Mux0.IN18
opcode[1] => Decoder0.IN2
opcode[1] => Mux0.IN17
opcode[2] => Decoder0.IN1
opcode[2] => Mux0.IN16
opcode[3] => Decoder0.IN0
opcode[3] => Mux0.IN15
zero => Selector0.IN5
zero => Mux0.IN19
zero => Selector0.IN1
zero => Mux0.IN14
reg_write <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
mem_read <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
mem_write <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
alu_op[0] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
alu_op[2] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
alu_src <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
branch <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
ldpc <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
halt <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|regfile:ID_REGFILE
clk => regs[15][0].CLK
clk => regs[15][1].CLK
clk => regs[15][2].CLK
clk => regs[15][3].CLK
clk => regs[15][4].CLK
clk => regs[15][5].CLK
clk => regs[15][6].CLK
clk => regs[15][7].CLK
clk => regs[15][8].CLK
clk => regs[15][9].CLK
clk => regs[15][10].CLK
clk => regs[15][11].CLK
clk => regs[15][12].CLK
clk => regs[15][13].CLK
clk => regs[15][14].CLK
clk => regs[15][15].CLK
clk => regs[14][0].CLK
clk => regs[14][1].CLK
clk => regs[14][2].CLK
clk => regs[14][3].CLK
clk => regs[14][4].CLK
clk => regs[14][5].CLK
clk => regs[14][6].CLK
clk => regs[14][7].CLK
clk => regs[14][8].CLK
clk => regs[14][9].CLK
clk => regs[14][10].CLK
clk => regs[14][11].CLK
clk => regs[14][12].CLK
clk => regs[14][13].CLK
clk => regs[14][14].CLK
clk => regs[14][15].CLK
clk => regs[13][0].CLK
clk => regs[13][1].CLK
clk => regs[13][2].CLK
clk => regs[13][3].CLK
clk => regs[13][4].CLK
clk => regs[13][5].CLK
clk => regs[13][6].CLK
clk => regs[13][7].CLK
clk => regs[13][8].CLK
clk => regs[13][9].CLK
clk => regs[13][10].CLK
clk => regs[13][11].CLK
clk => regs[13][12].CLK
clk => regs[13][13].CLK
clk => regs[13][14].CLK
clk => regs[13][15].CLK
clk => regs[12][0].CLK
clk => regs[12][1].CLK
clk => regs[12][2].CLK
clk => regs[12][3].CLK
clk => regs[12][4].CLK
clk => regs[12][5].CLK
clk => regs[12][6].CLK
clk => regs[12][7].CLK
clk => regs[12][8].CLK
clk => regs[12][9].CLK
clk => regs[12][10].CLK
clk => regs[12][11].CLK
clk => regs[12][12].CLK
clk => regs[12][13].CLK
clk => regs[12][14].CLK
clk => regs[12][15].CLK
clk => regs[11][0].CLK
clk => regs[11][1].CLK
clk => regs[11][2].CLK
clk => regs[11][3].CLK
clk => regs[11][4].CLK
clk => regs[11][5].CLK
clk => regs[11][6].CLK
clk => regs[11][7].CLK
clk => regs[11][8].CLK
clk => regs[11][9].CLK
clk => regs[11][10].CLK
clk => regs[11][11].CLK
clk => regs[11][12].CLK
clk => regs[11][13].CLK
clk => regs[11][14].CLK
clk => regs[11][15].CLK
clk => regs[10][0].CLK
clk => regs[10][1].CLK
clk => regs[10][2].CLK
clk => regs[10][3].CLK
clk => regs[10][4].CLK
clk => regs[10][5].CLK
clk => regs[10][6].CLK
clk => regs[10][7].CLK
clk => regs[10][8].CLK
clk => regs[10][9].CLK
clk => regs[10][10].CLK
clk => regs[10][11].CLK
clk => regs[10][12].CLK
clk => regs[10][13].CLK
clk => regs[10][14].CLK
clk => regs[10][15].CLK
clk => regs[9][0].CLK
clk => regs[9][1].CLK
clk => regs[9][2].CLK
clk => regs[9][3].CLK
clk => regs[9][4].CLK
clk => regs[9][5].CLK
clk => regs[9][6].CLK
clk => regs[9][7].CLK
clk => regs[9][8].CLK
clk => regs[9][9].CLK
clk => regs[9][10].CLK
clk => regs[9][11].CLK
clk => regs[9][12].CLK
clk => regs[9][13].CLK
clk => regs[9][14].CLK
clk => regs[9][15].CLK
clk => regs[8][0].CLK
clk => regs[8][1].CLK
clk => regs[8][2].CLK
clk => regs[8][3].CLK
clk => regs[8][4].CLK
clk => regs[8][5].CLK
clk => regs[8][6].CLK
clk => regs[8][7].CLK
clk => regs[8][8].CLK
clk => regs[8][9].CLK
clk => regs[8][10].CLK
clk => regs[8][11].CLK
clk => regs[8][12].CLK
clk => regs[8][13].CLK
clk => regs[8][14].CLK
clk => regs[8][15].CLK
clk => regs[7][0].CLK
clk => regs[7][1].CLK
clk => regs[7][2].CLK
clk => regs[7][3].CLK
clk => regs[7][4].CLK
clk => regs[7][5].CLK
clk => regs[7][6].CLK
clk => regs[7][7].CLK
clk => regs[7][8].CLK
clk => regs[7][9].CLK
clk => regs[7][10].CLK
clk => regs[7][11].CLK
clk => regs[7][12].CLK
clk => regs[7][13].CLK
clk => regs[7][14].CLK
clk => regs[7][15].CLK
clk => regs[6][0].CLK
clk => regs[6][1].CLK
clk => regs[6][2].CLK
clk => regs[6][3].CLK
clk => regs[6][4].CLK
clk => regs[6][5].CLK
clk => regs[6][6].CLK
clk => regs[6][7].CLK
clk => regs[6][8].CLK
clk => regs[6][9].CLK
clk => regs[6][10].CLK
clk => regs[6][11].CLK
clk => regs[6][12].CLK
clk => regs[6][13].CLK
clk => regs[6][14].CLK
clk => regs[6][15].CLK
clk => regs[5][0].CLK
clk => regs[5][1].CLK
clk => regs[5][2].CLK
clk => regs[5][3].CLK
clk => regs[5][4].CLK
clk => regs[5][5].CLK
clk => regs[5][6].CLK
clk => regs[5][7].CLK
clk => regs[5][8].CLK
clk => regs[5][9].CLK
clk => regs[5][10].CLK
clk => regs[5][11].CLK
clk => regs[5][12].CLK
clk => regs[5][13].CLK
clk => regs[5][14].CLK
clk => regs[5][15].CLK
clk => regs[4][0].CLK
clk => regs[4][1].CLK
clk => regs[4][2].CLK
clk => regs[4][3].CLK
clk => regs[4][4].CLK
clk => regs[4][5].CLK
clk => regs[4][6].CLK
clk => regs[4][7].CLK
clk => regs[4][8].CLK
clk => regs[4][9].CLK
clk => regs[4][10].CLK
clk => regs[4][11].CLK
clk => regs[4][12].CLK
clk => regs[4][13].CLK
clk => regs[4][14].CLK
clk => regs[4][15].CLK
clk => regs[3][0].CLK
clk => regs[3][1].CLK
clk => regs[3][2].CLK
clk => regs[3][3].CLK
clk => regs[3][4].CLK
clk => regs[3][5].CLK
clk => regs[3][6].CLK
clk => regs[3][7].CLK
clk => regs[3][8].CLK
clk => regs[3][9].CLK
clk => regs[3][10].CLK
clk => regs[3][11].CLK
clk => regs[3][12].CLK
clk => regs[3][13].CLK
clk => regs[3][14].CLK
clk => regs[3][15].CLK
clk => regs[2][0].CLK
clk => regs[2][1].CLK
clk => regs[2][2].CLK
clk => regs[2][3].CLK
clk => regs[2][4].CLK
clk => regs[2][5].CLK
clk => regs[2][6].CLK
clk => regs[2][7].CLK
clk => regs[2][8].CLK
clk => regs[2][9].CLK
clk => regs[2][10].CLK
clk => regs[2][11].CLK
clk => regs[2][12].CLK
clk => regs[2][13].CLK
clk => regs[2][14].CLK
clk => regs[2][15].CLK
clk => regs[1][0].CLK
clk => regs[1][1].CLK
clk => regs[1][2].CLK
clk => regs[1][3].CLK
clk => regs[1][4].CLK
clk => regs[1][5].CLK
clk => regs[1][6].CLK
clk => regs[1][7].CLK
clk => regs[1][8].CLK
clk => regs[1][9].CLK
clk => regs[1][10].CLK
clk => regs[1][11].CLK
clk => regs[1][12].CLK
clk => regs[1][13].CLK
clk => regs[1][14].CLK
clk => regs[1][15].CLK
clk => regs[0][0].CLK
clk => regs[0][1].CLK
clk => regs[0][2].CLK
clk => regs[0][3].CLK
clk => regs[0][4].CLK
clk => regs[0][5].CLK
clk => regs[0][6].CLK
clk => regs[0][7].CLK
clk => regs[0][8].CLK
clk => regs[0][9].CLK
clk => regs[0][10].CLK
clk => regs[0][11].CLK
clk => regs[0][12].CLK
clk => regs[0][13].CLK
clk => regs[0][14].CLK
clk => regs[0][15].CLK
reset => regs[15][0].ACLR
reset => regs[15][1].ACLR
reset => regs[15][2].ACLR
reset => regs[15][3].ACLR
reset => regs[15][4].ACLR
reset => regs[15][5].ACLR
reset => regs[15][6].ACLR
reset => regs[15][7].ACLR
reset => regs[15][8].ACLR
reset => regs[15][9].ACLR
reset => regs[15][10].ACLR
reset => regs[15][11].ACLR
reset => regs[15][12].ACLR
reset => regs[15][13].ACLR
reset => regs[15][14].ACLR
reset => regs[15][15].ACLR
reset => regs[14][0].ACLR
reset => regs[14][1].ACLR
reset => regs[14][2].ACLR
reset => regs[14][3].ACLR
reset => regs[14][4].ACLR
reset => regs[14][5].ACLR
reset => regs[14][6].ACLR
reset => regs[14][7].ACLR
reset => regs[14][8].ACLR
reset => regs[14][9].ACLR
reset => regs[14][10].ACLR
reset => regs[14][11].ACLR
reset => regs[14][12].ACLR
reset => regs[14][13].ACLR
reset => regs[14][14].ACLR
reset => regs[14][15].ACLR
reset => regs[13][0].ACLR
reset => regs[13][1].ACLR
reset => regs[13][2].ACLR
reset => regs[13][3].ACLR
reset => regs[13][4].ACLR
reset => regs[13][5].ACLR
reset => regs[13][6].ACLR
reset => regs[13][7].ACLR
reset => regs[13][8].ACLR
reset => regs[13][9].ACLR
reset => regs[13][10].ACLR
reset => regs[13][11].ACLR
reset => regs[13][12].ACLR
reset => regs[13][13].ACLR
reset => regs[13][14].ACLR
reset => regs[13][15].ACLR
reset => regs[12][0].ACLR
reset => regs[12][1].ACLR
reset => regs[12][2].ACLR
reset => regs[12][3].ACLR
reset => regs[12][4].ACLR
reset => regs[12][5].ACLR
reset => regs[12][6].ACLR
reset => regs[12][7].ACLR
reset => regs[12][8].ACLR
reset => regs[12][9].ACLR
reset => regs[12][10].ACLR
reset => regs[12][11].ACLR
reset => regs[12][12].ACLR
reset => regs[12][13].ACLR
reset => regs[12][14].ACLR
reset => regs[12][15].ACLR
reset => regs[11][0].ACLR
reset => regs[11][1].ACLR
reset => regs[11][2].ACLR
reset => regs[11][3].ACLR
reset => regs[11][4].ACLR
reset => regs[11][5].ACLR
reset => regs[11][6].ACLR
reset => regs[11][7].ACLR
reset => regs[11][8].ACLR
reset => regs[11][9].ACLR
reset => regs[11][10].ACLR
reset => regs[11][11].ACLR
reset => regs[11][12].ACLR
reset => regs[11][13].ACLR
reset => regs[11][14].ACLR
reset => regs[11][15].ACLR
reset => regs[10][0].ACLR
reset => regs[10][1].ACLR
reset => regs[10][2].ACLR
reset => regs[10][3].ACLR
reset => regs[10][4].ACLR
reset => regs[10][5].ACLR
reset => regs[10][6].ACLR
reset => regs[10][7].ACLR
reset => regs[10][8].ACLR
reset => regs[10][9].ACLR
reset => regs[10][10].ACLR
reset => regs[10][11].ACLR
reset => regs[10][12].ACLR
reset => regs[10][13].ACLR
reset => regs[10][14].ACLR
reset => regs[10][15].ACLR
reset => regs[9][0].ACLR
reset => regs[9][1].ACLR
reset => regs[9][2].ACLR
reset => regs[9][3].ACLR
reset => regs[9][4].ACLR
reset => regs[9][5].ACLR
reset => regs[9][6].ACLR
reset => regs[9][7].ACLR
reset => regs[9][8].ACLR
reset => regs[9][9].ACLR
reset => regs[9][10].ACLR
reset => regs[9][11].ACLR
reset => regs[9][12].ACLR
reset => regs[9][13].ACLR
reset => regs[9][14].ACLR
reset => regs[9][15].ACLR
reset => regs[8][0].ACLR
reset => regs[8][1].ACLR
reset => regs[8][2].ACLR
reset => regs[8][3].ACLR
reset => regs[8][4].ACLR
reset => regs[8][5].ACLR
reset => regs[8][6].ACLR
reset => regs[8][7].ACLR
reset => regs[8][8].ACLR
reset => regs[8][9].ACLR
reset => regs[8][10].ACLR
reset => regs[8][11].ACLR
reset => regs[8][12].ACLR
reset => regs[8][13].ACLR
reset => regs[8][14].ACLR
reset => regs[8][15].ACLR
reset => regs[7][0].ACLR
reset => regs[7][1].ACLR
reset => regs[7][2].ACLR
reset => regs[7][3].ACLR
reset => regs[7][4].ACLR
reset => regs[7][5].ACLR
reset => regs[7][6].ACLR
reset => regs[7][7].ACLR
reset => regs[7][8].ACLR
reset => regs[7][9].ACLR
reset => regs[7][10].ACLR
reset => regs[7][11].ACLR
reset => regs[7][12].ACLR
reset => regs[7][13].ACLR
reset => regs[7][14].ACLR
reset => regs[7][15].ACLR
reset => regs[6][0].ACLR
reset => regs[6][1].ACLR
reset => regs[6][2].ACLR
reset => regs[6][3].ACLR
reset => regs[6][4].ACLR
reset => regs[6][5].ACLR
reset => regs[6][6].ACLR
reset => regs[6][7].ACLR
reset => regs[6][8].ACLR
reset => regs[6][9].ACLR
reset => regs[6][10].ACLR
reset => regs[6][11].ACLR
reset => regs[6][12].ACLR
reset => regs[6][13].ACLR
reset => regs[6][14].ACLR
reset => regs[6][15].ACLR
reset => regs[5][0].ACLR
reset => regs[5][1].ACLR
reset => regs[5][2].ACLR
reset => regs[5][3].ACLR
reset => regs[5][4].ACLR
reset => regs[5][5].ACLR
reset => regs[5][6].ACLR
reset => regs[5][7].ACLR
reset => regs[5][8].ACLR
reset => regs[5][9].ACLR
reset => regs[5][10].ACLR
reset => regs[5][11].ACLR
reset => regs[5][12].ACLR
reset => regs[5][13].ACLR
reset => regs[5][14].ACLR
reset => regs[5][15].ACLR
reset => regs[4][0].ACLR
reset => regs[4][1].ACLR
reset => regs[4][2].ACLR
reset => regs[4][3].ACLR
reset => regs[4][4].ACLR
reset => regs[4][5].ACLR
reset => regs[4][6].ACLR
reset => regs[4][7].ACLR
reset => regs[4][8].ACLR
reset => regs[4][9].ACLR
reset => regs[4][10].ACLR
reset => regs[4][11].ACLR
reset => regs[4][12].ACLR
reset => regs[4][13].ACLR
reset => regs[4][14].ACLR
reset => regs[4][15].ACLR
reset => regs[3][0].ACLR
reset => regs[3][1].ACLR
reset => regs[3][2].ACLR
reset => regs[3][3].ACLR
reset => regs[3][4].ACLR
reset => regs[3][5].ACLR
reset => regs[3][6].ACLR
reset => regs[3][7].ACLR
reset => regs[3][8].ACLR
reset => regs[3][9].ACLR
reset => regs[3][10].ACLR
reset => regs[3][11].ACLR
reset => regs[3][12].ACLR
reset => regs[3][13].ACLR
reset => regs[3][14].ACLR
reset => regs[3][15].ACLR
reset => regs[2][0].ACLR
reset => regs[2][1].ACLR
reset => regs[2][2].ACLR
reset => regs[2][3].ACLR
reset => regs[2][4].ACLR
reset => regs[2][5].ACLR
reset => regs[2][6].ACLR
reset => regs[2][7].ACLR
reset => regs[2][8].ACLR
reset => regs[2][9].ACLR
reset => regs[2][10].ACLR
reset => regs[2][11].ACLR
reset => regs[2][12].ACLR
reset => regs[2][13].ACLR
reset => regs[2][14].ACLR
reset => regs[2][15].ACLR
reset => regs[1][0].ACLR
reset => regs[1][1].ACLR
reset => regs[1][2].ACLR
reset => regs[1][3].ACLR
reset => regs[1][4].ACLR
reset => regs[1][5].ACLR
reset => regs[1][6].ACLR
reset => regs[1][7].ACLR
reset => regs[1][8].ACLR
reset => regs[1][9].ACLR
reset => regs[1][10].ACLR
reset => regs[1][11].ACLR
reset => regs[1][12].ACLR
reset => regs[1][13].ACLR
reset => regs[1][14].ACLR
reset => regs[1][15].ACLR
reset => regs[0][0].ACLR
reset => regs[0][1].ACLR
reset => regs[0][2].ACLR
reset => regs[0][3].ACLR
reset => regs[0][4].ACLR
reset => regs[0][5].ACLR
reset => regs[0][6].ACLR
reset => regs[0][7].ACLR
reset => regs[0][8].ACLR
reset => regs[0][9].ACLR
reset => regs[0][10].ACLR
reset => regs[0][11].ACLR
reset => regs[0][12].ACLR
reset => regs[0][13].ACLR
reset => regs[0][14].ACLR
reset => regs[0][15].ACLR
read_reg1[0] => Equal0.IN3
read_reg1[0] => Mux0.IN3
read_reg1[0] => Mux1.IN3
read_reg1[0] => Mux2.IN3
read_reg1[0] => Mux3.IN3
read_reg1[0] => Mux4.IN3
read_reg1[0] => Mux5.IN3
read_reg1[0] => Mux6.IN3
read_reg1[0] => Mux7.IN3
read_reg1[0] => Mux8.IN3
read_reg1[0] => Mux9.IN3
read_reg1[0] => Mux10.IN3
read_reg1[0] => Mux11.IN3
read_reg1[0] => Mux12.IN3
read_reg1[0] => Mux13.IN3
read_reg1[0] => Mux14.IN3
read_reg1[0] => Mux15.IN3
read_reg1[1] => Equal0.IN2
read_reg1[1] => Mux0.IN2
read_reg1[1] => Mux1.IN2
read_reg1[1] => Mux2.IN2
read_reg1[1] => Mux3.IN2
read_reg1[1] => Mux4.IN2
read_reg1[1] => Mux5.IN2
read_reg1[1] => Mux6.IN2
read_reg1[1] => Mux7.IN2
read_reg1[1] => Mux8.IN2
read_reg1[1] => Mux9.IN2
read_reg1[1] => Mux10.IN2
read_reg1[1] => Mux11.IN2
read_reg1[1] => Mux12.IN2
read_reg1[1] => Mux13.IN2
read_reg1[1] => Mux14.IN2
read_reg1[1] => Mux15.IN2
read_reg1[2] => Equal0.IN1
read_reg1[2] => Mux0.IN1
read_reg1[2] => Mux1.IN1
read_reg1[2] => Mux2.IN1
read_reg1[2] => Mux3.IN1
read_reg1[2] => Mux4.IN1
read_reg1[2] => Mux5.IN1
read_reg1[2] => Mux6.IN1
read_reg1[2] => Mux7.IN1
read_reg1[2] => Mux8.IN1
read_reg1[2] => Mux9.IN1
read_reg1[2] => Mux10.IN1
read_reg1[2] => Mux11.IN1
read_reg1[2] => Mux12.IN1
read_reg1[2] => Mux13.IN1
read_reg1[2] => Mux14.IN1
read_reg1[2] => Mux15.IN1
read_reg1[3] => Equal0.IN0
read_reg1[3] => Mux0.IN0
read_reg1[3] => Mux1.IN0
read_reg1[3] => Mux2.IN0
read_reg1[3] => Mux3.IN0
read_reg1[3] => Mux4.IN0
read_reg1[3] => Mux5.IN0
read_reg1[3] => Mux6.IN0
read_reg1[3] => Mux7.IN0
read_reg1[3] => Mux8.IN0
read_reg1[3] => Mux9.IN0
read_reg1[3] => Mux10.IN0
read_reg1[3] => Mux11.IN0
read_reg1[3] => Mux12.IN0
read_reg1[3] => Mux13.IN0
read_reg1[3] => Mux14.IN0
read_reg1[3] => Mux15.IN0
read_reg2[0] => Equal1.IN3
read_reg2[0] => Mux16.IN3
read_reg2[0] => Mux17.IN3
read_reg2[0] => Mux18.IN3
read_reg2[0] => Mux19.IN3
read_reg2[0] => Mux20.IN3
read_reg2[0] => Mux21.IN3
read_reg2[0] => Mux22.IN3
read_reg2[0] => Mux23.IN3
read_reg2[0] => Mux24.IN3
read_reg2[0] => Mux25.IN3
read_reg2[0] => Mux26.IN3
read_reg2[0] => Mux27.IN3
read_reg2[0] => Mux28.IN3
read_reg2[0] => Mux29.IN3
read_reg2[0] => Mux30.IN3
read_reg2[0] => Mux31.IN3
read_reg2[1] => Equal1.IN2
read_reg2[1] => Mux16.IN2
read_reg2[1] => Mux17.IN2
read_reg2[1] => Mux18.IN2
read_reg2[1] => Mux19.IN2
read_reg2[1] => Mux20.IN2
read_reg2[1] => Mux21.IN2
read_reg2[1] => Mux22.IN2
read_reg2[1] => Mux23.IN2
read_reg2[1] => Mux24.IN2
read_reg2[1] => Mux25.IN2
read_reg2[1] => Mux26.IN2
read_reg2[1] => Mux27.IN2
read_reg2[1] => Mux28.IN2
read_reg2[1] => Mux29.IN2
read_reg2[1] => Mux30.IN2
read_reg2[1] => Mux31.IN2
read_reg2[2] => Equal1.IN1
read_reg2[2] => Mux16.IN1
read_reg2[2] => Mux17.IN1
read_reg2[2] => Mux18.IN1
read_reg2[2] => Mux19.IN1
read_reg2[2] => Mux20.IN1
read_reg2[2] => Mux21.IN1
read_reg2[2] => Mux22.IN1
read_reg2[2] => Mux23.IN1
read_reg2[2] => Mux24.IN1
read_reg2[2] => Mux25.IN1
read_reg2[2] => Mux26.IN1
read_reg2[2] => Mux27.IN1
read_reg2[2] => Mux28.IN1
read_reg2[2] => Mux29.IN1
read_reg2[2] => Mux30.IN1
read_reg2[2] => Mux31.IN1
read_reg2[3] => Equal1.IN0
read_reg2[3] => Mux16.IN0
read_reg2[3] => Mux17.IN0
read_reg2[3] => Mux18.IN0
read_reg2[3] => Mux19.IN0
read_reg2[3] => Mux20.IN0
read_reg2[3] => Mux21.IN0
read_reg2[3] => Mux22.IN0
read_reg2[3] => Mux23.IN0
read_reg2[3] => Mux24.IN0
read_reg2[3] => Mux25.IN0
read_reg2[3] => Mux26.IN0
read_reg2[3] => Mux27.IN0
read_reg2[3] => Mux28.IN0
read_reg2[3] => Mux29.IN0
read_reg2[3] => Mux30.IN0
read_reg2[3] => Mux31.IN0
read_data1[0] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[1] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[2] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[3] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[4] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[5] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[6] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[7] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[8] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[9] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[10] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[11] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[12] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[13] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[14] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[15] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data2[0] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[1] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[2] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[3] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[4] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[5] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[6] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[7] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[8] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[9] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[10] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[11] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[12] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[13] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[14] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[15] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
write_reg[0] => Equal0.IN7
write_reg[0] => Equal1.IN7
write_reg[0] => Decoder0.IN3
write_reg[1] => Equal0.IN6
write_reg[1] => Equal1.IN6
write_reg[1] => Decoder0.IN2
write_reg[2] => Equal0.IN5
write_reg[2] => Equal1.IN5
write_reg[2] => Decoder0.IN1
write_reg[3] => Equal0.IN4
write_reg[3] => Equal1.IN4
write_reg[3] => Decoder0.IN0
write_data[0] => read_data1.DATAB
write_data[0] => read_data2.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[0] => regs.DATAB
write_data[1] => read_data1.DATAB
write_data[1] => read_data2.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[1] => regs.DATAB
write_data[2] => read_data1.DATAB
write_data[2] => read_data2.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[2] => regs.DATAB
write_data[3] => read_data1.DATAB
write_data[3] => read_data2.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[3] => regs.DATAB
write_data[4] => read_data1.DATAB
write_data[4] => read_data2.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[4] => regs.DATAB
write_data[5] => read_data1.DATAB
write_data[5] => read_data2.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[5] => regs.DATAB
write_data[6] => read_data1.DATAB
write_data[6] => read_data2.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[6] => regs.DATAB
write_data[7] => read_data1.DATAB
write_data[7] => read_data2.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[7] => regs.DATAB
write_data[8] => read_data1.DATAB
write_data[8] => read_data2.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[8] => regs.DATAB
write_data[9] => read_data1.DATAB
write_data[9] => read_data2.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[9] => regs.DATAB
write_data[10] => read_data1.DATAB
write_data[10] => read_data2.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[10] => regs.DATAB
write_data[11] => read_data1.DATAB
write_data[11] => read_data2.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[11] => regs.DATAB
write_data[12] => read_data1.DATAB
write_data[12] => read_data2.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[12] => regs.DATAB
write_data[13] => read_data1.DATAB
write_data[13] => read_data2.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[13] => regs.DATAB
write_data[14] => read_data1.DATAB
write_data[14] => read_data2.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[14] => regs.DATAB
write_data[15] => read_data1.DATAB
write_data[15] => read_data2.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
write_data[15] => regs.DATAB
reg_write => read_data1.IN1
reg_write => read_data2.IN1
reg_write => regs[15][0].ENA
reg_write => regs[0][15].ENA
reg_write => regs[0][14].ENA
reg_write => regs[0][13].ENA
reg_write => regs[0][12].ENA
reg_write => regs[0][11].ENA
reg_write => regs[0][10].ENA
reg_write => regs[0][9].ENA
reg_write => regs[0][8].ENA
reg_write => regs[0][7].ENA
reg_write => regs[0][6].ENA
reg_write => regs[0][5].ENA
reg_write => regs[0][4].ENA
reg_write => regs[0][3].ENA
reg_write => regs[0][2].ENA
reg_write => regs[0][1].ENA
reg_write => regs[0][0].ENA
reg_write => regs[1][15].ENA
reg_write => regs[1][14].ENA
reg_write => regs[1][13].ENA
reg_write => regs[1][12].ENA
reg_write => regs[1][11].ENA
reg_write => regs[1][10].ENA
reg_write => regs[1][9].ENA
reg_write => regs[1][8].ENA
reg_write => regs[1][7].ENA
reg_write => regs[1][6].ENA
reg_write => regs[1][5].ENA
reg_write => regs[1][4].ENA
reg_write => regs[1][3].ENA
reg_write => regs[1][2].ENA
reg_write => regs[1][1].ENA
reg_write => regs[1][0].ENA
reg_write => regs[2][15].ENA
reg_write => regs[2][14].ENA
reg_write => regs[2][13].ENA
reg_write => regs[2][12].ENA
reg_write => regs[2][11].ENA
reg_write => regs[2][10].ENA
reg_write => regs[2][9].ENA
reg_write => regs[2][8].ENA
reg_write => regs[2][7].ENA
reg_write => regs[2][6].ENA
reg_write => regs[2][5].ENA
reg_write => regs[2][4].ENA
reg_write => regs[2][3].ENA
reg_write => regs[2][2].ENA
reg_write => regs[2][1].ENA
reg_write => regs[2][0].ENA
reg_write => regs[3][15].ENA
reg_write => regs[3][14].ENA
reg_write => regs[3][13].ENA
reg_write => regs[3][12].ENA
reg_write => regs[3][11].ENA
reg_write => regs[3][10].ENA
reg_write => regs[3][9].ENA
reg_write => regs[3][8].ENA
reg_write => regs[3][7].ENA
reg_write => regs[3][6].ENA
reg_write => regs[3][5].ENA
reg_write => regs[3][4].ENA
reg_write => regs[3][3].ENA
reg_write => regs[3][2].ENA
reg_write => regs[3][1].ENA
reg_write => regs[3][0].ENA
reg_write => regs[4][15].ENA
reg_write => regs[4][14].ENA
reg_write => regs[4][13].ENA
reg_write => regs[4][12].ENA
reg_write => regs[4][11].ENA
reg_write => regs[4][10].ENA
reg_write => regs[4][9].ENA
reg_write => regs[4][8].ENA
reg_write => regs[4][7].ENA
reg_write => regs[4][6].ENA
reg_write => regs[4][5].ENA
reg_write => regs[4][4].ENA
reg_write => regs[4][3].ENA
reg_write => regs[4][2].ENA
reg_write => regs[4][1].ENA
reg_write => regs[4][0].ENA
reg_write => regs[5][15].ENA
reg_write => regs[5][14].ENA
reg_write => regs[5][13].ENA
reg_write => regs[5][12].ENA
reg_write => regs[5][11].ENA
reg_write => regs[5][10].ENA
reg_write => regs[5][9].ENA
reg_write => regs[5][8].ENA
reg_write => regs[5][7].ENA
reg_write => regs[5][6].ENA
reg_write => regs[5][5].ENA
reg_write => regs[5][4].ENA
reg_write => regs[5][3].ENA
reg_write => regs[5][2].ENA
reg_write => regs[5][1].ENA
reg_write => regs[5][0].ENA
reg_write => regs[6][15].ENA
reg_write => regs[6][14].ENA
reg_write => regs[6][13].ENA
reg_write => regs[6][12].ENA
reg_write => regs[6][11].ENA
reg_write => regs[6][10].ENA
reg_write => regs[6][9].ENA
reg_write => regs[6][8].ENA
reg_write => regs[6][7].ENA
reg_write => regs[6][6].ENA
reg_write => regs[6][5].ENA
reg_write => regs[6][4].ENA
reg_write => regs[6][3].ENA
reg_write => regs[6][2].ENA
reg_write => regs[6][1].ENA
reg_write => regs[6][0].ENA
reg_write => regs[7][15].ENA
reg_write => regs[7][14].ENA
reg_write => regs[7][13].ENA
reg_write => regs[7][12].ENA
reg_write => regs[7][11].ENA
reg_write => regs[7][10].ENA
reg_write => regs[7][9].ENA
reg_write => regs[7][8].ENA
reg_write => regs[7][7].ENA
reg_write => regs[7][6].ENA
reg_write => regs[7][5].ENA
reg_write => regs[7][4].ENA
reg_write => regs[7][3].ENA
reg_write => regs[7][2].ENA
reg_write => regs[7][1].ENA
reg_write => regs[7][0].ENA
reg_write => regs[8][15].ENA
reg_write => regs[8][14].ENA
reg_write => regs[8][13].ENA
reg_write => regs[8][12].ENA
reg_write => regs[8][11].ENA
reg_write => regs[8][10].ENA
reg_write => regs[8][9].ENA
reg_write => regs[8][8].ENA
reg_write => regs[8][7].ENA
reg_write => regs[8][6].ENA
reg_write => regs[8][5].ENA
reg_write => regs[8][4].ENA
reg_write => regs[8][3].ENA
reg_write => regs[8][2].ENA
reg_write => regs[8][1].ENA
reg_write => regs[8][0].ENA
reg_write => regs[9][15].ENA
reg_write => regs[9][14].ENA
reg_write => regs[9][13].ENA
reg_write => regs[9][12].ENA
reg_write => regs[9][11].ENA
reg_write => regs[9][10].ENA
reg_write => regs[9][9].ENA
reg_write => regs[9][8].ENA
reg_write => regs[9][7].ENA
reg_write => regs[9][6].ENA
reg_write => regs[9][5].ENA
reg_write => regs[9][4].ENA
reg_write => regs[9][3].ENA
reg_write => regs[9][2].ENA
reg_write => regs[9][1].ENA
reg_write => regs[9][0].ENA
reg_write => regs[10][15].ENA
reg_write => regs[10][14].ENA
reg_write => regs[10][13].ENA
reg_write => regs[10][12].ENA
reg_write => regs[10][11].ENA
reg_write => regs[10][10].ENA
reg_write => regs[10][9].ENA
reg_write => regs[10][8].ENA
reg_write => regs[10][7].ENA
reg_write => regs[10][6].ENA
reg_write => regs[10][5].ENA
reg_write => regs[10][4].ENA
reg_write => regs[10][3].ENA
reg_write => regs[10][2].ENA
reg_write => regs[10][1].ENA
reg_write => regs[10][0].ENA
reg_write => regs[11][15].ENA
reg_write => regs[11][14].ENA
reg_write => regs[11][13].ENA
reg_write => regs[11][12].ENA
reg_write => regs[11][11].ENA
reg_write => regs[11][10].ENA
reg_write => regs[11][9].ENA
reg_write => regs[11][8].ENA
reg_write => regs[11][7].ENA
reg_write => regs[11][6].ENA
reg_write => regs[11][5].ENA
reg_write => regs[11][4].ENA
reg_write => regs[11][3].ENA
reg_write => regs[11][2].ENA
reg_write => regs[11][1].ENA
reg_write => regs[11][0].ENA
reg_write => regs[12][15].ENA
reg_write => regs[12][14].ENA
reg_write => regs[12][13].ENA
reg_write => regs[12][12].ENA
reg_write => regs[12][11].ENA
reg_write => regs[12][10].ENA
reg_write => regs[12][9].ENA
reg_write => regs[12][8].ENA
reg_write => regs[12][7].ENA
reg_write => regs[12][6].ENA
reg_write => regs[12][5].ENA
reg_write => regs[12][4].ENA
reg_write => regs[12][3].ENA
reg_write => regs[12][2].ENA
reg_write => regs[12][1].ENA
reg_write => regs[12][0].ENA
reg_write => regs[13][15].ENA
reg_write => regs[13][14].ENA
reg_write => regs[13][13].ENA
reg_write => regs[13][12].ENA
reg_write => regs[13][11].ENA
reg_write => regs[13][10].ENA
reg_write => regs[13][9].ENA
reg_write => regs[13][8].ENA
reg_write => regs[13][7].ENA
reg_write => regs[13][6].ENA
reg_write => regs[13][5].ENA
reg_write => regs[13][4].ENA
reg_write => regs[13][3].ENA
reg_write => regs[13][2].ENA
reg_write => regs[13][1].ENA
reg_write => regs[13][0].ENA
reg_write => regs[14][15].ENA
reg_write => regs[14][14].ENA
reg_write => regs[14][13].ENA
reg_write => regs[14][12].ENA
reg_write => regs[14][11].ENA
reg_write => regs[14][10].ENA
reg_write => regs[14][9].ENA
reg_write => regs[14][8].ENA
reg_write => regs[14][7].ENA
reg_write => regs[14][6].ENA
reg_write => regs[14][5].ENA
reg_write => regs[14][4].ENA
reg_write => regs[14][3].ENA
reg_write => regs[14][2].ENA
reg_write => regs[14][1].ENA
reg_write => regs[14][0].ENA
reg_write => regs[15][15].ENA
reg_write => regs[15][14].ENA
reg_write => regs[15][13].ENA
reg_write => regs[15][12].ENA
reg_write => regs[15][11].ENA
reg_write => regs[15][10].ENA
reg_write => regs[15][9].ENA
reg_write => regs[15][8].ENA
reg_write => regs[15][7].ENA
reg_write => regs[15][6].ENA
reg_write => regs[15][5].ENA
reg_write => regs[15][4].ENA
reg_write => regs[15][3].ENA
reg_write => regs[15][2].ENA
reg_write => regs[15][1].ENA
debug_addr[0] => Mux32.IN3
debug_addr[0] => Mux33.IN3
debug_addr[0] => Mux34.IN3
debug_addr[0] => Mux35.IN3
debug_addr[0] => Mux36.IN3
debug_addr[0] => Mux37.IN3
debug_addr[0] => Mux38.IN3
debug_addr[0] => Mux39.IN3
debug_addr[0] => Mux40.IN3
debug_addr[0] => Mux41.IN3
debug_addr[0] => Mux42.IN3
debug_addr[0] => Mux43.IN3
debug_addr[0] => Mux44.IN3
debug_addr[0] => Mux45.IN3
debug_addr[0] => Mux46.IN3
debug_addr[0] => Mux47.IN3
debug_addr[1] => Mux32.IN2
debug_addr[1] => Mux33.IN2
debug_addr[1] => Mux34.IN2
debug_addr[1] => Mux35.IN2
debug_addr[1] => Mux36.IN2
debug_addr[1] => Mux37.IN2
debug_addr[1] => Mux38.IN2
debug_addr[1] => Mux39.IN2
debug_addr[1] => Mux40.IN2
debug_addr[1] => Mux41.IN2
debug_addr[1] => Mux42.IN2
debug_addr[1] => Mux43.IN2
debug_addr[1] => Mux44.IN2
debug_addr[1] => Mux45.IN2
debug_addr[1] => Mux46.IN2
debug_addr[1] => Mux47.IN2
debug_addr[2] => Mux32.IN1
debug_addr[2] => Mux33.IN1
debug_addr[2] => Mux34.IN1
debug_addr[2] => Mux35.IN1
debug_addr[2] => Mux36.IN1
debug_addr[2] => Mux37.IN1
debug_addr[2] => Mux38.IN1
debug_addr[2] => Mux39.IN1
debug_addr[2] => Mux40.IN1
debug_addr[2] => Mux41.IN1
debug_addr[2] => Mux42.IN1
debug_addr[2] => Mux43.IN1
debug_addr[2] => Mux44.IN1
debug_addr[2] => Mux45.IN1
debug_addr[2] => Mux46.IN1
debug_addr[2] => Mux47.IN1
debug_addr[3] => Mux32.IN0
debug_addr[3] => Mux33.IN0
debug_addr[3] => Mux34.IN0
debug_addr[3] => Mux35.IN0
debug_addr[3] => Mux36.IN0
debug_addr[3] => Mux37.IN0
debug_addr[3] => Mux38.IN0
debug_addr[3] => Mux39.IN0
debug_addr[3] => Mux40.IN0
debug_addr[3] => Mux41.IN0
debug_addr[3] => Mux42.IN0
debug_addr[3] => Mux43.IN0
debug_addr[3] => Mux44.IN0
debug_addr[3] => Mux45.IN0
debug_addr[3] => Mux46.IN0
debug_addr[3] => Mux47.IN0
debug_data[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
debug_data[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
debug_data[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
debug_data[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
debug_data[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
debug_data[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
debug_data[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
debug_data[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
debug_data[8] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
debug_data[9] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
debug_data[10] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
debug_data[11] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
debug_data[12] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
debug_data[13] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
debug_data[14] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
debug_data[15] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|cpu|id_ex:ID_EX
clk => ex_is_str_reg_indirect~reg0.CLK
clk => ex_jal_link_value[0]~reg0.CLK
clk => ex_jal_link_value[1]~reg0.CLK
clk => ex_jal_link_value[2]~reg0.CLK
clk => ex_jal_link_value[3]~reg0.CLK
clk => ex_jal_link_value[4]~reg0.CLK
clk => ex_jal_link_value[5]~reg0.CLK
clk => ex_jal_link_value[6]~reg0.CLK
clk => ex_jal_link_value[7]~reg0.CLK
clk => ex_jal_link_value[8]~reg0.CLK
clk => ex_jal_link_value[9]~reg0.CLK
clk => ex_jal_link_value[10]~reg0.CLK
clk => ex_jal_link_value[11]~reg0.CLK
clk => ex_jal_link_value[12]~reg0.CLK
clk => ex_jal_link_value[13]~reg0.CLK
clk => ex_jal_link_value[14]~reg0.CLK
clk => ex_jal_link_value[15]~reg0.CLK
clk => ex_is_jal~reg0.CLK
clk => ex_rd[0]~reg0.CLK
clk => ex_rd[1]~reg0.CLK
clk => ex_rd[2]~reg0.CLK
clk => ex_rd[3]~reg0.CLK
clk => ex_rt[0]~reg0.CLK
clk => ex_rt[1]~reg0.CLK
clk => ex_rt[2]~reg0.CLK
clk => ex_rt[3]~reg0.CLK
clk => ex_rs[0]~reg0.CLK
clk => ex_rs[1]~reg0.CLK
clk => ex_rs[2]~reg0.CLK
clk => ex_rs[3]~reg0.CLK
clk => ex_imm_ext[0]~reg0.CLK
clk => ex_imm_ext[1]~reg0.CLK
clk => ex_imm_ext[2]~reg0.CLK
clk => ex_imm_ext[3]~reg0.CLK
clk => ex_imm_ext[4]~reg0.CLK
clk => ex_imm_ext[5]~reg0.CLK
clk => ex_imm_ext[6]~reg0.CLK
clk => ex_imm_ext[7]~reg0.CLK
clk => ex_imm_ext[8]~reg0.CLK
clk => ex_imm_ext[9]~reg0.CLK
clk => ex_imm_ext[10]~reg0.CLK
clk => ex_imm_ext[11]~reg0.CLK
clk => ex_imm_ext[12]~reg0.CLK
clk => ex_imm_ext[13]~reg0.CLK
clk => ex_imm_ext[14]~reg0.CLK
clk => ex_imm_ext[15]~reg0.CLK
clk => ex_reg_data2[0]~reg0.CLK
clk => ex_reg_data2[1]~reg0.CLK
clk => ex_reg_data2[2]~reg0.CLK
clk => ex_reg_data2[3]~reg0.CLK
clk => ex_reg_data2[4]~reg0.CLK
clk => ex_reg_data2[5]~reg0.CLK
clk => ex_reg_data2[6]~reg0.CLK
clk => ex_reg_data2[7]~reg0.CLK
clk => ex_reg_data2[8]~reg0.CLK
clk => ex_reg_data2[9]~reg0.CLK
clk => ex_reg_data2[10]~reg0.CLK
clk => ex_reg_data2[11]~reg0.CLK
clk => ex_reg_data2[12]~reg0.CLK
clk => ex_reg_data2[13]~reg0.CLK
clk => ex_reg_data2[14]~reg0.CLK
clk => ex_reg_data2[15]~reg0.CLK
clk => ex_reg_data1[0]~reg0.CLK
clk => ex_reg_data1[1]~reg0.CLK
clk => ex_reg_data1[2]~reg0.CLK
clk => ex_reg_data1[3]~reg0.CLK
clk => ex_reg_data1[4]~reg0.CLK
clk => ex_reg_data1[5]~reg0.CLK
clk => ex_reg_data1[6]~reg0.CLK
clk => ex_reg_data1[7]~reg0.CLK
clk => ex_reg_data1[8]~reg0.CLK
clk => ex_reg_data1[9]~reg0.CLK
clk => ex_reg_data1[10]~reg0.CLK
clk => ex_reg_data1[11]~reg0.CLK
clk => ex_reg_data1[12]~reg0.CLK
clk => ex_reg_data1[13]~reg0.CLK
clk => ex_reg_data1[14]~reg0.CLK
clk => ex_reg_data1[15]~reg0.CLK
clk => ex_pc[0]~reg0.CLK
clk => ex_pc[1]~reg0.CLK
clk => ex_pc[2]~reg0.CLK
clk => ex_pc[3]~reg0.CLK
clk => ex_pc[4]~reg0.CLK
clk => ex_pc[5]~reg0.CLK
clk => ex_pc[6]~reg0.CLK
clk => ex_pc[7]~reg0.CLK
clk => ex_pc[8]~reg0.CLK
clk => ex_pc[9]~reg0.CLK
clk => ex_pc[10]~reg0.CLK
clk => ex_pc[11]~reg0.CLK
clk => ex_pc[12]~reg0.CLK
clk => ex_pc[13]~reg0.CLK
clk => ex_pc[14]~reg0.CLK
clk => ex_pc[15]~reg0.CLK
clk => ex_branch~reg0.CLK
clk => ex_alu_src~reg0.CLK
clk => ex_alu_op[0]~reg0.CLK
clk => ex_alu_op[1]~reg0.CLK
clk => ex_alu_op[2]~reg0.CLK
clk => ex_mem_write~reg0.CLK
clk => ex_mem_read~reg0.CLK
clk => ex_reg_write~reg0.CLK
reset => ex_jal_link_value[0]~reg0.ACLR
reset => ex_jal_link_value[1]~reg0.ACLR
reset => ex_jal_link_value[2]~reg0.ACLR
reset => ex_jal_link_value[3]~reg0.ACLR
reset => ex_jal_link_value[4]~reg0.ACLR
reset => ex_jal_link_value[5]~reg0.ACLR
reset => ex_jal_link_value[6]~reg0.ACLR
reset => ex_jal_link_value[7]~reg0.ACLR
reset => ex_jal_link_value[8]~reg0.ACLR
reset => ex_jal_link_value[9]~reg0.ACLR
reset => ex_jal_link_value[10]~reg0.ACLR
reset => ex_jal_link_value[11]~reg0.ACLR
reset => ex_jal_link_value[12]~reg0.ACLR
reset => ex_jal_link_value[13]~reg0.ACLR
reset => ex_jal_link_value[14]~reg0.ACLR
reset => ex_jal_link_value[15]~reg0.ACLR
reset => ex_is_jal~reg0.ACLR
reset => ex_rd[0]~reg0.ACLR
reset => ex_rd[1]~reg0.ACLR
reset => ex_rd[2]~reg0.ACLR
reset => ex_rd[3]~reg0.ACLR
reset => ex_rt[0]~reg0.ACLR
reset => ex_rt[1]~reg0.ACLR
reset => ex_rt[2]~reg0.ACLR
reset => ex_rt[3]~reg0.ACLR
reset => ex_rs[0]~reg0.ACLR
reset => ex_rs[1]~reg0.ACLR
reset => ex_rs[2]~reg0.ACLR
reset => ex_rs[3]~reg0.ACLR
reset => ex_imm_ext[0]~reg0.ACLR
reset => ex_imm_ext[1]~reg0.ACLR
reset => ex_imm_ext[2]~reg0.ACLR
reset => ex_imm_ext[3]~reg0.ACLR
reset => ex_imm_ext[4]~reg0.ACLR
reset => ex_imm_ext[5]~reg0.ACLR
reset => ex_imm_ext[6]~reg0.ACLR
reset => ex_imm_ext[7]~reg0.ACLR
reset => ex_imm_ext[8]~reg0.ACLR
reset => ex_imm_ext[9]~reg0.ACLR
reset => ex_imm_ext[10]~reg0.ACLR
reset => ex_imm_ext[11]~reg0.ACLR
reset => ex_imm_ext[12]~reg0.ACLR
reset => ex_imm_ext[13]~reg0.ACLR
reset => ex_imm_ext[14]~reg0.ACLR
reset => ex_imm_ext[15]~reg0.ACLR
reset => ex_reg_data2[0]~reg0.ACLR
reset => ex_reg_data2[1]~reg0.ACLR
reset => ex_reg_data2[2]~reg0.ACLR
reset => ex_reg_data2[3]~reg0.ACLR
reset => ex_reg_data2[4]~reg0.ACLR
reset => ex_reg_data2[5]~reg0.ACLR
reset => ex_reg_data2[6]~reg0.ACLR
reset => ex_reg_data2[7]~reg0.ACLR
reset => ex_reg_data2[8]~reg0.ACLR
reset => ex_reg_data2[9]~reg0.ACLR
reset => ex_reg_data2[10]~reg0.ACLR
reset => ex_reg_data2[11]~reg0.ACLR
reset => ex_reg_data2[12]~reg0.ACLR
reset => ex_reg_data2[13]~reg0.ACLR
reset => ex_reg_data2[14]~reg0.ACLR
reset => ex_reg_data2[15]~reg0.ACLR
reset => ex_reg_data1[0]~reg0.ACLR
reset => ex_reg_data1[1]~reg0.ACLR
reset => ex_reg_data1[2]~reg0.ACLR
reset => ex_reg_data1[3]~reg0.ACLR
reset => ex_reg_data1[4]~reg0.ACLR
reset => ex_reg_data1[5]~reg0.ACLR
reset => ex_reg_data1[6]~reg0.ACLR
reset => ex_reg_data1[7]~reg0.ACLR
reset => ex_reg_data1[8]~reg0.ACLR
reset => ex_reg_data1[9]~reg0.ACLR
reset => ex_reg_data1[10]~reg0.ACLR
reset => ex_reg_data1[11]~reg0.ACLR
reset => ex_reg_data1[12]~reg0.ACLR
reset => ex_reg_data1[13]~reg0.ACLR
reset => ex_reg_data1[14]~reg0.ACLR
reset => ex_reg_data1[15]~reg0.ACLR
reset => ex_pc[0]~reg0.ACLR
reset => ex_pc[1]~reg0.ACLR
reset => ex_pc[2]~reg0.ACLR
reset => ex_pc[3]~reg0.ACLR
reset => ex_pc[4]~reg0.ACLR
reset => ex_pc[5]~reg0.ACLR
reset => ex_pc[6]~reg0.ACLR
reset => ex_pc[7]~reg0.ACLR
reset => ex_pc[8]~reg0.ACLR
reset => ex_pc[9]~reg0.ACLR
reset => ex_pc[10]~reg0.ACLR
reset => ex_pc[11]~reg0.ACLR
reset => ex_pc[12]~reg0.ACLR
reset => ex_pc[13]~reg0.ACLR
reset => ex_pc[14]~reg0.ACLR
reset => ex_pc[15]~reg0.ACLR
reset => ex_branch~reg0.ACLR
reset => ex_alu_src~reg0.ACLR
reset => ex_alu_op[0]~reg0.ACLR
reset => ex_alu_op[1]~reg0.ACLR
reset => ex_alu_op[2]~reg0.ACLR
reset => ex_mem_write~reg0.ACLR
reset => ex_mem_read~reg0.ACLR
reset => ex_reg_write~reg0.ACLR
reset => ex_is_str_reg_indirect~reg0.ENA
flush => ex_reg_write.OUTPUTSELECT
flush => ex_mem_read.OUTPUTSELECT
flush => ex_mem_write.OUTPUTSELECT
flush => ex_branch.OUTPUTSELECT
flush => ex_alu_op.OUTPUTSELECT
flush => ex_alu_op.OUTPUTSELECT
flush => ex_alu_op.OUTPUTSELECT
flush => ex_alu_src.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_pc.OUTPUTSELECT
flush => ex_reg_data1.OUTPUTSELECT
flush => ex_reg_data1.OUTPUTSELECT
flush => ex_reg_data1.OUTPUTSELECT
flush => ex_reg_data1.OUTPUTSELECT
flush => ex_reg_data1.OUTPUTSELECT
flush => ex_reg_data1.OUTPUTSELECT
flush => ex_reg_data1.OUTPUTSELECT
flush => ex_reg_data1.OUTPUTSELECT
flush => ex_reg_data1.OUTPUTSELECT
flush => ex_reg_data1.OUTPUTSELECT
flush => ex_reg_data1.OUTPUTSELECT
flush => ex_reg_data1.OUTPUTSELECT
flush => ex_reg_data1.OUTPUTSELECT
flush => ex_reg_data1.OUTPUTSELECT
flush => ex_reg_data1.OUTPUTSELECT
flush => ex_reg_data1.OUTPUTSELECT
flush => ex_reg_data2.OUTPUTSELECT
flush => ex_reg_data2.OUTPUTSELECT
flush => ex_reg_data2.OUTPUTSELECT
flush => ex_reg_data2.OUTPUTSELECT
flush => ex_reg_data2.OUTPUTSELECT
flush => ex_reg_data2.OUTPUTSELECT
flush => ex_reg_data2.OUTPUTSELECT
flush => ex_reg_data2.OUTPUTSELECT
flush => ex_reg_data2.OUTPUTSELECT
flush => ex_reg_data2.OUTPUTSELECT
flush => ex_reg_data2.OUTPUTSELECT
flush => ex_reg_data2.OUTPUTSELECT
flush => ex_reg_data2.OUTPUTSELECT
flush => ex_reg_data2.OUTPUTSELECT
flush => ex_reg_data2.OUTPUTSELECT
flush => ex_reg_data2.OUTPUTSELECT
flush => ex_imm_ext.OUTPUTSELECT
flush => ex_imm_ext.OUTPUTSELECT
flush => ex_imm_ext.OUTPUTSELECT
flush => ex_imm_ext.OUTPUTSELECT
flush => ex_imm_ext.OUTPUTSELECT
flush => ex_imm_ext.OUTPUTSELECT
flush => ex_imm_ext.OUTPUTSELECT
flush => ex_imm_ext.OUTPUTSELECT
flush => ex_imm_ext.OUTPUTSELECT
flush => ex_imm_ext.OUTPUTSELECT
flush => ex_imm_ext.OUTPUTSELECT
flush => ex_imm_ext.OUTPUTSELECT
flush => ex_imm_ext.OUTPUTSELECT
flush => ex_imm_ext.OUTPUTSELECT
flush => ex_imm_ext.OUTPUTSELECT
flush => ex_imm_ext.OUTPUTSELECT
flush => ex_rs.OUTPUTSELECT
flush => ex_rs.OUTPUTSELECT
flush => ex_rs.OUTPUTSELECT
flush => ex_rs.OUTPUTSELECT
flush => ex_rt.OUTPUTSELECT
flush => ex_rt.OUTPUTSELECT
flush => ex_rt.OUTPUTSELECT
flush => ex_rt.OUTPUTSELECT
flush => ex_rd.OUTPUTSELECT
flush => ex_rd.OUTPUTSELECT
flush => ex_rd.OUTPUTSELECT
flush => ex_rd.OUTPUTSELECT
flush => ex_is_jal.OUTPUTSELECT
flush => ex_jal_link_value.OUTPUTSELECT
flush => ex_jal_link_value.OUTPUTSELECT
flush => ex_jal_link_value.OUTPUTSELECT
flush => ex_jal_link_value.OUTPUTSELECT
flush => ex_jal_link_value.OUTPUTSELECT
flush => ex_jal_link_value.OUTPUTSELECT
flush => ex_jal_link_value.OUTPUTSELECT
flush => ex_jal_link_value.OUTPUTSELECT
flush => ex_jal_link_value.OUTPUTSELECT
flush => ex_jal_link_value.OUTPUTSELECT
flush => ex_jal_link_value.OUTPUTSELECT
flush => ex_jal_link_value.OUTPUTSELECT
flush => ex_jal_link_value.OUTPUTSELECT
flush => ex_jal_link_value.OUTPUTSELECT
flush => ex_jal_link_value.OUTPUTSELECT
flush => ex_jal_link_value.OUTPUTSELECT
flush => ex_is_str_reg_indirect.OUTPUTSELECT
id_reg_write => ex_reg_write.DATAA
id_mem_read => ex_mem_read.DATAA
id_mem_write => ex_mem_write.DATAA
id_alu_op[0] => ex_alu_op.DATAA
id_alu_op[1] => ex_alu_op.DATAA
id_alu_op[2] => ex_alu_op.DATAA
id_alu_src => ex_alu_src.DATAA
id_branch => ex_branch.DATAA
id_pc[0] => ex_pc.DATAA
id_pc[1] => ex_pc.DATAA
id_pc[2] => ex_pc.DATAA
id_pc[3] => ex_pc.DATAA
id_pc[4] => ex_pc.DATAA
id_pc[5] => ex_pc.DATAA
id_pc[6] => ex_pc.DATAA
id_pc[7] => ex_pc.DATAA
id_pc[8] => ex_pc.DATAA
id_pc[9] => ex_pc.DATAA
id_pc[10] => ex_pc.DATAA
id_pc[11] => ex_pc.DATAA
id_pc[12] => ex_pc.DATAA
id_pc[13] => ex_pc.DATAA
id_pc[14] => ex_pc.DATAA
id_pc[15] => ex_pc.DATAA
id_read_data1[0] => ex_reg_data1.DATAA
id_read_data1[1] => ex_reg_data1.DATAA
id_read_data1[2] => ex_reg_data1.DATAA
id_read_data1[3] => ex_reg_data1.DATAA
id_read_data1[4] => ex_reg_data1.DATAA
id_read_data1[5] => ex_reg_data1.DATAA
id_read_data1[6] => ex_reg_data1.DATAA
id_read_data1[7] => ex_reg_data1.DATAA
id_read_data1[8] => ex_reg_data1.DATAA
id_read_data1[9] => ex_reg_data1.DATAA
id_read_data1[10] => ex_reg_data1.DATAA
id_read_data1[11] => ex_reg_data1.DATAA
id_read_data1[12] => ex_reg_data1.DATAA
id_read_data1[13] => ex_reg_data1.DATAA
id_read_data1[14] => ex_reg_data1.DATAA
id_read_data1[15] => ex_reg_data1.DATAA
id_read_data2[0] => ex_reg_data2.DATAA
id_read_data2[1] => ex_reg_data2.DATAA
id_read_data2[2] => ex_reg_data2.DATAA
id_read_data2[3] => ex_reg_data2.DATAA
id_read_data2[4] => ex_reg_data2.DATAA
id_read_data2[5] => ex_reg_data2.DATAA
id_read_data2[6] => ex_reg_data2.DATAA
id_read_data2[7] => ex_reg_data2.DATAA
id_read_data2[8] => ex_reg_data2.DATAA
id_read_data2[9] => ex_reg_data2.DATAA
id_read_data2[10] => ex_reg_data2.DATAA
id_read_data2[11] => ex_reg_data2.DATAA
id_read_data2[12] => ex_reg_data2.DATAA
id_read_data2[13] => ex_reg_data2.DATAA
id_read_data2[14] => ex_reg_data2.DATAA
id_read_data2[15] => ex_reg_data2.DATAA
id_imm[0] => ex_imm_ext.DATAA
id_imm[1] => ex_imm_ext.DATAA
id_imm[2] => ex_imm_ext.DATAA
id_imm[3] => ex_imm_ext.DATAA
id_imm[4] => ex_imm_ext.DATAA
id_imm[5] => ex_imm_ext.DATAA
id_imm[6] => ex_imm_ext.DATAA
id_imm[7] => ex_imm_ext.DATAA
id_imm[8] => ex_imm_ext.DATAA
id_imm[9] => ex_imm_ext.DATAA
id_imm[10] => ex_imm_ext.DATAA
id_imm[11] => ex_imm_ext.DATAA
id_imm[12] => ex_imm_ext.DATAA
id_imm[13] => ex_imm_ext.DATAA
id_imm[14] => ex_imm_ext.DATAA
id_imm[15] => ex_imm_ext.DATAA
id_rs[0] => ex_rs.DATAA
id_rs[1] => ex_rs.DATAA
id_rs[2] => ex_rs.DATAA
id_rs[3] => ex_rs.DATAA
id_rt[0] => ex_rt.DATAA
id_rt[1] => ex_rt.DATAA
id_rt[2] => ex_rt.DATAA
id_rt[3] => ex_rt.DATAA
id_rd[0] => ex_rd.DATAA
id_rd[1] => ex_rd.DATAA
id_rd[2] => ex_rd.DATAA
id_rd[3] => ex_rd.DATAA
id_is_str_reg_indirect => ex_is_str_reg_indirect.DATAA
id_is_jal => ex_is_jal.DATAA
id_jal_link_value[0] => ex_jal_link_value.DATAA
id_jal_link_value[1] => ex_jal_link_value.DATAA
id_jal_link_value[2] => ex_jal_link_value.DATAA
id_jal_link_value[3] => ex_jal_link_value.DATAA
id_jal_link_value[4] => ex_jal_link_value.DATAA
id_jal_link_value[5] => ex_jal_link_value.DATAA
id_jal_link_value[6] => ex_jal_link_value.DATAA
id_jal_link_value[7] => ex_jal_link_value.DATAA
id_jal_link_value[8] => ex_jal_link_value.DATAA
id_jal_link_value[9] => ex_jal_link_value.DATAA
id_jal_link_value[10] => ex_jal_link_value.DATAA
id_jal_link_value[11] => ex_jal_link_value.DATAA
id_jal_link_value[12] => ex_jal_link_value.DATAA
id_jal_link_value[13] => ex_jal_link_value.DATAA
id_jal_link_value[14] => ex_jal_link_value.DATAA
id_jal_link_value[15] => ex_jal_link_value.DATAA
ex_reg_write <= ex_reg_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_read <= ex_mem_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_mem_write <= ex_mem_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_alu_op[0] <= ex_alu_op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_alu_op[1] <= ex_alu_op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_alu_op[2] <= ex_alu_op[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_alu_src <= ex_alu_src~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_branch <= ex_branch~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[0] <= ex_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[1] <= ex_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[2] <= ex_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[3] <= ex_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[4] <= ex_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[5] <= ex_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[6] <= ex_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[7] <= ex_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[8] <= ex_pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[9] <= ex_pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[10] <= ex_pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[11] <= ex_pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[12] <= ex_pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[13] <= ex_pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[14] <= ex_pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_pc[15] <= ex_pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data1[0] <= ex_reg_data1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data1[1] <= ex_reg_data1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data1[2] <= ex_reg_data1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data1[3] <= ex_reg_data1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data1[4] <= ex_reg_data1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data1[5] <= ex_reg_data1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data1[6] <= ex_reg_data1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data1[7] <= ex_reg_data1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data1[8] <= ex_reg_data1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data1[9] <= ex_reg_data1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data1[10] <= ex_reg_data1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data1[11] <= ex_reg_data1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data1[12] <= ex_reg_data1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data1[13] <= ex_reg_data1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data1[14] <= ex_reg_data1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data1[15] <= ex_reg_data1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data2[0] <= ex_reg_data2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data2[1] <= ex_reg_data2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data2[2] <= ex_reg_data2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data2[3] <= ex_reg_data2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data2[4] <= ex_reg_data2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data2[5] <= ex_reg_data2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data2[6] <= ex_reg_data2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data2[7] <= ex_reg_data2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data2[8] <= ex_reg_data2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data2[9] <= ex_reg_data2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data2[10] <= ex_reg_data2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data2[11] <= ex_reg_data2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data2[12] <= ex_reg_data2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data2[13] <= ex_reg_data2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data2[14] <= ex_reg_data2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_reg_data2[15] <= ex_reg_data2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_imm_ext[0] <= ex_imm_ext[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_imm_ext[1] <= ex_imm_ext[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_imm_ext[2] <= ex_imm_ext[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_imm_ext[3] <= ex_imm_ext[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_imm_ext[4] <= ex_imm_ext[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_imm_ext[5] <= ex_imm_ext[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_imm_ext[6] <= ex_imm_ext[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_imm_ext[7] <= ex_imm_ext[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_imm_ext[8] <= ex_imm_ext[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_imm_ext[9] <= ex_imm_ext[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_imm_ext[10] <= ex_imm_ext[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_imm_ext[11] <= ex_imm_ext[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_imm_ext[12] <= ex_imm_ext[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_imm_ext[13] <= ex_imm_ext[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_imm_ext[14] <= ex_imm_ext[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_imm_ext[15] <= ex_imm_ext[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_rs[0] <= ex_rs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_rs[1] <= ex_rs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_rs[2] <= ex_rs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_rs[3] <= ex_rs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_rt[0] <= ex_rt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_rt[1] <= ex_rt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_rt[2] <= ex_rt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_rt[3] <= ex_rt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_is_str_reg_indirect <= ex_is_str_reg_indirect~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_rd[0] <= ex_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_rd[1] <= ex_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_rd[2] <= ex_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_rd[3] <= ex_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_is_jal <= ex_is_jal~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_jal_link_value[0] <= ex_jal_link_value[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_jal_link_value[1] <= ex_jal_link_value[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_jal_link_value[2] <= ex_jal_link_value[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_jal_link_value[3] <= ex_jal_link_value[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_jal_link_value[4] <= ex_jal_link_value[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_jal_link_value[5] <= ex_jal_link_value[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_jal_link_value[6] <= ex_jal_link_value[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_jal_link_value[7] <= ex_jal_link_value[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_jal_link_value[8] <= ex_jal_link_value[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_jal_link_value[9] <= ex_jal_link_value[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_jal_link_value[10] <= ex_jal_link_value[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_jal_link_value[11] <= ex_jal_link_value[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_jal_link_value[12] <= ex_jal_link_value[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_jal_link_value[13] <= ex_jal_link_value[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_jal_link_value[14] <= ex_jal_link_value[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ex_jal_link_value[15] <= ex_jal_link_value[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|hazard:HAZARD_UNIT
id_ex_mem_read => always0.IN1
id_ex_rd[0] => Equal0.IN3
id_ex_rd[0] => Equal1.IN3
id_ex_rd[1] => Equal0.IN2
id_ex_rd[1] => Equal1.IN2
id_ex_rd[2] => Equal0.IN1
id_ex_rd[2] => Equal1.IN1
id_ex_rd[3] => Equal0.IN0
id_ex_rd[3] => Equal1.IN0
if_id_rs[0] => Equal0.IN7
if_id_rs[0] => Equal2.IN3
if_id_rs[1] => Equal0.IN6
if_id_rs[1] => Equal2.IN2
if_id_rs[2] => Equal0.IN5
if_id_rs[2] => Equal2.IN1
if_id_rs[3] => Equal0.IN4
if_id_rs[3] => Equal2.IN0
if_id_rt[0] => Equal1.IN7
if_id_rt[1] => Equal1.IN6
if_id_rt[2] => Equal1.IN5
if_id_rt[3] => Equal1.IN4
ex_rd[0] => Equal2.IN7
ex_rd[1] => Equal2.IN6
ex_rd[2] => Equal2.IN5
ex_rd[3] => Equal2.IN4
ex_is_jal => always0.IN0
id_is_jr => always0.IN1
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE
pc_write <= pc_write.DB_MAX_OUTPUT_PORT_TYPE
if_id_write <= if_id_write.DB_MAX_OUTPUT_PORT_TYPE


|cpu|forward:FORWARD_UNIT
ex_mem_reg_write => always0.IN1
ex_mem_rd[0] => Equal1.IN3
ex_mem_rd[0] => Equal4.IN3
ex_mem_rd[0] => Equal0.IN31
ex_mem_rd[1] => Equal1.IN2
ex_mem_rd[1] => Equal4.IN2
ex_mem_rd[1] => Equal0.IN30
ex_mem_rd[2] => Equal1.IN1
ex_mem_rd[2] => Equal4.IN1
ex_mem_rd[2] => Equal0.IN29
ex_mem_rd[3] => Equal1.IN0
ex_mem_rd[3] => Equal4.IN0
ex_mem_rd[3] => Equal0.IN28
wb_reg_write => always0.IN1
wb_rd[0] => Equal3.IN3
wb_rd[0] => Equal5.IN3
wb_rd[0] => Equal2.IN31
wb_rd[1] => Equal3.IN2
wb_rd[1] => Equal5.IN2
wb_rd[1] => Equal2.IN30
wb_rd[2] => Equal3.IN1
wb_rd[2] => Equal5.IN1
wb_rd[2] => Equal2.IN29
wb_rd[3] => Equal3.IN0
wb_rd[3] => Equal5.IN0
wb_rd[3] => Equal2.IN28
id_ex_rs[0] => Equal1.IN7
id_ex_rs[0] => Equal3.IN7
id_ex_rs[1] => Equal1.IN6
id_ex_rs[1] => Equal3.IN6
id_ex_rs[2] => Equal1.IN5
id_ex_rs[2] => Equal3.IN5
id_ex_rs[3] => Equal1.IN4
id_ex_rs[3] => Equal3.IN4
id_ex_rt[0] => Equal4.IN7
id_ex_rt[0] => Equal5.IN7
id_ex_rt[1] => Equal4.IN6
id_ex_rt[1] => Equal5.IN6
id_ex_rt[2] => Equal4.IN5
id_ex_rt[2] => Equal5.IN5
id_ex_rt[3] => Equal4.IN4
id_ex_rt[3] => Equal5.IN4
forwardA[0] <= forwardA.DB_MAX_OUTPUT_PORT_TYPE
forwardA[1] <= always0.DB_MAX_OUTPUT_PORT_TYPE
forwardB[0] <= forwardB.DB_MAX_OUTPUT_PORT_TYPE
forwardB[1] <= always0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|alu:ALU_I
a[0] => Add0.IN16
a[0] => result.IN0
a[0] => Add1.IN32
a[0] => result.IN0
a[0] => Mult0.IN15
a[0] => Div0.IN15
a[1] => Add0.IN15
a[1] => result.IN0
a[1] => Add1.IN31
a[1] => result.IN0
a[1] => Mult0.IN14
a[1] => Div0.IN14
a[2] => Add0.IN14
a[2] => result.IN0
a[2] => Add1.IN30
a[2] => result.IN0
a[2] => Mult0.IN13
a[2] => Div0.IN13
a[3] => Add0.IN13
a[3] => result.IN0
a[3] => Add1.IN29
a[3] => result.IN0
a[3] => Mult0.IN12
a[3] => Div0.IN12
a[4] => Add0.IN12
a[4] => result.IN0
a[4] => Add1.IN28
a[4] => result.IN0
a[4] => Mult0.IN11
a[4] => Div0.IN11
a[5] => Add0.IN11
a[5] => result.IN0
a[5] => Add1.IN27
a[5] => result.IN0
a[5] => Mult0.IN10
a[5] => Div0.IN10
a[6] => Add0.IN10
a[6] => result.IN0
a[6] => Add1.IN26
a[6] => result.IN0
a[6] => Mult0.IN9
a[6] => Div0.IN9
a[7] => Add0.IN9
a[7] => result.IN0
a[7] => Add1.IN25
a[7] => result.IN0
a[7] => Mult0.IN8
a[7] => Div0.IN8
a[8] => Add0.IN8
a[8] => result.IN0
a[8] => Add1.IN24
a[8] => result.IN0
a[8] => Mult0.IN7
a[8] => Div0.IN7
a[9] => Add0.IN7
a[9] => result.IN0
a[9] => Add1.IN23
a[9] => result.IN0
a[9] => Mult0.IN6
a[9] => Div0.IN6
a[10] => Add0.IN6
a[10] => result.IN0
a[10] => Add1.IN22
a[10] => result.IN0
a[10] => Mult0.IN5
a[10] => Div0.IN5
a[11] => Add0.IN5
a[11] => result.IN0
a[11] => Add1.IN21
a[11] => result.IN0
a[11] => Mult0.IN4
a[11] => Div0.IN4
a[12] => Add0.IN4
a[12] => result.IN0
a[12] => Add1.IN20
a[12] => result.IN0
a[12] => Mult0.IN3
a[12] => Div0.IN3
a[13] => Add0.IN3
a[13] => result.IN0
a[13] => Add1.IN19
a[13] => result.IN0
a[13] => Mult0.IN2
a[13] => Div0.IN2
a[14] => Add0.IN2
a[14] => result.IN0
a[14] => Add1.IN18
a[14] => result.IN0
a[14] => Mult0.IN1
a[14] => Div0.IN1
a[15] => Add0.IN1
a[15] => result.IN0
a[15] => Add1.IN17
a[15] => result.IN0
a[15] => Mult0.IN0
a[15] => Div0.IN0
b[0] => Add0.IN32
b[0] => result.IN1
b[0] => result.IN1
b[0] => Mult0.IN31
b[0] => Div0.IN31
b[0] => Mux15.IN7
b[0] => Add1.IN16
b[1] => Add0.IN31
b[1] => result.IN1
b[1] => result.IN1
b[1] => Mult0.IN30
b[1] => Div0.IN30
b[1] => Mux14.IN7
b[1] => Add1.IN15
b[2] => Add0.IN30
b[2] => result.IN1
b[2] => result.IN1
b[2] => Mult0.IN29
b[2] => Div0.IN29
b[2] => Mux13.IN7
b[2] => Add1.IN14
b[3] => Add0.IN29
b[3] => result.IN1
b[3] => result.IN1
b[3] => Mult0.IN28
b[3] => Div0.IN28
b[3] => Mux12.IN7
b[3] => Add1.IN13
b[4] => Add0.IN28
b[4] => result.IN1
b[4] => result.IN1
b[4] => Mult0.IN27
b[4] => Div0.IN27
b[4] => Mux11.IN7
b[4] => Add1.IN12
b[5] => Add0.IN27
b[5] => result.IN1
b[5] => result.IN1
b[5] => Mult0.IN26
b[5] => Div0.IN26
b[5] => Mux10.IN7
b[5] => Add1.IN11
b[6] => Add0.IN26
b[6] => result.IN1
b[6] => result.IN1
b[6] => Mult0.IN25
b[6] => Div0.IN25
b[6] => Mux9.IN7
b[6] => Add1.IN10
b[7] => Add0.IN25
b[7] => result.IN1
b[7] => result.IN1
b[7] => Mult0.IN24
b[7] => Div0.IN24
b[7] => Mux8.IN7
b[7] => Add1.IN9
b[8] => Add0.IN24
b[8] => result.IN1
b[8] => result.IN1
b[8] => Mult0.IN23
b[8] => Div0.IN23
b[8] => Mux7.IN7
b[8] => Add1.IN8
b[9] => Add0.IN23
b[9] => result.IN1
b[9] => result.IN1
b[9] => Mult0.IN22
b[9] => Div0.IN22
b[9] => Mux6.IN7
b[9] => Add1.IN7
b[10] => Add0.IN22
b[10] => result.IN1
b[10] => result.IN1
b[10] => Mult0.IN21
b[10] => Div0.IN21
b[10] => Mux5.IN7
b[10] => Add1.IN6
b[11] => Add0.IN21
b[11] => result.IN1
b[11] => result.IN1
b[11] => Mult0.IN20
b[11] => Div0.IN20
b[11] => Mux4.IN7
b[11] => Add1.IN5
b[12] => Add0.IN20
b[12] => result.IN1
b[12] => result.IN1
b[12] => Mult0.IN19
b[12] => Div0.IN19
b[12] => Mux3.IN7
b[12] => Add1.IN4
b[13] => Add0.IN19
b[13] => result.IN1
b[13] => result.IN1
b[13] => Mult0.IN18
b[13] => Div0.IN18
b[13] => Mux2.IN7
b[13] => Add1.IN3
b[14] => Add0.IN18
b[14] => result.IN1
b[14] => result.IN1
b[14] => Mult0.IN17
b[14] => Div0.IN17
b[14] => Mux1.IN7
b[14] => Add1.IN2
b[15] => Add0.IN17
b[15] => result.IN1
b[15] => result.IN1
b[15] => Mult0.IN16
b[15] => Div0.IN16
b[15] => Mux0.IN7
b[15] => Add1.IN1
alu_op[0] => Mux0.IN10
alu_op[0] => Mux1.IN10
alu_op[0] => Mux2.IN10
alu_op[0] => Mux3.IN10
alu_op[0] => Mux4.IN10
alu_op[0] => Mux5.IN10
alu_op[0] => Mux6.IN10
alu_op[0] => Mux7.IN10
alu_op[0] => Mux8.IN10
alu_op[0] => Mux9.IN10
alu_op[0] => Mux10.IN10
alu_op[0] => Mux11.IN10
alu_op[0] => Mux12.IN10
alu_op[0] => Mux13.IN10
alu_op[0] => Mux14.IN10
alu_op[0] => Mux15.IN10
alu_op[1] => Mux0.IN9
alu_op[1] => Mux1.IN9
alu_op[1] => Mux2.IN9
alu_op[1] => Mux3.IN9
alu_op[1] => Mux4.IN9
alu_op[1] => Mux5.IN9
alu_op[1] => Mux6.IN9
alu_op[1] => Mux7.IN9
alu_op[1] => Mux8.IN9
alu_op[1] => Mux9.IN9
alu_op[1] => Mux10.IN9
alu_op[1] => Mux11.IN9
alu_op[1] => Mux12.IN9
alu_op[1] => Mux13.IN9
alu_op[1] => Mux14.IN9
alu_op[1] => Mux15.IN9
alu_op[2] => Mux0.IN8
alu_op[2] => Mux1.IN8
alu_op[2] => Mux2.IN8
alu_op[2] => Mux3.IN8
alu_op[2] => Mux4.IN8
alu_op[2] => Mux5.IN8
alu_op[2] => Mux6.IN8
alu_op[2] => Mux7.IN8
alu_op[2] => Mux8.IN8
alu_op[2] => Mux9.IN8
alu_op[2] => Mux10.IN8
alu_op[2] => Mux11.IN8
alu_op[2] => Mux12.IN8
alu_op[2] => Mux13.IN8
alu_op[2] => Mux14.IN8
alu_op[2] => Mux15.IN8
result[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|ex_mem:EX_MEM
clk => mem_jal_link_value[0]~reg0.CLK
clk => mem_jal_link_value[1]~reg0.CLK
clk => mem_jal_link_value[2]~reg0.CLK
clk => mem_jal_link_value[3]~reg0.CLK
clk => mem_jal_link_value[4]~reg0.CLK
clk => mem_jal_link_value[5]~reg0.CLK
clk => mem_jal_link_value[6]~reg0.CLK
clk => mem_jal_link_value[7]~reg0.CLK
clk => mem_jal_link_value[8]~reg0.CLK
clk => mem_jal_link_value[9]~reg0.CLK
clk => mem_jal_link_value[10]~reg0.CLK
clk => mem_jal_link_value[11]~reg0.CLK
clk => mem_jal_link_value[12]~reg0.CLK
clk => mem_jal_link_value[13]~reg0.CLK
clk => mem_jal_link_value[14]~reg0.CLK
clk => mem_jal_link_value[15]~reg0.CLK
clk => mem_is_jal~reg0.CLK
clk => mem_rd[0]~reg0.CLK
clk => mem_rd[1]~reg0.CLK
clk => mem_rd[2]~reg0.CLK
clk => mem_rd[3]~reg0.CLK
clk => mem_write_data[0]~reg0.CLK
clk => mem_write_data[1]~reg0.CLK
clk => mem_write_data[2]~reg0.CLK
clk => mem_write_data[3]~reg0.CLK
clk => mem_write_data[4]~reg0.CLK
clk => mem_write_data[5]~reg0.CLK
clk => mem_write_data[6]~reg0.CLK
clk => mem_write_data[7]~reg0.CLK
clk => mem_write_data[8]~reg0.CLK
clk => mem_write_data[9]~reg0.CLK
clk => mem_write_data[10]~reg0.CLK
clk => mem_write_data[11]~reg0.CLK
clk => mem_write_data[12]~reg0.CLK
clk => mem_write_data[13]~reg0.CLK
clk => mem_write_data[14]~reg0.CLK
clk => mem_write_data[15]~reg0.CLK
clk => mem_alu_result[0]~reg0.CLK
clk => mem_alu_result[1]~reg0.CLK
clk => mem_alu_result[2]~reg0.CLK
clk => mem_alu_result[3]~reg0.CLK
clk => mem_alu_result[4]~reg0.CLK
clk => mem_alu_result[5]~reg0.CLK
clk => mem_alu_result[6]~reg0.CLK
clk => mem_alu_result[7]~reg0.CLK
clk => mem_alu_result[8]~reg0.CLK
clk => mem_alu_result[9]~reg0.CLK
clk => mem_alu_result[10]~reg0.CLK
clk => mem_alu_result[11]~reg0.CLK
clk => mem_alu_result[12]~reg0.CLK
clk => mem_alu_result[13]~reg0.CLK
clk => mem_alu_result[14]~reg0.CLK
clk => mem_alu_result[15]~reg0.CLK
clk => mem_pc[0]~reg0.CLK
clk => mem_pc[1]~reg0.CLK
clk => mem_pc[2]~reg0.CLK
clk => mem_pc[3]~reg0.CLK
clk => mem_pc[4]~reg0.CLK
clk => mem_pc[5]~reg0.CLK
clk => mem_pc[6]~reg0.CLK
clk => mem_pc[7]~reg0.CLK
clk => mem_pc[8]~reg0.CLK
clk => mem_pc[9]~reg0.CLK
clk => mem_pc[10]~reg0.CLK
clk => mem_pc[11]~reg0.CLK
clk => mem_pc[12]~reg0.CLK
clk => mem_pc[13]~reg0.CLK
clk => mem_pc[14]~reg0.CLK
clk => mem_pc[15]~reg0.CLK
clk => mem_branch~reg0.CLK
clk => mem_mem_write~reg0.CLK
clk => mem_mem_read~reg0.CLK
clk => mem_reg_write~reg0.CLK
reset => mem_jal_link_value[0]~reg0.ACLR
reset => mem_jal_link_value[1]~reg0.ACLR
reset => mem_jal_link_value[2]~reg0.ACLR
reset => mem_jal_link_value[3]~reg0.ACLR
reset => mem_jal_link_value[4]~reg0.ACLR
reset => mem_jal_link_value[5]~reg0.ACLR
reset => mem_jal_link_value[6]~reg0.ACLR
reset => mem_jal_link_value[7]~reg0.ACLR
reset => mem_jal_link_value[8]~reg0.ACLR
reset => mem_jal_link_value[9]~reg0.ACLR
reset => mem_jal_link_value[10]~reg0.ACLR
reset => mem_jal_link_value[11]~reg0.ACLR
reset => mem_jal_link_value[12]~reg0.ACLR
reset => mem_jal_link_value[13]~reg0.ACLR
reset => mem_jal_link_value[14]~reg0.ACLR
reset => mem_jal_link_value[15]~reg0.ACLR
reset => mem_is_jal~reg0.ACLR
reset => mem_rd[0]~reg0.ACLR
reset => mem_rd[1]~reg0.ACLR
reset => mem_rd[2]~reg0.ACLR
reset => mem_rd[3]~reg0.ACLR
reset => mem_write_data[0]~reg0.ACLR
reset => mem_write_data[1]~reg0.ACLR
reset => mem_write_data[2]~reg0.ACLR
reset => mem_write_data[3]~reg0.ACLR
reset => mem_write_data[4]~reg0.ACLR
reset => mem_write_data[5]~reg0.ACLR
reset => mem_write_data[6]~reg0.ACLR
reset => mem_write_data[7]~reg0.ACLR
reset => mem_write_data[8]~reg0.ACLR
reset => mem_write_data[9]~reg0.ACLR
reset => mem_write_data[10]~reg0.ACLR
reset => mem_write_data[11]~reg0.ACLR
reset => mem_write_data[12]~reg0.ACLR
reset => mem_write_data[13]~reg0.ACLR
reset => mem_write_data[14]~reg0.ACLR
reset => mem_write_data[15]~reg0.ACLR
reset => mem_alu_result[0]~reg0.ACLR
reset => mem_alu_result[1]~reg0.ACLR
reset => mem_alu_result[2]~reg0.ACLR
reset => mem_alu_result[3]~reg0.ACLR
reset => mem_alu_result[4]~reg0.ACLR
reset => mem_alu_result[5]~reg0.ACLR
reset => mem_alu_result[6]~reg0.ACLR
reset => mem_alu_result[7]~reg0.ACLR
reset => mem_alu_result[8]~reg0.ACLR
reset => mem_alu_result[9]~reg0.ACLR
reset => mem_alu_result[10]~reg0.ACLR
reset => mem_alu_result[11]~reg0.ACLR
reset => mem_alu_result[12]~reg0.ACLR
reset => mem_alu_result[13]~reg0.ACLR
reset => mem_alu_result[14]~reg0.ACLR
reset => mem_alu_result[15]~reg0.ACLR
reset => mem_pc[0]~reg0.ACLR
reset => mem_pc[1]~reg0.ACLR
reset => mem_pc[2]~reg0.ACLR
reset => mem_pc[3]~reg0.ACLR
reset => mem_pc[4]~reg0.ACLR
reset => mem_pc[5]~reg0.ACLR
reset => mem_pc[6]~reg0.ACLR
reset => mem_pc[7]~reg0.ACLR
reset => mem_pc[8]~reg0.ACLR
reset => mem_pc[9]~reg0.ACLR
reset => mem_pc[10]~reg0.ACLR
reset => mem_pc[11]~reg0.ACLR
reset => mem_pc[12]~reg0.ACLR
reset => mem_pc[13]~reg0.ACLR
reset => mem_pc[14]~reg0.ACLR
reset => mem_pc[15]~reg0.ACLR
reset => mem_branch~reg0.ACLR
reset => mem_mem_write~reg0.ACLR
reset => mem_mem_read~reg0.ACLR
reset => mem_reg_write~reg0.ACLR
ex_reg_write => mem_reg_write~reg0.DATAIN
ex_mem_read => mem_mem_read~reg0.DATAIN
ex_mem_write => mem_mem_write~reg0.DATAIN
ex_branch => mem_branch~reg0.DATAIN
ex_is_jal => mem_is_jal~reg0.DATAIN
ex_pc[0] => mem_pc[0]~reg0.DATAIN
ex_pc[1] => mem_pc[1]~reg0.DATAIN
ex_pc[2] => mem_pc[2]~reg0.DATAIN
ex_pc[3] => mem_pc[3]~reg0.DATAIN
ex_pc[4] => mem_pc[4]~reg0.DATAIN
ex_pc[5] => mem_pc[5]~reg0.DATAIN
ex_pc[6] => mem_pc[6]~reg0.DATAIN
ex_pc[7] => mem_pc[7]~reg0.DATAIN
ex_pc[8] => mem_pc[8]~reg0.DATAIN
ex_pc[9] => mem_pc[9]~reg0.DATAIN
ex_pc[10] => mem_pc[10]~reg0.DATAIN
ex_pc[11] => mem_pc[11]~reg0.DATAIN
ex_pc[12] => mem_pc[12]~reg0.DATAIN
ex_pc[13] => mem_pc[13]~reg0.DATAIN
ex_pc[14] => mem_pc[14]~reg0.DATAIN
ex_pc[15] => mem_pc[15]~reg0.DATAIN
ex_alu_result[0] => mem_alu_result[0]~reg0.DATAIN
ex_alu_result[1] => mem_alu_result[1]~reg0.DATAIN
ex_alu_result[2] => mem_alu_result[2]~reg0.DATAIN
ex_alu_result[3] => mem_alu_result[3]~reg0.DATAIN
ex_alu_result[4] => mem_alu_result[4]~reg0.DATAIN
ex_alu_result[5] => mem_alu_result[5]~reg0.DATAIN
ex_alu_result[6] => mem_alu_result[6]~reg0.DATAIN
ex_alu_result[7] => mem_alu_result[7]~reg0.DATAIN
ex_alu_result[8] => mem_alu_result[8]~reg0.DATAIN
ex_alu_result[9] => mem_alu_result[9]~reg0.DATAIN
ex_alu_result[10] => mem_alu_result[10]~reg0.DATAIN
ex_alu_result[11] => mem_alu_result[11]~reg0.DATAIN
ex_alu_result[12] => mem_alu_result[12]~reg0.DATAIN
ex_alu_result[13] => mem_alu_result[13]~reg0.DATAIN
ex_alu_result[14] => mem_alu_result[14]~reg0.DATAIN
ex_alu_result[15] => mem_alu_result[15]~reg0.DATAIN
ex_reg_data2[0] => mem_write_data[0]~reg0.DATAIN
ex_reg_data2[1] => mem_write_data[1]~reg0.DATAIN
ex_reg_data2[2] => mem_write_data[2]~reg0.DATAIN
ex_reg_data2[3] => mem_write_data[3]~reg0.DATAIN
ex_reg_data2[4] => mem_write_data[4]~reg0.DATAIN
ex_reg_data2[5] => mem_write_data[5]~reg0.DATAIN
ex_reg_data2[6] => mem_write_data[6]~reg0.DATAIN
ex_reg_data2[7] => mem_write_data[7]~reg0.DATAIN
ex_reg_data2[8] => mem_write_data[8]~reg0.DATAIN
ex_reg_data2[9] => mem_write_data[9]~reg0.DATAIN
ex_reg_data2[10] => mem_write_data[10]~reg0.DATAIN
ex_reg_data2[11] => mem_write_data[11]~reg0.DATAIN
ex_reg_data2[12] => mem_write_data[12]~reg0.DATAIN
ex_reg_data2[13] => mem_write_data[13]~reg0.DATAIN
ex_reg_data2[14] => mem_write_data[14]~reg0.DATAIN
ex_reg_data2[15] => mem_write_data[15]~reg0.DATAIN
ex_rd[0] => mem_rd[0]~reg0.DATAIN
ex_rd[1] => mem_rd[1]~reg0.DATAIN
ex_rd[2] => mem_rd[2]~reg0.DATAIN
ex_rd[3] => mem_rd[3]~reg0.DATAIN
ex_jal_link_value[0] => mem_jal_link_value[0]~reg0.DATAIN
ex_jal_link_value[1] => mem_jal_link_value[1]~reg0.DATAIN
ex_jal_link_value[2] => mem_jal_link_value[2]~reg0.DATAIN
ex_jal_link_value[3] => mem_jal_link_value[3]~reg0.DATAIN
ex_jal_link_value[4] => mem_jal_link_value[4]~reg0.DATAIN
ex_jal_link_value[5] => mem_jal_link_value[5]~reg0.DATAIN
ex_jal_link_value[6] => mem_jal_link_value[6]~reg0.DATAIN
ex_jal_link_value[7] => mem_jal_link_value[7]~reg0.DATAIN
ex_jal_link_value[8] => mem_jal_link_value[8]~reg0.DATAIN
ex_jal_link_value[9] => mem_jal_link_value[9]~reg0.DATAIN
ex_jal_link_value[10] => mem_jal_link_value[10]~reg0.DATAIN
ex_jal_link_value[11] => mem_jal_link_value[11]~reg0.DATAIN
ex_jal_link_value[12] => mem_jal_link_value[12]~reg0.DATAIN
ex_jal_link_value[13] => mem_jal_link_value[13]~reg0.DATAIN
ex_jal_link_value[14] => mem_jal_link_value[14]~reg0.DATAIN
ex_jal_link_value[15] => mem_jal_link_value[15]~reg0.DATAIN
mem_reg_write <= mem_reg_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_read <= mem_mem_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mem_write <= mem_mem_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_branch <= mem_branch~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[0] <= mem_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[1] <= mem_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[2] <= mem_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[3] <= mem_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[4] <= mem_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[5] <= mem_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[6] <= mem_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[7] <= mem_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[8] <= mem_pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[9] <= mem_pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[10] <= mem_pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[11] <= mem_pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[12] <= mem_pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[13] <= mem_pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[14] <= mem_pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_pc[15] <= mem_pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_alu_result[0] <= mem_alu_result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_alu_result[1] <= mem_alu_result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_alu_result[2] <= mem_alu_result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_alu_result[3] <= mem_alu_result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_alu_result[4] <= mem_alu_result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_alu_result[5] <= mem_alu_result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_alu_result[6] <= mem_alu_result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_alu_result[7] <= mem_alu_result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_alu_result[8] <= mem_alu_result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_alu_result[9] <= mem_alu_result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_alu_result[10] <= mem_alu_result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_alu_result[11] <= mem_alu_result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_alu_result[12] <= mem_alu_result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_alu_result[13] <= mem_alu_result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_alu_result[14] <= mem_alu_result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_alu_result[15] <= mem_alu_result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[0] <= mem_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[1] <= mem_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[2] <= mem_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[3] <= mem_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[4] <= mem_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[5] <= mem_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[6] <= mem_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[7] <= mem_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[8] <= mem_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[9] <= mem_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[10] <= mem_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[11] <= mem_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[12] <= mem_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[13] <= mem_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[14] <= mem_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_data[15] <= mem_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_rd[0] <= mem_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_rd[1] <= mem_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_rd[2] <= mem_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_rd[3] <= mem_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_is_jal <= mem_is_jal~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_jal_link_value[0] <= mem_jal_link_value[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_jal_link_value[1] <= mem_jal_link_value[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_jal_link_value[2] <= mem_jal_link_value[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_jal_link_value[3] <= mem_jal_link_value[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_jal_link_value[4] <= mem_jal_link_value[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_jal_link_value[5] <= mem_jal_link_value[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_jal_link_value[6] <= mem_jal_link_value[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_jal_link_value[7] <= mem_jal_link_value[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_jal_link_value[8] <= mem_jal_link_value[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_jal_link_value[9] <= mem_jal_link_value[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_jal_link_value[10] <= mem_jal_link_value[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_jal_link_value[11] <= mem_jal_link_value[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_jal_link_value[12] <= mem_jal_link_value[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_jal_link_value[13] <= mem_jal_link_value[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_jal_link_value[14] <= mem_jal_link_value[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_jal_link_value[15] <= mem_jal_link_value[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|data_mem:DMEM
clk => memory.we_a.CLK
clk => memory.waddr_a[7].CLK
clk => memory.waddr_a[6].CLK
clk => memory.waddr_a[5].CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[15].CLK
clk => memory.data_a[14].CLK
clk => memory.data_a[13].CLK
clk => memory.data_a[12].CLK
clk => memory.data_a[11].CLK
clk => memory.data_a[10].CLK
clk => memory.data_a[9].CLK
clk => memory.data_a[8].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
mem_read => read_data[0].OE
mem_read => read_data[1].OE
mem_read => read_data[2].OE
mem_read => read_data[3].OE
mem_read => read_data[4].OE
mem_read => read_data[5].OE
mem_read => read_data[6].OE
mem_read => read_data[7].OE
mem_read => read_data[8].OE
mem_read => read_data[9].OE
mem_read => read_data[10].OE
mem_read => read_data[11].OE
mem_read => read_data[12].OE
mem_read => read_data[13].OE
mem_read => read_data[14].OE
mem_read => read_data[15].OE
mem_write => memory.we_a.DATAIN
mem_write => memory.WE
addr[0] => memory.waddr_a[0].DATAIN
addr[0] => memory.WADDR
addr[0] => memory.RADDR
addr[1] => memory.waddr_a[1].DATAIN
addr[1] => memory.WADDR1
addr[1] => memory.RADDR1
addr[2] => memory.waddr_a[2].DATAIN
addr[2] => memory.WADDR2
addr[2] => memory.RADDR2
addr[3] => memory.waddr_a[3].DATAIN
addr[3] => memory.WADDR3
addr[3] => memory.RADDR3
addr[4] => memory.waddr_a[4].DATAIN
addr[4] => memory.WADDR4
addr[4] => memory.RADDR4
addr[5] => memory.waddr_a[5].DATAIN
addr[5] => memory.WADDR5
addr[5] => memory.RADDR5
addr[6] => memory.waddr_a[6].DATAIN
addr[6] => memory.WADDR6
addr[6] => memory.RADDR6
addr[7] => memory.waddr_a[7].DATAIN
addr[7] => memory.WADDR7
addr[7] => memory.RADDR7
write_data[0] => memory.data_a[0].DATAIN
write_data[0] => memory.DATAIN
write_data[1] => memory.data_a[1].DATAIN
write_data[1] => memory.DATAIN1
write_data[2] => memory.data_a[2].DATAIN
write_data[2] => memory.DATAIN2
write_data[3] => memory.data_a[3].DATAIN
write_data[3] => memory.DATAIN3
write_data[4] => memory.data_a[4].DATAIN
write_data[4] => memory.DATAIN4
write_data[5] => memory.data_a[5].DATAIN
write_data[5] => memory.DATAIN5
write_data[6] => memory.data_a[6].DATAIN
write_data[6] => memory.DATAIN6
write_data[7] => memory.data_a[7].DATAIN
write_data[7] => memory.DATAIN7
write_data[8] => memory.data_a[8].DATAIN
write_data[8] => memory.DATAIN8
write_data[9] => memory.data_a[9].DATAIN
write_data[9] => memory.DATAIN9
write_data[10] => memory.data_a[10].DATAIN
write_data[10] => memory.DATAIN10
write_data[11] => memory.data_a[11].DATAIN
write_data[11] => memory.DATAIN11
write_data[12] => memory.data_a[12].DATAIN
write_data[12] => memory.DATAIN12
write_data[13] => memory.data_a[13].DATAIN
write_data[13] => memory.DATAIN13
write_data[14] => memory.data_a[14].DATAIN
write_data[14] => memory.DATAIN14
write_data[15] => memory.data_a[15].DATAIN
write_data[15] => memory.DATAIN15
read_data[0] <= read_data[0].DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= read_data[1].DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= read_data[2].DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= read_data[3].DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= read_data[4].DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= read_data[5].DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= read_data[6].DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= read_data[7].DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= read_data[8].DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= read_data[9].DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= read_data[10].DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= read_data[11].DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= read_data[12].DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= read_data[13].DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= read_data[14].DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= read_data[15].DB_MAX_OUTPUT_PORT_TYPE


|cpu|mem_wb:MEM_WB
clk => wb_rd[0]~reg0.CLK
clk => wb_rd[1]~reg0.CLK
clk => wb_rd[2]~reg0.CLK
clk => wb_rd[3]~reg0.CLK
clk => wb_jal_link_value[0]~reg0.CLK
clk => wb_jal_link_value[1]~reg0.CLK
clk => wb_jal_link_value[2]~reg0.CLK
clk => wb_jal_link_value[3]~reg0.CLK
clk => wb_jal_link_value[4]~reg0.CLK
clk => wb_jal_link_value[5]~reg0.CLK
clk => wb_jal_link_value[6]~reg0.CLK
clk => wb_jal_link_value[7]~reg0.CLK
clk => wb_jal_link_value[8]~reg0.CLK
clk => wb_jal_link_value[9]~reg0.CLK
clk => wb_jal_link_value[10]~reg0.CLK
clk => wb_jal_link_value[11]~reg0.CLK
clk => wb_jal_link_value[12]~reg0.CLK
clk => wb_jal_link_value[13]~reg0.CLK
clk => wb_jal_link_value[14]~reg0.CLK
clk => wb_jal_link_value[15]~reg0.CLK
clk => wb_alu_result[0]~reg0.CLK
clk => wb_alu_result[1]~reg0.CLK
clk => wb_alu_result[2]~reg0.CLK
clk => wb_alu_result[3]~reg0.CLK
clk => wb_alu_result[4]~reg0.CLK
clk => wb_alu_result[5]~reg0.CLK
clk => wb_alu_result[6]~reg0.CLK
clk => wb_alu_result[7]~reg0.CLK
clk => wb_alu_result[8]~reg0.CLK
clk => wb_alu_result[9]~reg0.CLK
clk => wb_alu_result[10]~reg0.CLK
clk => wb_alu_result[11]~reg0.CLK
clk => wb_alu_result[12]~reg0.CLK
clk => wb_alu_result[13]~reg0.CLK
clk => wb_alu_result[14]~reg0.CLK
clk => wb_alu_result[15]~reg0.CLK
clk => wb_read_data[0]~reg0.CLK
clk => wb_read_data[1]~reg0.CLK
clk => wb_read_data[2]~reg0.CLK
clk => wb_read_data[3]~reg0.CLK
clk => wb_read_data[4]~reg0.CLK
clk => wb_read_data[5]~reg0.CLK
clk => wb_read_data[6]~reg0.CLK
clk => wb_read_data[7]~reg0.CLK
clk => wb_read_data[8]~reg0.CLK
clk => wb_read_data[9]~reg0.CLK
clk => wb_read_data[10]~reg0.CLK
clk => wb_read_data[11]~reg0.CLK
clk => wb_read_data[12]~reg0.CLK
clk => wb_read_data[13]~reg0.CLK
clk => wb_read_data[14]~reg0.CLK
clk => wb_read_data[15]~reg0.CLK
clk => wb_is_jal~reg0.CLK
clk => wb_mem_to_reg~reg0.CLK
clk => wb_reg_write~reg0.CLK
reset => wb_rd[0]~reg0.ACLR
reset => wb_rd[1]~reg0.ACLR
reset => wb_rd[2]~reg0.ACLR
reset => wb_rd[3]~reg0.ACLR
reset => wb_jal_link_value[0]~reg0.ACLR
reset => wb_jal_link_value[1]~reg0.ACLR
reset => wb_jal_link_value[2]~reg0.ACLR
reset => wb_jal_link_value[3]~reg0.ACLR
reset => wb_jal_link_value[4]~reg0.ACLR
reset => wb_jal_link_value[5]~reg0.ACLR
reset => wb_jal_link_value[6]~reg0.ACLR
reset => wb_jal_link_value[7]~reg0.ACLR
reset => wb_jal_link_value[8]~reg0.ACLR
reset => wb_jal_link_value[9]~reg0.ACLR
reset => wb_jal_link_value[10]~reg0.ACLR
reset => wb_jal_link_value[11]~reg0.ACLR
reset => wb_jal_link_value[12]~reg0.ACLR
reset => wb_jal_link_value[13]~reg0.ACLR
reset => wb_jal_link_value[14]~reg0.ACLR
reset => wb_jal_link_value[15]~reg0.ACLR
reset => wb_alu_result[0]~reg0.ACLR
reset => wb_alu_result[1]~reg0.ACLR
reset => wb_alu_result[2]~reg0.ACLR
reset => wb_alu_result[3]~reg0.ACLR
reset => wb_alu_result[4]~reg0.ACLR
reset => wb_alu_result[5]~reg0.ACLR
reset => wb_alu_result[6]~reg0.ACLR
reset => wb_alu_result[7]~reg0.ACLR
reset => wb_alu_result[8]~reg0.ACLR
reset => wb_alu_result[9]~reg0.ACLR
reset => wb_alu_result[10]~reg0.ACLR
reset => wb_alu_result[11]~reg0.ACLR
reset => wb_alu_result[12]~reg0.ACLR
reset => wb_alu_result[13]~reg0.ACLR
reset => wb_alu_result[14]~reg0.ACLR
reset => wb_alu_result[15]~reg0.ACLR
reset => wb_read_data[0]~reg0.ACLR
reset => wb_read_data[1]~reg0.ACLR
reset => wb_read_data[2]~reg0.ACLR
reset => wb_read_data[3]~reg0.ACLR
reset => wb_read_data[4]~reg0.ACLR
reset => wb_read_data[5]~reg0.ACLR
reset => wb_read_data[6]~reg0.ACLR
reset => wb_read_data[7]~reg0.ACLR
reset => wb_read_data[8]~reg0.ACLR
reset => wb_read_data[9]~reg0.ACLR
reset => wb_read_data[10]~reg0.ACLR
reset => wb_read_data[11]~reg0.ACLR
reset => wb_read_data[12]~reg0.ACLR
reset => wb_read_data[13]~reg0.ACLR
reset => wb_read_data[14]~reg0.ACLR
reset => wb_read_data[15]~reg0.ACLR
reset => wb_is_jal~reg0.ACLR
reset => wb_mem_to_reg~reg0.ACLR
reset => wb_reg_write~reg0.ACLR
mem_reg_write => wb_reg_write~reg0.DATAIN
mem_mem_read => wb_mem_to_reg~reg0.DATAIN
mem_is_jal => wb_is_jal~reg0.DATAIN
mem_read_data[0] => wb_read_data[0]~reg0.DATAIN
mem_read_data[1] => wb_read_data[1]~reg0.DATAIN
mem_read_data[2] => wb_read_data[2]~reg0.DATAIN
mem_read_data[3] => wb_read_data[3]~reg0.DATAIN
mem_read_data[4] => wb_read_data[4]~reg0.DATAIN
mem_read_data[5] => wb_read_data[5]~reg0.DATAIN
mem_read_data[6] => wb_read_data[6]~reg0.DATAIN
mem_read_data[7] => wb_read_data[7]~reg0.DATAIN
mem_read_data[8] => wb_read_data[8]~reg0.DATAIN
mem_read_data[9] => wb_read_data[9]~reg0.DATAIN
mem_read_data[10] => wb_read_data[10]~reg0.DATAIN
mem_read_data[11] => wb_read_data[11]~reg0.DATAIN
mem_read_data[12] => wb_read_data[12]~reg0.DATAIN
mem_read_data[13] => wb_read_data[13]~reg0.DATAIN
mem_read_data[14] => wb_read_data[14]~reg0.DATAIN
mem_read_data[15] => wb_read_data[15]~reg0.DATAIN
mem_alu_result[0] => wb_alu_result[0]~reg0.DATAIN
mem_alu_result[1] => wb_alu_result[1]~reg0.DATAIN
mem_alu_result[2] => wb_alu_result[2]~reg0.DATAIN
mem_alu_result[3] => wb_alu_result[3]~reg0.DATAIN
mem_alu_result[4] => wb_alu_result[4]~reg0.DATAIN
mem_alu_result[5] => wb_alu_result[5]~reg0.DATAIN
mem_alu_result[6] => wb_alu_result[6]~reg0.DATAIN
mem_alu_result[7] => wb_alu_result[7]~reg0.DATAIN
mem_alu_result[8] => wb_alu_result[8]~reg0.DATAIN
mem_alu_result[9] => wb_alu_result[9]~reg0.DATAIN
mem_alu_result[10] => wb_alu_result[10]~reg0.DATAIN
mem_alu_result[11] => wb_alu_result[11]~reg0.DATAIN
mem_alu_result[12] => wb_alu_result[12]~reg0.DATAIN
mem_alu_result[13] => wb_alu_result[13]~reg0.DATAIN
mem_alu_result[14] => wb_alu_result[14]~reg0.DATAIN
mem_alu_result[15] => wb_alu_result[15]~reg0.DATAIN
mem_jal_link_value[0] => wb_jal_link_value[0]~reg0.DATAIN
mem_jal_link_value[1] => wb_jal_link_value[1]~reg0.DATAIN
mem_jal_link_value[2] => wb_jal_link_value[2]~reg0.DATAIN
mem_jal_link_value[3] => wb_jal_link_value[3]~reg0.DATAIN
mem_jal_link_value[4] => wb_jal_link_value[4]~reg0.DATAIN
mem_jal_link_value[5] => wb_jal_link_value[5]~reg0.DATAIN
mem_jal_link_value[6] => wb_jal_link_value[6]~reg0.DATAIN
mem_jal_link_value[7] => wb_jal_link_value[7]~reg0.DATAIN
mem_jal_link_value[8] => wb_jal_link_value[8]~reg0.DATAIN
mem_jal_link_value[9] => wb_jal_link_value[9]~reg0.DATAIN
mem_jal_link_value[10] => wb_jal_link_value[10]~reg0.DATAIN
mem_jal_link_value[11] => wb_jal_link_value[11]~reg0.DATAIN
mem_jal_link_value[12] => wb_jal_link_value[12]~reg0.DATAIN
mem_jal_link_value[13] => wb_jal_link_value[13]~reg0.DATAIN
mem_jal_link_value[14] => wb_jal_link_value[14]~reg0.DATAIN
mem_jal_link_value[15] => wb_jal_link_value[15]~reg0.DATAIN
mem_rd[0] => wb_rd[0]~reg0.DATAIN
mem_rd[1] => wb_rd[1]~reg0.DATAIN
mem_rd[2] => wb_rd[2]~reg0.DATAIN
mem_rd[3] => wb_rd[3]~reg0.DATAIN
wb_reg_write <= wb_reg_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_mem_to_reg <= wb_mem_to_reg~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_is_jal <= wb_is_jal~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_read_data[0] <= wb_read_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_read_data[1] <= wb_read_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_read_data[2] <= wb_read_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_read_data[3] <= wb_read_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_read_data[4] <= wb_read_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_read_data[5] <= wb_read_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_read_data[6] <= wb_read_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_read_data[7] <= wb_read_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_read_data[8] <= wb_read_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_read_data[9] <= wb_read_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_read_data[10] <= wb_read_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_read_data[11] <= wb_read_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_read_data[12] <= wb_read_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_read_data[13] <= wb_read_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_read_data[14] <= wb_read_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_read_data[15] <= wb_read_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_result[0] <= wb_alu_result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_result[1] <= wb_alu_result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_result[2] <= wb_alu_result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_result[3] <= wb_alu_result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_result[4] <= wb_alu_result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_result[5] <= wb_alu_result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_result[6] <= wb_alu_result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_result[7] <= wb_alu_result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_result[8] <= wb_alu_result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_result[9] <= wb_alu_result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_result[10] <= wb_alu_result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_result[11] <= wb_alu_result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_result[12] <= wb_alu_result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_result[13] <= wb_alu_result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_result[14] <= wb_alu_result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_alu_result[15] <= wb_alu_result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_jal_link_value[0] <= wb_jal_link_value[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_jal_link_value[1] <= wb_jal_link_value[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_jal_link_value[2] <= wb_jal_link_value[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_jal_link_value[3] <= wb_jal_link_value[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_jal_link_value[4] <= wb_jal_link_value[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_jal_link_value[5] <= wb_jal_link_value[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_jal_link_value[6] <= wb_jal_link_value[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_jal_link_value[7] <= wb_jal_link_value[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_jal_link_value[8] <= wb_jal_link_value[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_jal_link_value[9] <= wb_jal_link_value[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_jal_link_value[10] <= wb_jal_link_value[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_jal_link_value[11] <= wb_jal_link_value[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_jal_link_value[12] <= wb_jal_link_value[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_jal_link_value[13] <= wb_jal_link_value[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_jal_link_value[14] <= wb_jal_link_value[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_jal_link_value[15] <= wb_jal_link_value[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rd[0] <= wb_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rd[1] <= wb_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rd[2] <= wb_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_rd[3] <= wb_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


