# Experiment 10: Register

## Aim of the Experiment:
To design, implement, and verify the operation of a 4-bit parallel-in parallel-out (PIPO) shift register using D flip-flops.

## Components Required:
- IC 7474 (Dual D flip-flops) - 2 pieces
- IC 7400 (Quad 2-input NAND gates)
- IC 7404 (Hex inverter)
- Breadboard
- Connecting wires
- 5V DC power supply
- LED indicators
- Toggle switches for data inputs
- Push button for clock
- Toggle switch for clear/reset
- 330Œ© resistors
- 0.1ŒºF capacitor (for clock debouncing)

## Theory:
A register is a group of flip-flops used to store multiple bits of related data. Registers are fundamental storage elements in digital systems, used for temporary data storage during processing operations.

Types of registers include:
1. **Parallel-In Parallel-Out (PIPO)**: Data is loaded and retrieved in parallel (all bits simultaneously)
2. **Parallel-In Serial-Out (PISO)**: Data is loaded in parallel but retrieved serially (one bit at a time)
3. **Serial-In Parallel-Out (SIPO)**: Data is loaded serially but retrieved in parallel
4. **Serial-In Serial-Out (SISO)**: Data is loaded and retrieved serially

In this experiment, we focus on a 4-bit PIPO register:
- It consists of 4 D flip-flops connected in parallel
- Each flip-flop stores one bit of data
- All flip-flops share a common clock signal
- Data is loaded into all flip-flops simultaneously on a clock edge
- All stored bits can be accessed simultaneously at the outputs

The PIPO register operation:
1. Set input data on D0, D1, D2, D3 lines
2. Apply a clock pulse
3. D flip-flops capture the input values on the clock edge
4. The values appear at outputs Q0, Q1, Q2, Q3 and remain stable until the next clock

Some registers also include:
- **Clear/Reset** input to set all bits to 0
- **Preset** input to set all bits to 1
- **Clock enable** to control when the register can be updated

## Truth Table:
### 4-bit PIPO Register Operation:

| Clock | D3 | D2 | D1 | D0 | Q3 (after clock) | Q2 (after clock) | Q1 (after clock) | Q0 (after clock) |
|-------|----|----|----|----|------------------|------------------|------------------|------------------|
| ‚Üë     | 0  | 0  | 0  | 0  | 0                | 0                | 0                | 0                |
| ‚Üë     | 0  | 0  | 0  | 1  | 0                | 0                | 0                | 1                |
| ‚Üë     | 0  | 0  | 1  | 0  | 0                | 0                | 1                | 0                |
| ‚Üë     | 0  | 0  | 1  | 1  | 0                | 0                | 1                | 1                |
| ‚Üë     | 0  | 1  | 0  | 0  | 0                | 1                | 0                | 0                |
| ‚Üë     | 0  | 1  | 0  | 1  | 0                | 1                | 0                | 1                |
| ‚Üë     | 0  | 1  | 1  | 0  | 0                | 1                | 1                | 0                |
| ‚Üë     | 0  | 1  | 1  | 1  | 0                | 1                | 1                | 1                |
| ‚Üë     | 1  | 0  | 0  | 0  | 1                | 0                | 0                | 0                |
| ‚Üë     | 1  | 0  | 0  | 1  | 1                | 0                | 0                | 1                |
| ‚Üë     | 1  | 0  | 1  | 0  | 1                | 0                | 1                | 0                |
| ‚Üë     | 1  | 0  | 1  | 1  | 1                | 0                | 1                | 1                |
| ‚Üë     | 1  | 1  | 0  | 0  | 1                | 1                | 0                | 0                |
| ‚Üë     | 1  | 1  | 0  | 1  | 1                | 1                | 0                | 1                |
| ‚Üë     | 1  | 1  | 1  | 0  | 1                | 1                | 1                | 0                |
| ‚Üë     | 1  | 1  | 1  | 1  | 1                | 1                | 1                | 1                |
| CLR   | X  | X  | X  | X  | 0                | 0                | 0                | 0                |

Where ‚Üë represents a positive clock edge and X represents "don't care" condition

## Conclusion: (write short conclusion/as you like)
In this experiment, we successfully designed, implemented, and verified the operation of a 4-bit parallel-in parallel-out (PIPO) shift register using D flip-flops. The register correctly captured the 4-bit input data on each clock pulse and maintained the stored values at its outputs until the next clock event or clear operation.

This experiment demonstrates the fundamental principles of digital data storage and transfer in computing systems. Registers are essential components in processors, memory interfaces, and data paths, serving as temporary storage for operands, results, addresses, and control information. The PIPO register provides a foundation for understanding more complex register operations like shifting, rotating, and serial data transfer that are crucial in digital systems design.

---

<div style="display: flex; justify-content: space-between; align-items: center; margin: 20px 0;">
  <div align=left style="text-align: left;">
    <a href="9.md" style="background: #333; color: white; padding: 8px 16px; border-radius: 20px; text-decoration: none; font-weight: bold;">Prev</a>
  </div>
  <div align=right style="text-align: center;">
    <a href="../" style="background: #333; color: white; padding: 8px 16px; border-radius: 20px; text-decoration: none; font-weight: bold;">Home üè†</a>
  </div>
</div>