# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../adder_testbench_part_b.srcs/sources_1/imports/sources_1/imports/new/add3bits.vhd" \
"../../../../adder_testbench_part_b.srcs/sources_1/imports/sources_1/new/pl_pack.vhd" \
"../../../../adder_testbench_part_b.srcs/sources_1/imports/sources_1/new/adder.vhd" \
"../../../../adder_testbench_part_b.srcs/sources_1/imports/sources_1/new/control.vhd" \
"../../../../adder_testbench_part_b.srcs/sources_1/imports/sources_1/imports/new/serial_adder.vhd" \
"../../../../adder_testbench_part_b.srcs/sources_1/imports/sources_1/new/sh_reg.vhd" \
"../../../../adder_testbench_part_b.srcs/sources_1/new/adder_test_bench.vhd" \

# Do not sort compile order
nosort
