/* ES40x Alpha machine emulator.
 * Copyright (C) 2007-2008 by the ES40 Emulator Project
 * Copyright (C) 2019 Tomas Glozar
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301,
 * USA.
 *
 * Although this is not required, the author would appreciate being notified of,
 * and receiving any modifications you may make to the source code that might
 * serve the general public.
 */


/**
 * Contains the definitions for the emulated Typhoon Chipset devices.
 */
#include "SystemComponent.h"
#include "TraceEngine.h"

#if !defined(INCLUDED_SYSTEM_H)
#define INCLUDED_SYSTEM_H

#define MAX_COMPONENTS  100

#if defined(PROFILE)
#define PROFILE_FROM      U64(0x8000)
#define PROFILE_TO        U64(0x1a81c0)
#define PROFILE_AFTER     U64(0x200000)
#define PROFILE_BUCKSIZE  16
#define PROFILE_LENGTH    (PROFILE_TO - PROFILE_FROM)
#define PROFILE_INSTS     (PROFILE_LENGTH / 4)
#define PROFILE_BUCKETS   (PROFILE_INSTS / PROFILE_BUCKSIZE)
#define PROFILE_YN(a) \
    ((a >= PROFILE_FROM) && (a < PROFILE_TO) && profile_started)
#define PROFILE_BUCKET(a) \
  profile_buckets[(a - PROFILE_FROM) / 4 / PROFILE_BUCKSIZE]
#define PROFILE_DO(a)                    \
  if((a & (~U64(0x3))) >= PROFILE_AFTER) \
    profile_started = true;              \
  if(PROFILE_YN(a))                      \
  {                                      \
    PROFILE_BUCKET(a)++;                 \
    profiled_insts++;                    \
  }

extern u64    profile_buckets[PROFILE_BUCKETS];
extern u64    profiled_insts;
extern bool   profile_started;
#endif
#if defined(LS_MASTER) || defined(LS_SLAVE)
extern char*  dbg_strptr;
#endif

/// Structure used for mapping memory ranges to devices.
struct SMemoryUser
{
  CSystemComponent*   component;  /**< Device that occupies this range. */
  int                 index;      /**< Index within the device. Used by devices that occupy more than one range. */
  u64                 base;       /**< Address of first byte. */
  u64                 length;     /**< Number of bytes in range. */
};

/// Structure used for configuration values.
struct SConfig
{
  char*   key;    /**< Name of the value. */
  char*   value;  /**< Value of the value. */
};

/**
 * \brief Emulated Typhoon 21272 chipset.
 *
 * Documentation consulted:
 *  - Tsunami/Typhoon 21272 Chipset Hardware Reference Manual  [HRM] (http://download.majix.org/dec/tsunami_typhoon_21272_hrm.pdf)
 *  - AlphaServer ES40 and AlphaStation ES40 Service Guide [SG] (http://www.dec-store.com/PD_00158.aspx)
 *  - Tru64 include file dc104x.h [T64] (http://samy.pl/packet/MISC/tru64/usr/include/alpha/dc104x.h)
 *  .
 *
 * The ES40 emulator has the following chipset configuration:
 *   - 1 x 21274-C1 Cchip (controller chip) - The Cchip controls the other chips in the
 *     chipset, as well as the DRAM memory array in a system. The Cchip interfaces with
 *     the CPU's command and address buses.
 *   - 8 x 21274-D1 Dchip (data slice chip) - The Dchips interface with the system data
 *     bus and provide the data path between the CPU, DRAM memory, and the Pchip(s).
 *   - 2 x 21272-P1 Pchip (peripheral interface chip) - The interface to the PCI bus.
 *   .
 **/
class CSystem
{
  public:
    void          DumpMemory(unsigned int filenum);
    char*         PtrToMem(u64 address);
    unsigned int  get_memory_bits();
    void          RestoreState(const char* fn);
    void          SaveState(const char* fn);
    u64           PCI_Phys(int pcibus, u32 address);
    u64           PCI_Phys_direct_mapped(u32 address, u64 wsm, u64 tba);
    u64           PCI_Phys_scatter_gather(u32 address, u64 wsm, u64 tba);
    void          interrupt(int number, bool assert);
    int           LoadROM();
    u64           ReadMem(u64 address, int dsize, CSystemComponent* source);
    void          WriteMem(u64 address, int dsize, u64 data,
                           CSystemComponent*  source);
    void          Run();
    int           SingleStep();

    void          init();
    void          start_threads();
    void          stop_threads();

    int           RegisterMemory(CSystemComponent*  component, int index,
                                 u64 base, u64 length);
    int           RegisterComponent(CSystemComponent* component);
    int           RegisterCPU(class CAlphaCPU* cpu);

    CSystem(CConfigurator* cfg);
    void          ResetMem(unsigned int membits);

    CAlphaCPU*    get_cpu(int cpunum) { return acCPUs[cpunum]; };
    int           get_cpu_num()       { return iNumCPUs; };

    virtual       ~CSystem();
    unsigned int  iNumMemoryBits;

    void          panic(char* message, int flags);

#define PANIC_NOSHUTDOWN  0
#define PANIC_SHUTDOWN    1
#define PANIC_ASKSHUTDOWN 2
#define PANIC_LISTING     4
    void          clear_clock_int(int ProcNum);
    u64           get_c_misc();
    u64           get_c_dir(int ProcNum);
    u64           get_c_dim(int ProcNum);
    void          set_c_dim(int ProcNum, u64 value);

    void          cpu_lock(int cpuid, u64 address);
    bool          cpu_unlock(int cpuid);
    void          cpu_break_lock(int cpuid, CSystemComponent* source);
  private:
    u64           cchip_csr_read(u32 address, CSystemComponent* source);
    void          cchip_csr_write(u32 address, u64 data, CSystemComponent*  source);
    u64           pchip_csr_read(int num, u32 address);
    void          pchip_csr_write(int num, u32 address, u64 data);
    u8            dchip_csr_read(u32 address);
    void          dchip_csr_write(u32 address, u8 data);
    u8            tig_read(u32 address);
    void          tig_write(u32 address, u8 data);

    int           iNumCPUs;
    CFastMutex*   cpu_lock_mutex;

    /// The state structure contains all elements that need to be saved to the statefile.
    struct SSys_state
    {
      int cpu_lock_flags;
      u64 cpu_lock_address[4];

      /**
     * TIGbus state data
     *
     * More details in: HRM, 6.3; T64. Detailed information is hard to find...
     *
     * The TIGbus (TTL Integrated Glue Logic) is the interface between the chipset and
     * the interrupt controller, flash ROM, and possibly some other system components.
     **/
      struct SSys_tig
      {
        u8  FwWrite;
        u8  HaltA;
        u8  HaltB;
      } tig;

      /**
     * CCHIP state data
     *
     * More details in: HRM, 1.2.1.
     *
     * The 21274-C1 Cchip (controller chip) is the heart of the ES40's Typhoon chipset. It
     * interfaces directly with the CPU's through the System address ports, it issues
     * controls to the Dchips (data slice chips) and Pchips (peripheral interface chips)
     * using the Dchip control ports, and the CAPbus (C-And-P-chip bus). It controls memory
     * using the DRAM command and address ports. It also controls the TIGbus.
     **/
      struct SSys_cchip
      {

        /**
       * DIM: Device Interrupt Mask Registers.
       *
       * These mask registers control which interrupts are allowed to go through to the
       * CPUs. No interrupt in DRIR will get through to the masked interrupt registers (and on
       * to interrupt the CPUs) unless the corresponding mask bit is set in DIMn. All bits are initialized
       * to 0 at reset.
       **/
        u64 dim[4];

        /**
       * DRIR: Device Raw Interrupt Request Register.
       *
       * DRIR indicates which of the 64 possible device interrupts is asserted.
       *
       * \code
       * +---------+---------+---------+------+-------------------------------------+
       * | Field   | Bits    | Type    | Init | Description                         |
       * +---------+---------+---------+------+-------------------------------------+
       * | ERR     | <63:58> | RO      | 0    | IRQ0 error interrupts               |
       * |         |         |         |      |    <63> Chip detected MISC<NXM>     |
       * |         |         |         |      |    <62> hookup to Pchip0 error      |
       * |         |         |         |      |    <61> hookup to Pchip1 errror     |
       * +---------+---------+---------+------+-------------------------------------+
       * | RES     | <57:56> | RO      | 0    | Reserved                            |
       * +---------+---------+---------+------+-------------------------------------+
       * | DEV     | <55:0>  | RO      | 0    | PCI interrupts pending to the CPU   |
       * +---------+---------+---------+------+-------------------------------------+
       * \endcode
       *
       * Combined with DIM[n] to form DIR[n]:
       *
       * DIR: Device Interrupt Request Registers.
       *
       * These registers indicate which interrupts are pending to the CPUs. If a raw request
       * bit is set and the corresponding mask bit is set, then the corresponding bit in this register
       * will be set and the appropriate CPU will be interrupted.
       **/
        u64 drir;

        /**
       * Miscellaneous Register (MISC - RW).
       * 
       * +---------+---------+---------+------+-------------------------------------+
       * | Field   | Bits    | Type    | Init | Description                         |
       * +---------+---------+---------+------+-------------------------------------+
       * | RES     | <63:44> | MBZ,RAZ | 0    | Reserved.                           |
       * | DEVSUP  | <43:40> | WO      | 0    | Suppress IRQ1 interrupts to the CPU |
       * |         |         |         |      | corresponding to a 1 in this field  |
       * |         |         |         |      | until the interrupt polling machine |
       * |         |         |         |      | has completed a poll of all PCI     |
       * |         |         |         |      | devices.                            |
       * +---------+---------+---------+------+-------------------------------------+
       * | REV     | <39:32> | RO      | 8    | Latest revision of Cchip            |
       * +---------+---------+---------+------+-------------------------------------+
       * | NXS     | <31:29> | RO      | 0    | NXM source - Device that caused NXM |
       * |         |         |         |      | - UNPREDICTABLE if NXM is not set.  |
       * |         |         |         |      |   Value Source                      |
       * |         |         |         |      |   0..3  CPU 0..3                    |
       * |         |         |         |      |   4..5  Pchip 0..1                  |
       * +---------+---------+---------+------+-------------------------------------+
       * | NXM     | <28>    | R,W1C   | 0    | Nonexistent memory address detected.|
       * |         |         |         |      | Sets DRIR<63> and locks the NXS     |
       * |         |         |         |      | field until it is cleared.          |
       * +---------+---------+---------+------+-------------------------------------+
       * | RES     | <27:25> | MBZ,RAZ | 0    | Reserved.                           |
       * +---------+---------+---------+------+-------------------------------------+
       * | ACL     | <24>    | WO      | 0    | Arbitration clear - writing a 1 to  |
       * |         |         |         |      | this bit clears ABT and ABW fields. |
       * +---------+---------+---------+------+-------------------------------------+
       * | ABT     | <23:20> | R,W1S   | 0    | Arbitration try - writing a 1 to    |
       * |         |         |         |      | these bits sets them.               |
       * +---------+---------+---------+------+-------------------------------------+
       * | ABW     | <19:16> | R,W1S   | 0    | Arbitration won - writing a 1 to    |
       * |         |         |         |      | these bits sets them unless one is  |
       * |         |         |         |      | already set, in which case the      |
       * |         |         |         |      | write is ignored.                   |
       * +---------+---------+---------+------+-------------------------------------+
       * | IPREQ   | <15:12> | WO      | 0    | Interprocessor interrupt request -  |
       * |         |         |         |      | write a 1 to the bit corresponding  |
       * |         |         |         |      | to the CPU you want to interrupt.   |
       * |         |         |         |      | Writing a 1 here sets the corres-   |
       * |         |         |         |      | ponding bit in IPINTR.              |
       * +---------+---------+---------+------+-------------------------------------+
       * | IPINTR  | <11:8>  | R,W1C   | 0    | Interprocessor interrupt pending -  |
       * |         |         |         |      | one bit per CPU. Pin irq<3> is      |
       * |         |         |         |      | asserted to the CPU corresponding   |
       * |         |         |         |      | to a 1 in this field.               |
       * +---------+---------+---------+------+-------------------------------------+
       * | ITINTR  | <7:4>   | R,W1C   | 0    | Interval timer interrupt pending -  |
       * |         |         |         |      | one bit per CPU. Pin irq<2> is      |
       * |         |         |         |      | asserted to the CPU corresponding   |
       * |         |         |         |      | to a 1 in this field.               |
       * +---------+---------+---------+------+-------------------------------------+
       * | RES     | <3:2>   | MBZ,RAZ | 0    | Reserved.                           |
       * +---------+---------+---------+------+-------------------------------------+
       * | CPUID   | <1:0>   | RO      |      | ID of the CPU performing the read.  |
       * +---------+---------+---------+------+-------------------------------------+
       * \endcode
       **/
        u64 misc;
        u64 csc;
      } cchip;

      /**
     * DCHIP state data
     *
     * More details in: HRM, 1.2.2.
     *
     * The ES40 contains eight 21274-D1 Dchips (data slice chips). Each Dchip is
     * responsible for handling 8 bits of the 64-bit data bus (in the ES40, other configurations
     * using less Dchips are possible). Each Dchip interfaces with the Cchip for control,
     * with each of the Pchips, with each of the CPU's and with each of the DRAM arrays.
     **/
      struct SSys_dchip
      {
        u8  drev;
        u8  dsc;
        u8  dsc2;
        u8  str;
      } dchip;

      /**
     * PCHIP state data
     *
     * More details in: HRM, 1.2.3.
     *
     * The ES40 contains two 21272-P1 Pchips (peripheral interface chips). Each Pchip
     * controls one 64-bit PCI bus, and interfaces it to the Cchip and the Dchips.
     *
     * On PIO transfers from the CPU's (or PTP transfers from the other PCI bus), the Pchip
     * acts as bus master on the PCI bus.
     *
     * On DMA or PTP transfers from a PCI device, the Pchip acts as target on the PCI bus.
     * To determine on which addresses to respond, each Pchip contains 4 DMA/PTP windows,
     * that support both direct mapped and scatter-gather DMA/PTP memory access.
     **/
      struct SSys_pchip
      {
        u64 plat;
        u64 perr;
        u64 perrmask;
        u64 pctl;
        u64 wsba[4];
        u64 wsm[4];
        u64 tba[4];
      } pchip[2];

      u32 cf8_address[2];
    } state;
    void*                 memory;

    //    void * memmap;
    int                   iNumComponents;
    CSystemComponent*     acComponents[MAX_COMPONENTS];
    int                   iNumMemories;
    struct SMemoryUser*   asMemories[MAX_COMPONENTS];

    class CAlphaCPU*      acCPUs[4];

    CConfigurator*        myCfg;

    int                   iSingleStep;

#if defined(IDB)
    int                   iSSCycles;
#endif
};

inline u64 CSystem::get_c_misc()
{
  return state.cchip.misc;
}

inline u64 CSystem::get_c_dir(int ProcNum)
{
  return state.cchip.drir & state.cchip.dim[ProcNum];
}

inline u64 CSystem::get_c_dim(int ProcNum)
{
  return state.cchip.dim[ProcNum];
}

inline void CSystem::set_c_dim(int ProcNum, u64 value)
{
  state.cchip.dim[ProcNum] = value;
}

extern CSystem*   theSystem;

/* constants for P-Chip CSR's */
#define PCI_PCTL_HOLE       U64(0x0000000000000020) /* <5>     */
#define PCI_PCTL_HOLE_START 0x00080000
#define PCI_PCTL_HOLE_END   0x000fffff

/* constants for pci-to-phys-address-mapping */
#define PCI_WSM_MASK      U64(0x00000000fff00000)   /* <31:20> */
#define PCI_ADD_MASK      U64(0x00000000000fffff)   /* <19:0>  */
#define PCI_TBA_MASK      U64(0x00000007fff00000)   /* <34:20> */
#define PCI_PTE_ADD_MASK  U64(0x00000000000fe000)   /* <19:13> */
#define PCI_PTE_ADD_SHIFT 10
#define PCI_PTE_TBA_MASK  U64(0x00000007fffffc00)   /* <34:10> */
#define PCI_PTE_MASK      U64(0x00000007ffffe000)   /* <34:13> */
#define PCI_PTE_SHIFT     12
#define PCI_PTE_ADD2_MASK U64(0x0000000000001fff)   /* <12:0>  */
#define PCI_PTE_PEER_BIT  U64(0x0000000090000000)   /* <31,28> */

#define PHYS_PIO_ACCESS   U64(0x0000080000000000)   /* <43>    */
#endif // !defined(INCLUDED_SYSTEM_H)
