<?xml version="1.0" encoding="utf-8"?>
<module description="CIM" id="CIM">
	<register acronym="IRQIVEC" description="IRQ Index Offset Vector Register" id="IRQIVEC" offset="0x00" width="32">
		<bitfield begin="31" description="RESERVED" end="8" id="RESERVED" rwaccess="" width="24">
		</bitfield>
		<bitfield begin="7" description="Index vector" end="0" id="IRQIVEC" rwaccess="R" width="8">
		</bitfield>
	</register>
	<register acronym="FIQIVEC" description="FIQ Index Offset Vector Register" id="FIQIVEC" offset="0x04" width="32">
		<bitfield begin="31" description="RESERVED" end="8" id="RESERVED" rwaccess="" width="24">
		</bitfield>
		<bitfield begin="7" description="Index vector" end="0" id="FIQIVEC" rwaccess="R" width="8">
		</bitfield>
	</register>
	<register acronym="FIRQPR" description="FIQ/IRQ Program Control Register" id="FIRQPR" offset="0x0C" width="32">
		<bitfield begin="31" description="Interrupt 31, System Software Interrupt" end="31" id="FIRQ_SYS_SOFT" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="30" description="Interrupt 30, Fault Pin Interrupt" end="30" id="FIRQ_FAULT_PIN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="29" description="Interrupt 29, Every(1-16)DPWM0 switching cycles or CLF flag shutdown Interrupt" end="29" id="FIRQ_DPWM0" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="28" description="Interrupt 28, Every(1-16)DPWM1 switching cycles or CLF flag shutdown Interrupt" end="28" id="FIRQ_DPWM1" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="27" description="Interrupt 27, Every(1-16)DPWM2 switching cycles or CLF flag shutdown Interrupt" end="27" id="FIRQ_DPWM2" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="26" description="Interrupt 26, Every(1-16)DPWM3 switching cycles or CLF flag shutdown Interrupt" end="26" id="FIRQ_DPWM3" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="25" description="Interrupt 25, Fault Mux Interrupt" end="25" id="FIRQ_FAULT_MUX" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="24" description="Interrupt 24, ADC-12 End of Conversion Interrupt" end="24" id="FIRQ_ADC_CONV" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="23" description="Interrupt 23, CPCC Interrupt, Mode switched in CPCC module Flag needs to be read for details" end="23" id="FIRQ_CPCC" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="22" description="Interrupt 22, 24-bit Timer Compare 0 interrupt" end="22" id="FIRQ_TMR_COMP0" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="21" description="Interrupt 21, 24-bit Timer Capture 0 interrupt" end="21" id="FIRQ_TMR_CAPT0" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="20" description="Interrupt 20, 24-bit Timer Compare 1 interrupt" end="20" id="FIRQ_TMR_COMP1" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="19" description="Interrupt 19, 24-bit Timer Capture 1 interrupt" end="19" id="FIRQ_TMR_CAPT1" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="18" description="Interrupt 18, 24-bit Timer counter overflow interrupt" end="18" id="FIRQ_TMR_OVFL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="17" description="Interrupt 17, 16-bit Timer PWM0 counter overflow or Compare interrupt" end="17" id="FIRQ_PWM0_COMP" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="16" description="Interrupt 16, 16-bit Timer PWM1 counter overflow or Compare interrupt" end="16" id="FIRQ_PWM1_COMP" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="15" description="Interrupt 15, 16-bit Timer PWM2 counter overflow or Compare interrupt" end="15" id="FIRQ_PWM2_COMP" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="14" description="Interrupt 14, 16-bit Timer PWM3 counter overflow or Compare interrupt" end="14" id="FIRQ_PWM3_COMP" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="13" description="Interrupt 13, Front End 2 Interrupt" end="13" id="FIRQ_FRONT_END2" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="12" description="Interrupt 12, Front End 1 Interrupt" end="12" id="FIRQ_FRONT_END1" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="Interrupt 11, Front End 0 Interrupt" end="11" id="FIRQ_FRONT_END0" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="Interrupt 10, Digital comparator interrupt" end="10" id="FIRQ_DIGI_COMP" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="Interrupt 9, PMBus related interrupt" end="9" id="FIRQ_PMBUS" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="Interrupt 8, UART2 TX buffer empty" end="8" id="FIRQ_UART2_TX" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="Interrupt 7, UART2 RX buffer has a byte" end="7" id="FIRQ_UART2_RX" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="Interrupt 6, UART1 TX buffer empty" end="6" id="FIRQ_UART1_TX" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="Interrupt 5, UART1 RX buffer has a byte" end="5" id="FIRQ_UART1_RX" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="Interrupt 4, UART or SCI error Interrupt. Frame, parity or Overrun" end="4" id="FIRQ_UART_ERR" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="Interrupt 3, Wakeup interrupt when watchdog equals half of set watch time" end="3" id="FIRQ_WTDG_WAKE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Interrupt 2, Interrupt from watchdog exceeded (reset" end="2" id="FIRQ_WTDG_RSET" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Interrupt 1, Interrupt on one or all external input pins" end="1" id="FIRQ_EXT_INT" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Interrupt 0, Brownout interrupt" end="0" id="FIRQ_BRWN_OUT" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="INTREQ" description="Pending Interrupt Read Location" id="INTREQ" offset="0x10" width="32">
		<bitfield begin="31" description="Interrupt 31, System Software Interrupt" end="31" id="INTREQ_SYS_SOFT" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="30" description="Interrupt 30, Fault Pin Interrupt" end="30" id="INTREQ_FAULT_PIN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="29" description="Interrupt 29, Every(1-16)DPWM0 switching cycles or CLF flag shutdown Interrupt" end="29" id="INTREQ_DPWM0" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="28" description="Interrupt 28, Every(1-16)DPWM1 switching cycles or CLF flag shutdown Interrupt" end="28" id="INTREQ_DPWM1" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="27" description="Interrupt 27, Every(1-16)DPWM2 switching cycles or CLF flag shutdown Interrupt" end="27" id="INTREQ_DPWM2" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="26" description="Interrupt 26, Every(1-16)DPWM3 switching cycles or CLF flag shutdown Interrupt" end="26" id="INTREQ_DPWM3" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="25" description="Interrupt 25, Fault Mux Interrupt" end="25" id="INTREQ_FAULT_MUX" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="24" description="Interrupt 24, ADC-12 End of Conversion Interrupt" end="24" id="INTREQ_ADC_CONV" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="23" description="Interrupt 23, CPCC Interrupt, Mode switched in CPCC module Flag needs to be read for details" end="23" id="INTREQ_CPCC" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="22" description="Interrupt 22, 24-bit Timer Compare 0 interrupt" end="22" id="INTREQ_TMR_COMP0" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="21" description="Interrupt 21, 24-bit Timer Capture 0 interrupt" end="21" id="INTREQ_TMR_CAPT0" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="20" description="Interrupt 20, 24-bit Timer Compare 1 interrupt" end="20" id="INTREQ_TMR_COMP1" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="19" description="Interrupt 19, 24-bit Timer Capture 1 interrupt" end="19" id="INTREQ_TMR_CAPT1" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="18" description="Interrupt 18, 24-bit Timer counter overflow interrupt" end="18" id="INTREQ_TMR_OVFL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="17" description="Interrupt 17, 16-bit Timer PWM0 counter overflow or Compare interrupt" end="17" id="INTREQ_PWM0_COMP" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="16" description="Interrupt 16, 16-bit Timer PWM1 counter overflow or Compare interrupt" end="16" id="INTREQ_PWM1_COMP" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="15" description="Interrupt 15, 16-bit Timer PWM2 counter overflow or Compare interrupt" end="15" id="INTREQ_PWM2_COMP" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="14" description="Interrupt 14, 16-bit Timer PWM3 counter overflow or Compare interrupt" end="14" id="INTREQ_PWM3_COMP" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="13" description="Interrupt 13, Front End 2 Interrupt" end="13" id="INTREQ_FRONT_END2" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="12" description="Interrupt 12, Front End 1 Interrupt" end="12" id="INTREQ_FRONT_END1" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="Interrupt 11, Front End 0 Interrupt" end="11" id="INTREQ_FRONT_END0" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="Interrupt 10, Digital comparator interrupt" end="10" id="INTREQ_DIGI_COMP" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="Interrupt 9, PMBus related interrupt" end="9" id="INTREQ_PMBUS" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="Interrupt 8, UART2 TX buffer empty" end="8" id="INTREQ_UART2_TX" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="Interrupt 7, UART2 RX buffer has a byte" end="7" id="INTREQ_UART2_RX" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="Interrupt 6, UART1 TX buffer empty" end="6" id="INTREQ_UART1_TX" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="Interrupt 5, UART1 RX buffer has a byte" end="5" id="INTREQ_UART1_RX" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="Interrupt 4, UART or SCI error Interrupt. Frame, parity or Overrun" end="4" id="INTREQ_UART_ERR" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="Interrupt 3, Wakeup interrupt when watchdog equals half of set watch time" end="3" id="INTREQ_WTDG_WAKE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Interrupt 2, Interrupt from watchdog exceeded (reset" end="2" id="INTREQ_WTDG_RSET" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Interrupt 1, Interrupt on one or all external input pins" end="1" id="INTREQ_EXT_INT" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Interrupt 0, Brownout interrupt" end="0" id="INTREQ_BRWN_OUT" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="REQMASK" description="Interrupt Mask Register" id="REQMASK" offset="0x14" width="32">
		<bitfield begin="31" description="Interrupt 31, System Software Interrupt" end="31" id="REQMASK_SYS_SOFT" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="30" description="Interrupt 30, Fault Pin Interrupt" end="30" id="REQMASK_FAULT_PIN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="29" description="Interrupt 29, Every(1-16)DPWM0 switching cycles or CLF flag shutdown Interrupt" end="29" id="REQMASK_DPWM0" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="28" description="Interrupt 28, Every(1-16)DPWM1 switching cycles or CLF flag shutdown Interrupt" end="28" id="REQMASK_DPWM1" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="27" description="Interrupt 27, Every(1-16)DPWM2 switching cycles or CLF flag shutdown Interrupt" end="27" id="REQMASK_DPWM2" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="26" description="Interrupt 26, Every(1-16)DPWM3 switching cycles or CLF flag shutdown Interrupt" end="26" id="REQMASK_DPWM3" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="25" description="Interrupt 25, Fault Mux Interrupt" end="25" id="REQMASK_FAULT_MUX" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="24" description="Interrupt 24, ADC-12 End of Conversion Interrupt" end="24" id="REQMASK_ADC_CONV" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="23" description="Interrupt 23, CPCC Interrupt, Mode switched in CPCC module Flag needs to be read for details" end="23" id="REQMASK_CPCC" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="22" description="Interrupt 22, 24-bit Timer Compare 0 interrupt" end="22" id="REQMASK_TMR_COMP0" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="21" description="Interrupt 21, 24-bit Timer Capture 0 interrupt" end="21" id="REQMASK_TMR_CAPT0" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="20" description="Interrupt 20, 24-bit Timer Compare 1 interrupt" end="20" id="REQMASK_TMR_COMP1" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="19" description="Interrupt 19, 24-bit Timer Capture 1 interrupt" end="19" id="REQMASK_TMR_CAPT1" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="18" description="Interrupt 18, 24-bit Timer counter overflow interrupt" end="18" id="REQMASK_TMR_OVFL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="17" description="Interrupt 17, 16-bit Timer PWM0 counter overflow or Compare interrupt" end="17" id="REQMASK_PWM0_COMP" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="16" description="Interrupt 16, 16-bit Timer PWM1 counter overflow or Compare interrupt" end="16" id="REQMASK_PWM1_COMP" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="15" description="Interrupt 15, 16-bit Timer PWM2 counter overflow or Compare interrupt" end="15" id="REQMASK_PWM2_COMP" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="14" description="Interrupt 14, 16-bit Timer PWM3 counter overflow or Compare interrupt" end="14" id="REQMASK_PWM3_COMP" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="13" description="Interrupt 13, Front End 2 Interrupt" end="13" id="REQMASK_FRONT_END2" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="12" description="Interrupt 12, Front End 1 Interrupt" end="12" id="REQMASK_FRONT_END1" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="Interrupt 11, Front End 0 Interrupt" end="11" id="REQMASK_FRONT_END0" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="Interrupt 10, Digital comparator interrupt" end="10" id="REQMASK_DIGI_COMP" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="Interrupt 9, PMBus related interrupt" end="9" id="REQMASK_PMBUS" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="Interrupt 8, UART2 TX buffer empty" end="8" id="REQMASK_UART2_TX" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="Interrupt 7, UART2 RX buffer has a byte" end="7" id="REQMASK_UART2_RX" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="Interrupt 6, UART1 TX buffer empty" end="6" id="REQMASK_UART1_TX" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="Interrupt 5, UART1 RX buffer has a byte" end="5" id="REQMASK_UART1_RX" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="Interrupt 4, UART or SCI error Interrupt. Frame, parity or Overrun" end="4" id="REQMASK_UART_ERR" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="Interrupt 3, Wakeup interrupt when watchdog equals half of set watch time" end="3" id="REQMASK_WTDG_WAKE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Interrupt 2, Interrupt from watchdog exceeded (reset" end="2" id="REQMASK_WTDG_RSET" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Interrupt 1, Interrupt on one or all external input pins" end="1" id="REQMASK_EXT_INT" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Interrupt 0, Brownout interrupt" end="0" id="REQMASK_BRWN_OUT" rwaccess="RW" width="1">
		</bitfield>
	</register>
</module>