#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xed2410 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xecac70 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0xf09a90 .functor NOT 1, L_0xf0b070, C4<0>, C4<0>, C4<0>;
L_0xf0ae90 .functor XOR 1, L_0xf0ac10, L_0xf0ad60, C4<0>, C4<0>;
L_0xf0b000 .functor XOR 1, L_0xf0ae90, L_0xf0af30, C4<0>, C4<0>;
v0xf08e50_0 .net *"_ivl_10", 0 0, L_0xf0af30;  1 drivers
v0xf08f50_0 .net *"_ivl_12", 0 0, L_0xf0b000;  1 drivers
v0xf09030_0 .net *"_ivl_2", 0 0, L_0xf0ab50;  1 drivers
v0xf090f0_0 .net *"_ivl_4", 0 0, L_0xf0ac10;  1 drivers
v0xf091d0_0 .net *"_ivl_6", 0 0, L_0xf0ad60;  1 drivers
v0xf09300_0 .net *"_ivl_8", 0 0, L_0xf0ae90;  1 drivers
v0xf093e0_0 .var "clk", 0 0;
v0xf09480_0 .var/2u "stats1", 159 0;
v0xf09540_0 .var/2u "strobe", 0 0;
v0xf09690_0 .net "tb_match", 0 0, L_0xf0b070;  1 drivers
v0xf09750_0 .net "tb_mismatch", 0 0, L_0xf09a90;  1 drivers
v0xf09810_0 .net "x", 0 0, v0xf05760_0;  1 drivers
v0xf098b0_0 .net "y", 0 0, v0xf05820_0;  1 drivers
v0xf09950_0 .net "z_dut", 0 0, L_0xf0a980;  1 drivers
v0xf099f0_0 .net "z_ref", 0 0, L_0xf09b70;  1 drivers
L_0xf0ab50 .concat [ 1 0 0 0], L_0xf09b70;
L_0xf0ac10 .concat [ 1 0 0 0], L_0xf09b70;
L_0xf0ad60 .concat [ 1 0 0 0], L_0xf0a980;
L_0xf0af30 .concat [ 1 0 0 0], L_0xf09b70;
L_0xf0b070 .cmp/eeq 1, L_0xf0ab50, L_0xf0b000;
S_0xed9c40 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0xecac70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xf09b00 .functor NOT 1, v0xf05820_0, C4<0>, C4<0>, C4<0>;
L_0xf09b70 .functor OR 1, v0xf05760_0, L_0xf09b00, C4<0>, C4<0>;
v0xed38f0_0 .net *"_ivl_0", 0 0, L_0xf09b00;  1 drivers
v0xed3990_0 .net "x", 0 0, v0xf05760_0;  alias, 1 drivers
v0xf052b0_0 .net "y", 0 0, v0xf05820_0;  alias, 1 drivers
v0xf05350_0 .net "z", 0 0, L_0xf09b70;  alias, 1 drivers
S_0xf05490 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0xecac70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0xf05680_0 .net "clk", 0 0, v0xf093e0_0;  1 drivers
v0xf05760_0 .var "x", 0 0;
v0xf05820_0 .var "y", 0 0;
E_0xeae1d0 .event negedge, v0xf05680_0;
E_0xeb0650/0 .event negedge, v0xf05680_0;
E_0xeb0650/1 .event posedge, v0xf05680_0;
E_0xeb0650 .event/or E_0xeb0650/0, E_0xeb0650/1;
S_0xf058c0 .scope module, "top_module1" "top_module" 3 76, 4 17 0, S_0xecac70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0xf08400_0 .net "and_out", 0 0, L_0xf0a7b0;  1 drivers
v0xf084f0_0 .net "or_out", 0 0, L_0xf0a700;  1 drivers
v0xf08600_0 .net "x", 0 0, v0xf05760_0;  alias, 1 drivers
v0xf086a0_0 .net "y", 0 0, v0xf05820_0;  alias, 1 drivers
v0xf08740_0 .net "z", 0 0, L_0xf0a980;  alias, 1 drivers
v0xf08830_0 .net "z1", 0 0, L_0xf09e40;  1 drivers
v0xf08920_0 .net "z2", 0 0, L_0xf09fb0;  1 drivers
v0xf08a10_0 .net "z3", 0 0, L_0xf0a1b0;  1 drivers
v0xf08b00_0 .net "z4", 0 0, L_0xf0a5f0;  1 drivers
S_0xf05aa0 .scope module, "A1" "A" 4 24, 4 1 0, S_0xf058c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xf09db0 .functor XOR 1, v0xf05760_0, v0xf05820_0, C4<0>, C4<0>;
L_0xf09e40 .functor AND 1, L_0xf09db0, v0xf05760_0, C4<1>, C4<1>;
v0xf05d10_0 .net *"_ivl_0", 0 0, L_0xf09db0;  1 drivers
v0xf05e10_0 .net "x", 0 0, v0xf05760_0;  alias, 1 drivers
v0xf05f20_0 .net "y", 0 0, v0xf05820_0;  alias, 1 drivers
v0xf06010_0 .net "z", 0 0, L_0xf09e40;  alias, 1 drivers
S_0xf06110 .scope module, "A2" "A" 4 25, 4 1 0, S_0xf058c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xf09f20 .functor XOR 1, v0xf05760_0, v0xf05820_0, C4<0>, C4<0>;
L_0xf09fb0 .functor AND 1, L_0xf09f20, v0xf05760_0, C4<1>, C4<1>;
v0xf06360_0 .net *"_ivl_0", 0 0, L_0xf09f20;  1 drivers
v0xf06460_0 .net "x", 0 0, v0xf05760_0;  alias, 1 drivers
v0xf06520_0 .net "y", 0 0, v0xf05820_0;  alias, 1 drivers
v0xf065c0_0 .net "z", 0 0, L_0xf09fb0;  alias, 1 drivers
S_0xf066c0 .scope module, "B1" "B" 4 26, 4 9 0, S_0xf058c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xf0a090 .functor XOR 1, v0xf05760_0, v0xf05820_0, C4<0>, C4<0>;
L_0xf0a120 .functor NOT 1, v0xf05760_0, C4<0>, C4<0>, C4<0>;
L_0xf0a1b0 .functor AND 1, L_0xf0a090, L_0xf0a120, C4<1>, C4<1>;
v0xf06940_0 .net *"_ivl_0", 0 0, L_0xf0a090;  1 drivers
v0xf06a20_0 .net *"_ivl_2", 0 0, L_0xf0a120;  1 drivers
v0xf06b00_0 .net "x", 0 0, v0xf05760_0;  alias, 1 drivers
v0xf06bd0_0 .net "y", 0 0, v0xf05820_0;  alias, 1 drivers
v0xf06d00_0 .net "z", 0 0, L_0xf0a1b0;  alias, 1 drivers
S_0xf06e20 .scope module, "B2" "B" 4 27, 4 9 0, S_0xf058c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xf0a2c0 .functor XOR 1, v0xf05760_0, v0xf05820_0, C4<0>, C4<0>;
L_0xf0a350 .functor NOT 1, v0xf05760_0, C4<0>, C4<0>, C4<0>;
L_0xf0a5f0 .functor AND 1, L_0xf0a2c0, L_0xf0a350, C4<1>, C4<1>;
v0xf07020_0 .net *"_ivl_0", 0 0, L_0xf0a2c0;  1 drivers
v0xf07120_0 .net *"_ivl_2", 0 0, L_0xf0a350;  1 drivers
v0xf07200_0 .net "x", 0 0, v0xf05760_0;  alias, 1 drivers
v0xf072a0_0 .net "y", 0 0, v0xf05820_0;  alias, 1 drivers
v0xf07340_0 .net "z", 0 0, L_0xf0a5f0;  alias, 1 drivers
S_0xf074b0 .scope module, "and1" "and_gate" 4 30, 4 43 0, S_0xf058c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0xf0a7b0 .functor AND 1, L_0xf09fb0, L_0xf0a5f0, C4<1>, C4<1>;
v0xf07750_0 .net "a", 0 0, L_0xf09fb0;  alias, 1 drivers
v0xf07810_0 .net "b", 0 0, L_0xf0a5f0;  alias, 1 drivers
v0xf078b0_0 .net "z", 0 0, L_0xf0a7b0;  alias, 1 drivers
S_0xf079c0 .scope module, "or1" "or_gate" 4 29, 4 35 0, S_0xf058c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0xf0a700 .functor OR 1, L_0xf09e40, L_0xf0a1b0, C4<0>, C4<0>;
v0xf07c10_0 .net "a", 0 0, L_0xf09e40;  alias, 1 drivers
v0xf07d00_0 .net "b", 0 0, L_0xf0a1b0;  alias, 1 drivers
v0xf07dd0_0 .net "z", 0 0, L_0xf0a700;  alias, 1 drivers
S_0xf07ee0 .scope module, "xor1" "xor_gate" 4 32, 4 51 0, S_0xf058c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0xf0a980 .functor XOR 1, L_0xf0a700, L_0xf0a7b0, C4<0>, C4<0>;
v0xf08130_0 .net "a", 0 0, L_0xf0a700;  alias, 1 drivers
v0xf08220_0 .net "b", 0 0, L_0xf0a7b0;  alias, 1 drivers
v0xf082f0_0 .net "z", 0 0, L_0xf0a980;  alias, 1 drivers
S_0xf08c50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0xecac70;
 .timescale -12 -12;
E_0xeb0790 .event anyedge, v0xf09540_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xf09540_0;
    %nor/r;
    %assign/vec4 v0xf09540_0, 0;
    %wait E_0xeb0790;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xf05490;
T_1 ;
    %wait E_0xeb0650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0xf05820_0, 0;
    %assign/vec4 v0xf05760_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0xf05490;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xeae1d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xecac70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf093e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf09540_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xecac70;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0xf093e0_0;
    %inv;
    %store/vec4 v0xf093e0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0xecac70;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0xf05680_0, v0xf09750_0, v0xf09810_0, v0xf098b0_0, v0xf099f0_0, v0xf09950_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xecac70;
T_6 ;
    %load/vec4 v0xf09480_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xf09480_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xf09480_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0xf09480_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf09480_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xf09480_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf09480_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0xecac70;
T_7 ;
    %wait E_0xeb0650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf09480_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf09480_0, 4, 32;
    %load/vec4 v0xf09690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xf09480_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf09480_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf09480_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf09480_0, 4, 32;
T_7.0 ;
    %load/vec4 v0xf099f0_0;
    %load/vec4 v0xf099f0_0;
    %load/vec4 v0xf09950_0;
    %xor;
    %load/vec4 v0xf099f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0xf09480_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf09480_0, 4, 32;
T_7.6 ;
    %load/vec4 v0xf09480_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf09480_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/mt2015_q4/iter7/response0/top_module.sv";
