// Seed: 111038254
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_6 = "";
  wire id_14;
  wire id_15;
  wire id_16;
  xor (id_6, id_16, id_9, id_15, id_5, id_1, id_13, id_3, id_12, id_8, id_11, id_14, id_4);
  module_0(
      id_16
  );
  wire id_17 = id_1;
  always @(1 or 1'b0);
endmodule
