module DOWN_COUNTER_TB;

reg clk, reset;
wire [3:0] counter;

DOWN_COUNTER dut(clk, reset, counter);

initial begin 
clk=0;
forever #5 clk=~clk;
end

initial begin
reset=1;
#10;
reset=0;
#100
reset=1;
#5
reset=0;
#200
$finish;
end

endmodule 

