#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7faf5c906b50 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7faf5c9127d0 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7faf5c922cd0_0 .var "in", 0 0;
v0x7faf5c922d70_0 .var/i "mismatch_count", 31 0;
v0x7faf5c922e10_0 .net "next_state", 1 0, v0x7faf5c922a60_0;  1 drivers
v0x7faf5c922ee0_0 .net "out", 0 0, v0x7faf5c922b10_0;  1 drivers
v0x7faf5c922f90_0 .var "state", 1 0;
S_0x7faf5c906cc0 .scope module, "UUT" "top_module" 2 17, 3 1 0, S_0x7faf5c906b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 2 "state";
    .port_info 2 /OUTPUT 2 "next_state";
    .port_info 3 /OUTPUT 1 "out";
P_0x7faf5c9128f0 .param/l "A" 0 3 8, C4<00>;
P_0x7faf5c912930 .param/l "B" 0 3 8, C4<01>;
P_0x7faf5c912970 .param/l "C" 0 3 8, C4<10>;
P_0x7faf5c9129b0 .param/l "D" 0 3 8, C4<11>;
v0x7faf5c912ad0_0 .net "in", 0 0, v0x7faf5c922cd0_0;  1 drivers
v0x7faf5c922a60_0 .var "next_state", 1 0;
v0x7faf5c922b10_0 .var "out", 0 0;
v0x7faf5c922bc0_0 .net "state", 1 0, v0x7faf5c922f90_0;  1 drivers
E_0x7faf5c912a90 .event anyedge, v0x7faf5c922bc0_0, v0x7faf5c912ad0_0;
    .scope S_0x7faf5c906cc0;
T_0 ;
    %wait E_0x7faf5c912a90;
    %load/vec4 v0x7faf5c922bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7faf5c922a60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf5c922b10_0, 0, 1;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x7faf5c912ad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %store/vec4 v0x7faf5c922a60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf5c922b10_0, 0, 1;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0x7faf5c912ad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %store/vec4 v0x7faf5c922a60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf5c922b10_0, 0, 1;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x7faf5c912ad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %store/vec4 v0x7faf5c922a60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf5c922b10_0, 0, 1;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x7faf5c912ad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.12, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %store/vec4 v0x7faf5c922a60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf5c922b10_0, 0, 1;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7faf5c906b50;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf5c922d70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf5c922cd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7faf5c922f90_0, 0, 2;
    %delay 2000, 0;
    %load/vec4 v0x7faf5c922e10_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_1.2, 6;
    %load/vec4 v0x7faf5c922ee0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 2 26 "$display", "Mismatch at index 0: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 2'b01, v0x7faf5c922e10_0, v0x7faf5c922ee0_0, 2'b10, 1'b0 {0 0 0};
    %load/vec4 v0x7faf5c922d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faf5c922d70_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %vpi_call 2 31 "$display", "Test 0 passed!" {0 0 0};
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf5c922cd0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7faf5c922f90_0, 0, 2;
    %delay 2000, 0;
    %load/vec4 v0x7faf5c922e10_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_1.5, 6;
    %load/vec4 v0x7faf5c922ee0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.3, 8;
    %vpi_call 2 38 "$display", "Mismatch at index 1: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 2'b11, v0x7faf5c922e10_0, v0x7faf5c922ee0_0, 2'b01, 1'b1 {0 0 0};
    %load/vec4 v0x7faf5c922d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faf5c922d70_0, 0, 32;
    %jmp T_1.4;
T_1.3 ;
    %vpi_call 2 43 "$display", "Test 1 passed!" {0 0 0};
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf5c922cd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7faf5c922f90_0, 0, 2;
    %delay 2000, 0;
    %load/vec4 v0x7faf5c922e10_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_1.8, 6;
    %load/vec4 v0x7faf5c922ee0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.8;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %vpi_call 2 50 "$display", "Mismatch at index 2: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 2'b01, v0x7faf5c922e10_0, v0x7faf5c922ee0_0, 2'b01, 1'b0 {0 0 0};
    %load/vec4 v0x7faf5c922d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faf5c922d70_0, 0, 32;
    %jmp T_1.7;
T_1.6 ;
    %vpi_call 2 55 "$display", "Test 2 passed!" {0 0 0};
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf5c922cd0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7faf5c922f90_0, 0, 2;
    %delay 2000, 0;
    %load/vec4 v0x7faf5c922e10_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_1.11, 6;
    %load/vec4 v0x7faf5c922ee0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.11;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %vpi_call 2 62 "$display", "Mismatch at index 3: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 2'b10, v0x7faf5c922e10_0, v0x7faf5c922ee0_0, 2'b11, 1'b0 {0 0 0};
    %load/vec4 v0x7faf5c922d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faf5c922d70_0, 0, 32;
    %jmp T_1.10;
T_1.9 ;
    %vpi_call 2 67 "$display", "Test 3 passed!" {0 0 0};
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf5c922cd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7faf5c922f90_0, 0, 2;
    %delay 2000, 0;
    %load/vec4 v0x7faf5c922e10_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_1.14, 6;
    %load/vec4 v0x7faf5c922ee0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.14;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %vpi_call 2 74 "$display", "Mismatch at index 4: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 2'b01, v0x7faf5c922e10_0, v0x7faf5c922ee0_0, 2'b01, 1'b0 {0 0 0};
    %load/vec4 v0x7faf5c922d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faf5c922d70_0, 0, 32;
    %jmp T_1.13;
T_1.12 ;
    %vpi_call 2 79 "$display", "Test 4 passed!" {0 0 0};
T_1.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf5c922cd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7faf5c922f90_0, 0, 2;
    %delay 2000, 0;
    %load/vec4 v0x7faf5c922e10_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_1.17, 6;
    %load/vec4 v0x7faf5c922ee0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.17;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %vpi_call 2 86 "$display", "Mismatch at index 5: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 2'b01, v0x7faf5c922e10_0, v0x7faf5c922ee0_0, 2'b10, 1'b0 {0 0 0};
    %load/vec4 v0x7faf5c922d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faf5c922d70_0, 0, 32;
    %jmp T_1.16;
T_1.15 ;
    %vpi_call 2 91 "$display", "Test 5 passed!" {0 0 0};
T_1.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf5c922cd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7faf5c922f90_0, 0, 2;
    %delay 2000, 0;
    %load/vec4 v0x7faf5c922e10_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_1.20, 6;
    %load/vec4 v0x7faf5c922ee0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.20;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %vpi_call 2 98 "$display", "Mismatch at index 6: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 2'b00, v0x7faf5c922e10_0, v0x7faf5c922ee0_0, 2'b01, 1'b0 {0 0 0};
    %load/vec4 v0x7faf5c922d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faf5c922d70_0, 0, 32;
    %jmp T_1.19;
T_1.18 ;
    %vpi_call 2 103 "$display", "Test 6 passed!" {0 0 0};
T_1.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf5c922cd0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7faf5c922f90_0, 0, 2;
    %delay 2000, 0;
    %load/vec4 v0x7faf5c922e10_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_1.23, 6;
    %load/vec4 v0x7faf5c922ee0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.23;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.21, 8;
    %vpi_call 2 110 "$display", "Mismatch at index 7: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 2'b10, v0x7faf5c922e10_0, v0x7faf5c922ee0_0, 2'b11, 1'b0 {0 0 0};
    %load/vec4 v0x7faf5c922d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faf5c922d70_0, 0, 32;
    %jmp T_1.22;
T_1.21 ;
    %vpi_call 2 115 "$display", "Test 7 passed!" {0 0 0};
T_1.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf5c922cd0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7faf5c922f90_0, 0, 2;
    %delay 2000, 0;
    %load/vec4 v0x7faf5c922e10_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_1.26, 6;
    %load/vec4 v0x7faf5c922ee0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.26;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.24, 8;
    %vpi_call 2 122 "$display", "Mismatch at index 8: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 2'b10, v0x7faf5c922e10_0, v0x7faf5c922ee0_0, 2'b11, 1'b0 {0 0 0};
    %load/vec4 v0x7faf5c922d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faf5c922d70_0, 0, 32;
    %jmp T_1.25;
T_1.24 ;
    %vpi_call 2 127 "$display", "Test 8 passed!" {0 0 0};
T_1.25 ;
    %load/vec4 v0x7faf5c922d70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.27, 4;
    %vpi_call 2 131 "$display", "All tests passed!" {0 0 0};
    %jmp T_1.28;
T_1.27 ;
    %vpi_call 2 133 "$display", "%0d mismatches out of %0d total tests.", v0x7faf5c922d70_0, 32'sb00000000000000000000000000001001 {0 0 0};
T_1.28 ;
    %vpi_call 2 134 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Fsm3comb_0_tb.v";
    "CoT/modules/Fsm3comb.v";
