
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032762                       # Number of seconds simulated
sim_ticks                                 32762157108                       # Number of ticks simulated
final_tick                               604265080227                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 290302                       # Simulator instruction rate (inst/s)
host_op_rate                                   371696                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2051403                       # Simulator tick rate (ticks/s)
host_mem_usage                               16920628                       # Number of bytes of host memory used
host_seconds                                 15970.61                       # Real time elapsed on the host
sim_insts                                  4636303269                       # Number of instructions simulated
sim_ops                                    5936215907                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2090112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2569600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1113088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       890752                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6671616                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            8064                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1843072                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1843072                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16329                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        20075                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8696                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6959                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 52122                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14399                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14399                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58604                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63796532                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50790                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     78431954                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        54697                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     33974808                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        82046                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     27188442                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               203637873                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58604                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50790                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        54697                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        82046                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             246138                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          56256125                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               56256125                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          56256125                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58604                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63796532                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50790                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     78431954                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        54697                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     33974808                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        82046                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     27188442                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              259893998                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78566325                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28430319                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24859196                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801128                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14209813                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13679849                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2043628                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56867                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33520598                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158174845                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28430319                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15723477                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32568732                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8848879                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3961634                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           32                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16523238                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       713070                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77088491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.362110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.170204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44519759     57.75%     57.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614814      2.09%     59.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2959929      3.84%     63.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2763861      3.59%     67.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4562373      5.92%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4742794      6.15%     79.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1124482      1.46%     80.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          848978      1.10%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13951501     18.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77088491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361864                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.013265                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34582413                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3829270                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31518956                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125539                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7032303                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093028                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5205                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176970652                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1387                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7032303                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36037455                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1383283                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       428516                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30178186                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2028739                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172318145                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689269                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       827832                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228748778                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784359937                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784359937                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79852484                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20339                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9939                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5413581                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26522698                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5763055                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        98620                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2012039                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163117999                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19860                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137683434                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182131                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48925786                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134380571                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77088491                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.786044                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839674                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26703732     34.64%     34.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14367674     18.64%     53.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12587383     16.33%     69.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7665929      9.94%     79.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8014421     10.40%     89.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4731179      6.14%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2079675      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556406      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382092      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77088491                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541105     66.25%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175368     21.47%     87.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100311     12.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107993873     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085413      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23704143     17.22%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4890084      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137683434                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.752448                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             816784                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005932                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353454272                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212064077                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133190607                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138500218                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339910                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7592624                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          930                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          432                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1409697                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7032303                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         771770                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        61342                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163137863                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189207                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26522698                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5763055                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9938                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30778                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          227                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          432                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       957253                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1062565                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2019818                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135111788                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22781315                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2571644                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27553341                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20420253                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4772026                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.719716                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133340108                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133190607                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81835828                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199723465                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.695263                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409746                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49526848                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1805882                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70056188                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.621721                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.318530                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32248119     46.03%     46.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14842684     21.19%     67.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8303017     11.85%     79.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814175      4.02%     83.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2697879      3.85%     86.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1126137      1.61%     88.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3009412      4.30%     92.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876447      1.25%     94.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4138318      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70056188                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4138318                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229056307                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333314970                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32126                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1477834                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.785663                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.785663                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.272810                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.272810                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624994751                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174571782                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182412093                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78566325                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28169805                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22894226                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1923660                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11833470                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10983131                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2972068                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81620                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28265205                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156232953                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28169805                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13955199                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34356364                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10329043                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5857557                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13843942                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       827631                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76841745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.511881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.305441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42485381     55.29%     55.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3020868      3.93%     59.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2433701      3.17%     62.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5930265      7.72%     70.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1601793      2.08%     72.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2065868      2.69%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1495791      1.95%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          837609      1.09%     77.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16970469     22.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76841745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.358548                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.988549                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29571909                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5685629                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33035141                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       224833                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8324228                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4811716                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38723                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186778256                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        76954                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8324228                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31739115                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1281382                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1205398                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31040819                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3250798                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     180177007                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        31465                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1345879                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1011085                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2525                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    252286692                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    841125660                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    841125660                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154561511                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97725149                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36650                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20487                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8913226                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16799001                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8551524                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       133861                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2920992                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170370351                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35190                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135328148                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       260154                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58901992                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179819740                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5250                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76841745                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761128                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885766                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26674580     34.71%     34.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16508553     21.48%     56.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10910798     14.20%     70.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8012575     10.43%     80.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6877210      8.95%     89.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3575955      4.65%     94.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3055172      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       574589      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       652313      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76841745                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         792407     71.10%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            10      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162073     14.54%     85.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       160080     14.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112769672     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1926064      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14969      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13432885      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7184558      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135328148                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.722470                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1114570                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008236                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    348872764                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229308124                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131881206                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136442718                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       508849                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6627970                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2700                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          592                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2190892                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8324228                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         507937                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        74072                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170405542                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       374737                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16799001                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8551524                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20220                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         66305                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          592                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1149106                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1081701                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2230807                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133175772                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12602646                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2152375                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19601356                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18789772                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6998710                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.695074                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131969485                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131881206                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85944441                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242624384                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.678597                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354228                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90545241                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    111196478                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59209715                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29940                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1927681                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68517517                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.622891                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.139004                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26664254     38.92%     38.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18972450     27.69%     66.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7716398     11.26%     77.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4335931      6.33%     84.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3552109      5.18%     89.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1444148      2.11%     91.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1721284      2.51%     94.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       860985      1.26%     95.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3249958      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68517517                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90545241                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     111196478                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16531660                       # Number of memory references committed
system.switch_cpus1.commit.loads             10171028                       # Number of loads committed
system.switch_cpus1.commit.membars              14970                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15976578                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100191878                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2263505                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3249958                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235673752                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          349141965                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42431                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1724580                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90545241                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            111196478                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90545241                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.867702                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.867702                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.152469                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.152469                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       599104934                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182303535                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172341484                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29940                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                78566325                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28858141                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     23528439                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1927263                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12168557                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11268609                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3112838                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85355                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     28871269                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             158503165                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28858141                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14381447                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35203000                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10241406                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5047238                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14252924                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       935790                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     77411973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.537384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.292796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        42208973     54.53%     54.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2329991      3.01%     57.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4340755      5.61%     63.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4343019      5.61%     68.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2685532      3.47%     72.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2150203      2.78%     75.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1340955      1.73%     76.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1255897      1.62%     78.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16756648     21.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     77411973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.367309                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.017444                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        30103822                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4993223                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33816941                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       207876                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8290110                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4881217                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          314                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     190169446                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1568                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8290110                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        32287771                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         925673                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1079115                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31799045                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3030255                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     183376915                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1261264                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       926194                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    257575839                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    855441997                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    855441997                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    159212957                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        98362861                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        32634                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        15676                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8436156                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16959194                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8651443                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       107944                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2920840                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         172874673                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31352                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        137696355                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       271664                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58481268                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    178847228                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     77411973                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.778748                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897321                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     26581038     34.34%     34.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16819954     21.73%     56.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11086691     14.32%     70.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7275929      9.40%     79.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7677481      9.92%     89.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3686344      4.76%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2939245      3.80%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       664210      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       681081      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     77411973                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         857556     72.53%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162517     13.74%     86.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       162330     13.73%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115172952     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1849774      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15676      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13322913      9.68%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7335040      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     137696355                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.752613                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1182403                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008587                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    354258748                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    231387589                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134544324                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138878758                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       428619                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6580072                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1736                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          298                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2076343                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8290110                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         483324                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        83270                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    172906032                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       345788                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16959194                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8651443                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        15676                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         65332                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          298                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1207071                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1068542                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2275613                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    135872953                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12709987                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1823400                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19870190                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19263529                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7160203                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.729404                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134586968                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134544324                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85742663                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        246079060                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.712494                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348435                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     92725898                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    114172888                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     58733574                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31352                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1950482                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     69121863                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.651762                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.148752                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     26268795     38.00%     38.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19347811     27.99%     65.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8044825     11.64%     77.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4004324      5.79%     83.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3996495      5.78%     89.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1613332      2.33%     91.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1616328      2.34%     93.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       867777      1.26%     95.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3362176      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     69121863                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     92725898                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     114172888                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16954216                       # Number of memory references committed
system.switch_cpus2.commit.loads             10379116                       # Number of loads committed
system.switch_cpus2.commit.membars              15676                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16479772                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        102860880                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2354876                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3362176                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           238666149                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          354108397                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31287                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1154352                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           92725898                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            114172888                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     92725898                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.847296                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.847296                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.180224                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.180224                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       610363103                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      186921002                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      174693107                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31352                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                78566325                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        29472196                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     24051787                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1965847                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12395021                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11633485                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3045479                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        86299                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     30524784                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             160142688                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           29472196                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14678964                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             34726628                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10251878                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4742952                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         14859510                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       756511                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     78264095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.530008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.335740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        43537467     55.63%     55.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2838473      3.63%     59.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4281737      5.47%     64.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2956137      3.78%     68.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2081052      2.66%     71.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2030986      2.60%     73.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1215723      1.55%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2615222      3.34%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16707298     21.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     78264095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.375125                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.038312                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        31395595                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4956674                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         33156635                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       485894                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8269284                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4959854                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          650                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     191769465                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2471                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8269284                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        33147223                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         473402                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1952511                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         31855105                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2566559                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     186055826                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1075900                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       872212                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    260853483                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    866020530                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    866020530                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    160765905                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       100087513                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        33553                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        16007                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7633429                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     17082398                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8739246                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       110085                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2499798                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         173448457                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        31951                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        138607037                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       275807                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     57762982                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    176678968                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     78264095                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.771017                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.918404                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     28113343     35.92%     35.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     15653689     20.00%     55.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11216615     14.33%     70.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7479401      9.56%     79.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7583152      9.69%     89.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3641738      4.65%     94.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3227843      4.12%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       612953      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       735361      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     78264095                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         752411     70.88%     70.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            10      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        149899     14.12%     85.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       159223     15.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    115915486     83.63%     83.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1754655      1.27%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15949      0.01%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13628764      9.83%     94.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7292183      5.26%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     138607037                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.764204                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1061543                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007659                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    356815513                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    231243818                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    134774666                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     139668580                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       435782                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6620197                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         5533                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          434                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2092114                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8269284                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         249868                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        46443                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    173480410                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       606397                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     17082398                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8739246                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        16003                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         39051                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          434                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1195010                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1072034                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2267044                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    136059685                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12740891                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2547346                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19853644                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19338685                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7112753                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.731781                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             134833276                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            134774666                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         87308224                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        247961390                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.715425                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352104                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     93500653                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    115249453                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     58231145                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        31896                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1981429                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     69994811                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.646543                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.175670                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     26886026     38.41%     38.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     19986908     28.55%     66.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7559372     10.80%     77.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4236003      6.05%     83.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3570051      5.10%     88.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1598484      2.28%     91.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1526816      2.18%     93.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1046936      1.50%     94.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3584215      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     69994811                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     93500653                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     115249453                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17109329                       # Number of memory references committed
system.switch_cpus3.commit.loads             10462197                       # Number of loads committed
system.switch_cpus3.commit.membars              15948                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16715406                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        103754658                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2381267                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3584215                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           239891194                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          355235815                       # The number of ROB writes
system.switch_cpus3.timesIdled                  16911                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 302230                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           93500653                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            115249453                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     93500653                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.840276                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.840276                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.190086                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.190086                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       611119149                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      187390801                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      176324840                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         31896                       # number of misc regfile writes
system.l2.replacements                          52133                       # number of replacements
system.l2.tagsinuse                      16383.911851                       # Cycle average of tags in use
system.l2.total_refs                           739877                       # Total number of references to valid blocks.
system.l2.sampled_refs                          68517                       # Sample count of references to valid blocks.
system.l2.avg_refs                          10.798444                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           116.717696                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      3.456601                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3770.832412                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      3.660244                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3615.046459                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      3.758918                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2100.666792                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      7.227223                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1619.427707                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1399.513154                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1625.284522                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1209.393751                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            908.926374                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007124                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000211                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.230153                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000223                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.220645                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000229                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.128215                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000441                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.098842                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.085420                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.099199                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.073816                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.055476                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999995                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        33288                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        45651                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        27377                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        24062                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  130379                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            34657                       # number of Writeback hits
system.l2.Writeback_hits::total                 34657                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        33288                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        45651                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        27377                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        24062                       # number of demand (read+write) hits
system.l2.demand_hits::total                   130379                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        33288                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        45651                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        27377                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        24062                       # number of overall hits
system.l2.overall_hits::total                  130379                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16329                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        20075                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         8696                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         6940                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 52103                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  19                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16329                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        20075                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         8696                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         6959                       # number of demand (read+write) misses
system.l2.demand_misses::total                  52122                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16329                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        20075                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         8696                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         6959                       # number of overall misses
system.l2.overall_misses::total                 52122                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       872379                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1007840916                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       751930                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1194622196                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       681009                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    551917060                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1064986                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    435516597                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3193267073                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       928491                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        928491                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       872379                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1007840916                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       751930                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1194622196                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       681009                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    551917060                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1064986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    436445088                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3194195564                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       872379                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1007840916                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       751930                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1194622196                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       681009                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    551917060                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1064986                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    436445088                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3194195564                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49617                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        65726                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        36073                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           22                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        31002                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              182482                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        34657                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             34657                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                19                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49617                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        65726                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        36073                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           22                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        31021                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               182501                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49617                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        65726                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        36073                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           22                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        31021                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              182501                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.329101                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.305435                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.241067                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.223857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.285524                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.329101                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.305435                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.241067                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.224332                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.285598                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.329101                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.305435                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.241067                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.224332                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.285598                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 58158.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61720.920816                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 57840.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59507.954969                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 48643.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 63467.923183                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 50713.619048                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 62754.552882                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61287.585609                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 48867.947368                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 48867.947368                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 58158.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61720.920816                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 57840.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59507.954969                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 48643.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 63467.923183                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 50713.619048                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 62716.638597                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61283.058286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 58158.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61720.920816                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 57840.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59507.954969                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 48643.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 63467.923183                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 50713.619048                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 62716.638597                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61283.058286                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14399                       # number of writebacks
system.l2.writebacks::total                     14399                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16329                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        20075                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         8696                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         6940                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            52103                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data           19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             19                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        20075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         8696                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         6959                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             52122                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        20075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         8696                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         6959                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            52122                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       785888                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    913243265                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       677973                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1078740041                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       601026                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    501695446                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       944232                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    395458864                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2892146735                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       818804                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       818804                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       785888                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    913243265                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       677973                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1078740041                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       601026                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    501695446                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       944232                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    396277668                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2892965539                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       785888                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    913243265                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       677973                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1078740041                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       601026                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    501695446                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       944232                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    396277668                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2892965539                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.329101                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.305435                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.241067                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.223857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.285524                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.329101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.305435                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.241067                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.224332                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.285598                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.329101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.305435                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.241067                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.224332                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.285598                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52392.533333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55927.690918                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52151.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53735.493948                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 42930.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 57692.668583                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 44963.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 56982.545245                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55508.257394                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 43094.947368                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 43094.947368                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 52392.533333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55927.690918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 52151.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53735.493948                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 42930.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 57692.668583                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 44963.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 56944.628251                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55503.732378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 52392.533333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55927.690918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 52151.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53735.493948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 42930.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 57692.668583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 44963.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 56944.628251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55503.732378                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.990550                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016555333                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875563.345018                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.990550                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024023                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868575                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16523219                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16523219                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16523219                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16523219                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16523219                       # number of overall hits
system.cpu0.icache.overall_hits::total       16523219                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1051333                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1051333                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1051333                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1051333                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1051333                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1051333                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16523238                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16523238                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16523238                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16523238                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16523238                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16523238                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 55333.315789                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55333.315789                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 55333.315789                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55333.315789                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 55333.315789                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55333.315789                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       890666                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       890666                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       890666                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       890666                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       890666                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       890666                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 59377.733333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 59377.733333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 59377.733333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 59377.733333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 59377.733333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 59377.733333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49617                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246455676                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49873                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4941.665350                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.618701                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.381299                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826636                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173364                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20672908                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20672908                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9938                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9938                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25006400                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25006400                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25006400                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25006400                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       164564                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       164564                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       164564                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        164564                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       164564                       # number of overall misses
system.cpu0.dcache.overall_misses::total       164564                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7825279498                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7825279498                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7825279498                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7825279498                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7825279498                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7825279498                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20837472                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20837472                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25170964                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25170964                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25170964                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25170964                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007898                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007898                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006538                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006538                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006538                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006538                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 47551.587820                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 47551.587820                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 47551.587820                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 47551.587820                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 47551.587820                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 47551.587820                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8494                       # number of writebacks
system.cpu0.dcache.writebacks::total             8494                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       114947                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       114947                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       114947                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       114947                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       114947                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       114947                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49617                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49617                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49617                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49617                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49617                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49617                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1299436965                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1299436965                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1299436965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1299436965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1299436965                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1299436965                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 26189.349719                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26189.349719                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 26189.349719                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26189.349719                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 26189.349719                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26189.349719                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996899                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100817338                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219389.794355                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996899                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13843924                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13843924                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13843924                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13843924                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13843924                       # number of overall hits
system.cpu1.icache.overall_hits::total       13843924                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1083740                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1083740                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1083740                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1083740                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1083740                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1083740                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13843942                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13843942                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13843942                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13843942                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13843942                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13843942                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 60207.777778                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60207.777778                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 60207.777778                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60207.777778                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 60207.777778                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60207.777778                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       792930                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       792930                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       792930                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       792930                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       792930                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       792930                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 60994.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60994.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 60994.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60994.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 60994.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60994.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65726                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192138685                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 65982                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2911.986375                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.106585                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.893415                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898854                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101146                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9572538                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9572538                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6330693                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6330693                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19800                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19800                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14970                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14970                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15903231                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15903231                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15903231                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15903231                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       140558                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       140558                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       140558                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        140558                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       140558                       # number of overall misses
system.cpu1.dcache.overall_misses::total       140558                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5141457650                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5141457650                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5141457650                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5141457650                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5141457650                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5141457650                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9713096                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9713096                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6330693                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6330693                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19800                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19800                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14970                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14970                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16043789                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16043789                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16043789                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16043789                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014471                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014471                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008761                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008761                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008761                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008761                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36578.904438                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36578.904438                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36578.904438                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36578.904438                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36578.904438                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36578.904438                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11346                       # number of writebacks
system.cpu1.dcache.writebacks::total            11346                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        74832                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        74832                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        74832                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        74832                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        74832                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        74832                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65726                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65726                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65726                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65726                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65726                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65726                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1603808978                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1603808978                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1603808978                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1603808978                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1603808978                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1603808978                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006767                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006767                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004097                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004097                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004097                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004097                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24401.438974                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24401.438974                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24401.438974                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24401.438974                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24401.438974                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24401.438974                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.995791                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1098892592                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2373418.125270                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995791                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14252908                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14252908                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14252908                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14252908                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14252908                       # number of overall hits
system.cpu2.icache.overall_hits::total       14252908                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       878593                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       878593                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       878593                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       878593                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       878593                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       878593                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14252924                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14252924                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14252924                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14252924                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14252924                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14252924                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 54912.062500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 54912.062500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 54912.062500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 54912.062500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 54912.062500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 54912.062500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       732006                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       732006                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       732006                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       732006                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       732006                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       732006                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 52286.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 52286.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 52286.142857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 52286.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 52286.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 52286.142857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 36073                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180831008                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 36329                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4977.593878                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.419273                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.580727                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.907888                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.092112                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9698957                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9698957                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6544257                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6544257                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15676                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15676                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15676                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15676                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16243214                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16243214                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16243214                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16243214                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        94589                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        94589                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        94589                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         94589                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        94589                       # number of overall misses
system.cpu2.dcache.overall_misses::total        94589                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3623444615                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3623444615                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3623444615                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3623444615                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3623444615                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3623444615                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9793546                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9793546                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6544257                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6544257                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15676                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15676                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16337803                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16337803                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16337803                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16337803                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009658                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009658                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005790                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005790                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005790                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005790                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 38307.251530                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 38307.251530                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 38307.251530                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38307.251530                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 38307.251530                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38307.251530                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7814                       # number of writebacks
system.cpu2.dcache.writebacks::total             7814                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        58516                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        58516                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        58516                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        58516                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        58516                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        58516                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        36073                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        36073                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        36073                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36073                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        36073                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36073                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    766863116                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    766863116                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    766863116                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    766863116                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    766863116                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    766863116                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002208                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002208                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002208                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002208                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 21258.645413                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21258.645413                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 21258.645413                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21258.645413                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 21258.645413                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21258.645413                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               464.395206                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1102800772                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   468                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2356411.905983                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    18.395206                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.029479                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.744223                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     14859485                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14859485                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     14859485                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14859485                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     14859485                       # number of overall hits
system.cpu3.icache.overall_hits::total       14859485                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           25                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           25                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           25                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            25                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           25                       # number of overall misses
system.cpu3.icache.overall_misses::total           25                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1347950                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1347950                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1347950                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1347950                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1347950                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1347950                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     14859510                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     14859510                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     14859510                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     14859510                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     14859510                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     14859510                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst        53918                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total        53918                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst        53918                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total        53918                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst        53918                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total        53918                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           22                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           22                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           22                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           22                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           22                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           22                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1120463                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1120463                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1120463                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1120463                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1120463                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1120463                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 50930.136364                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 50930.136364                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 50930.136364                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 50930.136364                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 50930.136364                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 50930.136364                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 31021                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               175933072                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 31277                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               5624.998305                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   230.889438                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    25.110562                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.901912                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.098088                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9700652                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9700652                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6614824                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6614824                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        15979                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        15979                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15948                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15948                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16315476                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16315476                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16315476                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16315476                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        63640                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        63640                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          141                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          141                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        63781                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         63781                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        63781                       # number of overall misses
system.cpu3.dcache.overall_misses::total        63781                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2013255988                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2013255988                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      8046313                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      8046313                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2021302301                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2021302301                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2021302301                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2021302301                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9764292                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9764292                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6614965                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6614965                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        15979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        15979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15948                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15948                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16379257                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16379257                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16379257                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16379257                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006518                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006518                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000021                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003894                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003894                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003894                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003894                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 31635.072093                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 31635.072093                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 57066.049645                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 57066.049645                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 31691.292093                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 31691.292093                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 31691.292093                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 31691.292093                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7003                       # number of writebacks
system.cpu3.dcache.writebacks::total             7003                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        32638                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        32638                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          122                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          122                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        32760                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        32760                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        32760                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        32760                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        31002                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        31002                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           19                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        31021                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        31021                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        31021                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        31021                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    650777644                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    650777644                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       987226                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       987226                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    651764870                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    651764870                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    651764870                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    651764870                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001894                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001894                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001894                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001894                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 20991.472937                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 20991.472937                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 51959.263158                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 51959.263158                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 21010.440347                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 21010.440347                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 21010.440347                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 21010.440347                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
