$date
	Wed Nov 23 20:06:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q4_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " Clock $end
$var reg 1 # clear $end
$scope module uut $end
$var wire 1 $ Clock $end
$var wire 4 % Q [3:0] $end
$var wire 1 & clear $end
$scope module s0 $end
$var wire 1 $ Clock $end
$var wire 1 ' T $end
$var wire 1 & clear $end
$var reg 1 ( Q $end
$upscope $end
$scope module s1 $end
$var wire 1 $ Clock $end
$var wire 1 ) T $end
$var wire 1 & clear $end
$var reg 1 * Q $end
$upscope $end
$scope module s2 $end
$var wire 1 $ Clock $end
$var wire 1 + T $end
$var wire 1 & clear $end
$var reg 1 , Q $end
$upscope $end
$scope module s3 $end
$var wire 1 $ Clock $end
$var wire 1 - T $end
$var wire 1 & clear $end
$var reg 1 . Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
0,
0+
0*
0)
0(
1'
0&
b0 %
1$
0#
1"
b0 !
$end
#5
0"
0$
#10
1"
1$
1#
1&
#15
1)
1(
b1 !
b1 %
0"
0$
#20
1"
1$
#25
0)
1*
0(
b10 !
b10 %
0"
0$
#30
1"
1$
#35
1+
1)
1(
b11 !
b11 %
0"
0$
#40
1"
1$
#45
0+
0)
1,
0*
0(
b100 !
b100 %
0"
0$
#50
1"
1$
#55
1)
1(
b101 !
b101 %
0"
0$
#60
1"
1$
#65
0)
1*
0(
b110 !
b110 %
0"
0$
#70
1"
1$
#75
1-
1+
1)
1(
b111 !
b111 %
0"
0$
#80
1"
1$
#85
0-
0+
0)
1.
0,
0*
0(
b1000 !
b1000 %
0"
0$
#90
1"
1$
#95
1)
1(
b1001 !
b1001 %
0"
0$
#100
1"
1$
#105
0)
1*
0(
b1010 !
b1010 %
0"
0$
#110
1"
1$
#115
1+
1)
1(
b1011 !
b1011 %
0"
0$
#120
1"
1$
#125
0+
0)
1,
0*
0(
b1100 !
b1100 %
0"
0$
#130
1"
1$
#135
1)
1(
b1101 !
b1101 %
0"
0$
#140
1"
1$
#145
0)
1*
0(
b1110 !
b1110 %
0"
0$
#150
1"
1$
#155
1-
1+
1)
1(
b1111 !
b1111 %
0"
0$
#160
1"
1$
