$version Generated by VerilatedVcd $end
$date Tue Apr  7 09:20:08 2020
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 ; clk $end
  $var wire  1 K gate_o $end
  $var wire  1 C rtl_o $end
  $scope module syn_tb $end
   $var wire  1 + a $end
   $var wire  1 3 b $end
   $var wire  1 ; clk $end
   $var wire  1 K gate_o $end
   $var wire  1 C rtl_o $end
   $var wire 32 # state [31:0] $end
   $scope module gate_model $end
    $var wire  1 + a $end
    $var wire  1 3 b $end
    $var wire  1 K o $end
   $upscope $end
   $scope module rtl_model $end
    $var wire  1 + a $end
    $var wire  1 3 b $end
    $var wire  1 C o $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
0+
03
0;
0C
0K
#1
b00000000000000000000000000000001 #
1;
#2
0;
#3
b00000000000000000000000000000010 #
1+
13
1;
1C
1K
#4
0;
#5
b00000000000000000000000000000011 #
03
1;
0C
0K
#6
0;
#7
b00000000000000000000000000000100 #
0+
13
1;
#8
0;
#9
b00000000000000000000000000000101 #
1;
#10
0;
#11
1;
#12
0;
#13
1;
#14
0;
#15
1;
#16
0;
#17
1;
#18
0;
#19
1;
#20
0;
#21
1;
#22
0;
#23
1;
#24
0;
#25
1;
#26
0;
#27
1;
#28
0;
#29
1;
#30
0;
#31
1;
#32
0;
#33
1;
#34
0;
#35
1;
#36
0;
#37
1;
#38
0;
#39
1;
