                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module system_TOP
system_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################s
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries and RTL files to the search_path variable
lappend search_path /home/IC/FINAL_PROJECT/DFT/rtl
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/FINAL_PROJECT/DFT/rtl
lappend search_path /home/IC/FINAL_PROJECT/DFT/std_cells
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/FINAL_PROJECT/DFT/rtl /home/IC/FINAL_PROJECT/DFT/std_cells
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
analyze -format $file_format [glob "/home/IC/FINAL_PROJECT/DFT/rtl/*.v"]
Running PRESTO HDLC
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_data_sampling.v
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/data_sync_top_module.v
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/system_TOP.v
Warning:  /home/IC/FINAL_PROJECT/DFT/rtl/system_TOP.v:69: the undeclared symbol 'rx_clk' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/Register_File.v
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_stop_check.v
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/ALU.v
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_start_check.v
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/clock_divider.v
Warning:  /home/IC/FINAL_PROJECT/DFT/rtl/clock_divider.v:12: the undeclared symbol 'ClK_DIV_EN' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/uart_tx_fsm_control.v
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_TOP_MODULE.v
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/uart_tx_serializer.v
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/sys_ctrl.v
Warning:  /home/IC/FINAL_PROJECT/DFT/rtl/sys_ctrl.v:23: the undeclared symbol 'RF_WR_CMD_flag' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/IC/FINAL_PROJECT/DFT/rtl/sys_ctrl.v:24: the undeclared symbol 'RF_RD_CMD_flag' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/IC/FINAL_PROJECT/DFT/rtl/sys_ctrl.v:25: the undeclared symbol 'ALU_OPER_W_OP_CMD_flag' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/IC/FINAL_PROJECT/DFT/rtl/sys_ctrl.v:26: the undeclared symbol 'ALU_OPER_W_NOP_CMD_flag' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_deserializer.v
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/async_fifo_double_ synchronizer.v
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/data_sync_enabled_ff.v
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/async_fifo_grey_coding_gen.v
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/uart_tx_TOP_MODULE.v
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/clock_gating_cell.v
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/reset_synchronizer.v
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/async_fifo_fifo_memory.v
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/uart_tx_mux.v
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/mux_2x1.v
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/async_fifo_rdptr_and_empty_flag_generation.v
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/data_sync_enable_synchronizer.v
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/async_fifo_wrptr_and_full_flag_generation.v
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/async_fifo_top_module.v
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/pulse_gen.v
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_parity_check.v
Warning:  /home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_parity_check.v:10: the undeclared symbol 'parity_bit' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/uart_tx_parity_calc.v
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_fsm.v
Compiling source file /home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_edge_bit_counter.v
Presto compilation completed successfully.
Loading db file '/home/IC/FINAL_PROJECT/DFT/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/FINAL_PROJECT/DFT/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/FINAL_PROJECT/DFT/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
elaborate -lib WORK $top_module
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 105 in file
	'/home/IC/FINAL_PROJECT/DFT/rtl/system_TOP.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           106            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine system_TOP line 118 in file
		'/home/IC/FINAL_PROJECT/DFT/rtl/system_TOP.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       q1_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       q2_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'system_TOP'.
Information: Building the design 'mux_2x1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sys_ctrl'. (HDL-193)

Statistics for case statements in always block at line 74 in file
	'/home/IC/FINAL_PROJECT/DFT/rtl/sys_ctrl.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            75            |    auto/auto     |
|            77            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 183 in file
	'/home/IC/FINAL_PROJECT/DFT/rtl/sys_ctrl.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           195            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine sys_ctrl line 58 in file
		'/home/IC/FINAL_PROJECT/DFT/rtl/sys_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sys_ctrl line 65 in file
		'/home/IC/FINAL_PROJECT/DFT/rtl/sys_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     address_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'data_sync_top_module'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RX_TOP_MODULE'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RF'. (HDL-193)

Inferred memory devices in process
	in routine RF line 20 in file
		'/home/IC/FINAL_PROJECT/DFT/rtl/Register_File.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rddata_valid_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     rddata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    reg_file_reg     | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|    reg_file_reg     | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|      RF/36       |   16   |    8    |      4       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'bit16_alu'. (HDL-193)

Statistics for case statements in always block at line 12 in file
	'/home/IC/FINAL_PROJECT/DFT/rtl/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            19            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine bit16_alu line 12 in file
		'/home/IC/FINAL_PROJECT/DFT/rtl/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     alu_out_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fifo_top'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_tx_TOP_MODULE'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'rst_synchronizer'. (HDL-193)

Inferred memory devices in process
	in routine rst_synchronizer line 10 in file
		'/home/IC/FINAL_PROJECT/DFT/rtl/reset_synchronizer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   syn_rst_reg_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'clock_gating'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'clk_div'. (HDL-193)

Inferred memory devices in process
	in routine clk_div line 15 in file
		'/home/IC/FINAL_PROJECT/DFT/rtl/clock_divider.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     clk_reg_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'pulse_gen'. (HDL-193)

Inferred memory devices in process
	in routine pulse_gen line 12 in file
		'/home/IC/FINAL_PROJECT/DFT/rtl/pulse_gen.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       out_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'enable_sync'. (HDL-193)

Inferred memory devices in process
	in routine enable_sync line 10 in file
		'/home/IC/FINAL_PROJECT/DFT/rtl/data_sync_enable_synchronizer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| enable_sync_reg_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'enabled_ff'. (HDL-193)

Inferred memory devices in process
	in routine enabled_ff line 9 in file
		'/home/IC/FINAL_PROJECT/DFT/rtl/data_sync_enabled_ff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'data_sampler'. (HDL-193)

Inferred memory devices in process
	in routine data_sampler line 10 in file
		'/home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  sampled_data_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   sampled_bit_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'edge_bit_counter'. (HDL-193)

Inferred memory devices in process
	in routine edge_bit_counter line 20 in file
		'/home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  edge_counter_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine edge_bit_counter line 29 in file
		'/home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_edge_bit_counter.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| data_bit_counter_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Information: Building the design 'fsm'. (HDL-193)

Statistics for case statements in always block at line 35 in file
	'/home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            37            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
	'/home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            92            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine fsm line 26 in file
		'/home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'deserializer'. (HDL-193)

Inferred memory devices in process
	in routine deserializer line 9 in file
		'/home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     p_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'parity_check'. (HDL-193)

Statistics for case statements in always block at line 11 in file
	'/home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_parity_check.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            18            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine parity_check line 11 in file
		'/home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_parity_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  parity_error_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'start_check'. (HDL-193)

Statistics for case statements in always block at line 6 in file
	'/home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_start_check.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            7             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'stop_check'. (HDL-193)

Statistics for case statements in always block at line 7 in file
	'/home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_stop_check.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            11            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine stop_check line 7 in file
		'/home/IC/FINAL_PROJECT/DFT/rtl/uart_rx_stop_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   stop_error_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'full_gen'. (HDL-193)

Inferred memory devices in process
	in routine full_gen line 14 in file
		'/home/IC/FINAL_PROJECT/DFT/rtl/async_fifo_wrptr_and_full_flag_generation.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    w_address_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     wr_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fifo_memory'. (HDL-193)

Inferred memory devices in process
	in routine fifo_memory line 17 in file
		'/home/IC/FINAL_PROJECT/DFT/rtl/async_fifo_fifo_memory.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      fifo_reg       | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|  fifo_memory/13  |   16   |    8    |      4       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'empty_gen'. (HDL-193)

Inferred memory devices in process
	in routine empty_gen line 16 in file
		'/home/IC/FINAL_PROJECT/DFT/rtl/async_fifo_rdptr_and_empty_flag_generation.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   rd_address_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     rd_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'synchronizer'. (HDL-193)

Inferred memory devices in process
	in routine synchronizer line 8 in file
		'/home/IC/FINAL_PROJECT/DFT/rtl/async_fifo_double_ synchronizer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       q1_reg        | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|       q2_reg        | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fsm_controller'. (HDL-193)

Statistics for case statements in always block at line 27 in file
	'/home/IC/FINAL_PROJECT/DFT/rtl/uart_tx_fsm_control.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            29            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 59 in file
	'/home/IC/FINAL_PROJECT/DFT/rtl/uart_tx_fsm_control.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            62            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine fsm_controller line 18 in file
		'/home/IC/FINAL_PROJECT/DFT/rtl/uart_tx_fsm_control.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'serilaizer'. (HDL-193)

Inferred memory devices in process
	in routine serilaizer line 14 in file
		'/home/IC/FINAL_PROJECT/DFT/rtl/uart_tx_serializer.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| parallel_data_reg_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine serilaizer line 25 in file
		'/home/IC/FINAL_PROJECT/DFT/rtl/uart_tx_serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'parity_calc'. (HDL-193)

Statistics for case statements in always block at line 8 in file
	'/home/IC/FINAL_PROJECT/DFT/rtl/uart_tx_parity_calc.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            12            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine parity_calc line 8 in file
		'/home/IC/FINAL_PROJECT/DFT/rtl/uart_tx_parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   parity_bit_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mux'. (HDL-193)

Statistics for case statements in always block at line 8 in file
	'/home/IC/FINAL_PROJECT/DFT/rtl/uart_tx_mux.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            9             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'grey_code_gen'. (HDL-193)
Presto compilation completed successfully.
1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'system_TOP'.
{system_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'system_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (31 designs)              /home/IC/FINAL_PROJECT/DFT/dft/system_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/FINAL_PROJECT/DFT/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/FINAL_PROJECT/DFT/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/FINAL_PROJECT/DFT/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Thu Aug 29 00:21:24 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     15
    Unconnected ports (LINT-28)                                    13
    Feedthrough (LINT-29)                                           1
    Constant outputs (LINT-52)                                      1

Cells                                                              18
    Cells do not drive (LINT-1)                                    13
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'bit16_alu', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'bit16_alu', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'bit16_alu', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'bit16_alu', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'bit16_alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'bit16_alu', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'bit16_alu', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'clk_div', cell 'C146' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C79' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C89' does not drive any nets. (LINT-1)
Warning: In design 'full_gen', cell 'C65' does not drive any nets. (LINT-1)
Warning: In design 'empty_gen', cell 'C60' does not drive any nets. (LINT-1)
Warning: In design 'serilaizer', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'system_TOP', port 'SI[4]' is not connected to any nets. (LINT-28)
Warning: In design 'system_TOP', port 'SI[3]' is not connected to any nets. (LINT-28)
Warning: In design 'system_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'system_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'system_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'system_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'system_TOP', port 'SO[4]' is not connected to any nets. (LINT-28)
Warning: In design 'system_TOP', port 'SO[3]' is not connected to any nets. (LINT-28)
Warning: In design 'system_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'system_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'system_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'fifo_memory', port 'rd_clk' is not connected to any nets. (LINT-28)
Warning: In design 'fifo_memory', port 'rd_rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'grey_code_gen', input port 'binary_data[4]' is connected directly to output port 'grey_coded_data[4]'. (LINT-29)
Warning: In design 'system_TOP', a pin on submodule 'rx_div' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'system_TOP', a pin on submodule 'rx_div' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'system_TOP', a pin on submodule 'rx_div' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'system_TOP', a pin on submodule 'rx_div' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'system_TOP', the same net is connected to more than one pin on submodule 'rx_div'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]'.
Warning: In design 'sys_ctrl', output port 'clk_div_en' is connected directly to 'logic 1'. (LINT-52)
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo ./cons.tcl
####################################################################################
# Constraints
# ----------------------------------------------------------------------------
#
# 0. Design Compiler variables
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. #set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
####################################################################################
#########################################################
#### Section 0 : DC Variables ####
#########################################################
#################################################################################### 
# Prevent assign statements in the generated netlist (must be applied before compile command)
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
####################################################################################
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Generated Clock Definitions
# 3. Clock Latencies
# 4. Clock Uncertainties
# 4. Clock Transitions
####################################################################################
# REF CLOCK (100 MHz)
set CLK1_NAME REF_CLK
set CLK1_PER 10
#2. UART_RX CLOCK (115.2 KHz * 32)
set CLK2_NAME UART_CLK
set CLK2_PER 271
#3. SCAN_CLK (10 MHZ)
set CLK3_NAME SCAN_CLK
set CLK3_PER 100
# Skew
set CLK_SETUP_SKEW 0.2
set CLK_HOLD_SKEW 0.1
#1. Master Clocks
create_clock -name $CLK1_NAME -period $CLK1_PER -waveform "0 [expr $CLK1_PER/2]" [get_ports Ref_clk]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK1_NAME]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks $CLK1_NAME]
create_clock -name $CLK2_NAME -period $CLK2_PER -waveform "0 [expr $CLK2_PER/2]" [get_ports Uart_clk]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK2_NAME]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks $CLK2_NAME]
#2. Generated clocks
create_generated_clock -master_clock $CLK2_NAME -source [get_ports Uart_clk]                        -name "UART_RX_CLK" [get_port rx_div/o_div_clk]                        -divide_by 1
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks "UART_RX_CLK"]
set_clock_uncertainty -hold $CLK_HOLD_SKEW   [get_clocks "UART_RX_CLK"]
create_generated_clock -master_clock $CLK2_NAME -source [get_ports Uart_clk]                        -name "UART_TX_CLK" [get_port tx_div/o_div_clk]                        -divide_by 32
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks "UART_TX_CLK"]
set_clock_uncertainty -hold $CLK_HOLD_SKEW   [get_clocks "UART_TX_CLK"]
create_generated_clock -master_clock $CLK1_NAME -source [get_ports Ref_clk]                        -name "ALU_CLK" [get_port clock_gating_cell/gated_clk]                        -divide_by 1
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks "ALU_CLK"]
set_clock_uncertainty -hold $CLK_HOLD_SKEW   [get_clocks "ALU_CLK"]
#3. Scan clocks
create_clock -name $CLK3_NAME -period $CLK3_PER -waveform "0 [expr $CLK3_PER/2]" [get_ports SCAN_CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK3_NAME]
set_clock_uncertainty -hold $CLK_HOLD_SKEW   [get_clocks $CLK3_NAME]
####################################################################################
#########################################################
#### Section 2 : Clocks Relationship ####
#########################################################
####################################################################################
set_clock_groups -asynchronous -group [get_clocks "$CLK1_NAME ALU_CLK"]                                 -group [get_clocks "$CLK2_NAME UART_TX_CLK UART_RX_CLK"]                                -group [get_clocks "SCAN_CLK"] 
####################################################################################
#########################################################
#### Section 3 : #set input/output delay on ports ####
#########################################################
####################################################################################
set in_delay  [expr 0.2*$CLK2_PER]
set out_delay [expr 0.2*$CLK2_PER]
set in2_delay  [expr 0.2*$CLK3_PER]
set out2_delay [expr 0.2*$CLK3_PER]
#Constrain Input Paths
set_input_delay $in_delay -clock $CLK2_NAME [get_port rx_in]
#Constrain Scan Input Paths
set_input_delay $in2_delay -clock $CLK3_NAME [get_port TESTMODE]
set_input_delay $in2_delay -clock $CLK3_NAME [get_port SI]
set_input_delay $in2_delay -clock $CLK3_NAME [get_port SE]
#Constrain Output Paths
set_output_delay $out_delay -clock UART_TX_CLK [get_port tx_out]
set_output_delay $out_delay -clock UART_TX_CLK [get_port parity_error]
set_output_delay $out_delay -clock UART_TX_CLK [get_port stop_error]
set_output_delay $out_delay -clock UART_TX_CLK [get_port start_glitch]
#Constrain Scan Output Paths
set_output_delay $out2_delay -clock $CLK3_NAME [get_port SO]
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port rx_in]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port TESTMODE]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port SI]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port SE]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
set_load 0.5 [get_ports {tx_out parity_error stop_error start_glitch SO}]
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
####################################################################################
#########################################################
#### Section 7 : wireload Model ####
#########################################################
####################################################################################
#set_wire_load_model -name tsmc13_wl30 -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
####################################################################################
#########################################################
#### Section 8 : set_case_analysis ####
#########################################################
####################################################################################
set_case_analysis 1 [get_port TESTMODE]
####################################################################################
#################### Archirecture Scan Chains #########################
puts "###############################################"
###############################################
puts "############ Configure scan chains ############"
############ Configure scan chains ############
puts "###############################################"
###############################################
set_scan_configuration -clock_mixing no_mix  -style multiplexed_flip_flop -replace true -max_length 100  
Accepted scan configuration for modes: all_dft
1
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile -scan
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 33 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design system_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'pulse_gen_0'
  Processing 'clk_div_0'
  Processing 'clock_gating'
  Processing 'rst_synchronizer_0'
  Processing 'mux'
  Processing 'parity_calc'
  Processing 'serilaizer'
  Processing 'fsm_controller'
  Processing 'UART_tx_TOP_MODULE'
  Processing 'synchronizer_0'
  Processing 'grey_code_gen_0'
  Processing 'empty_gen'
  Processing 'fifo_memory'
  Processing 'full_gen'
  Processing 'fifo_top'
  Processing 'bit16_alu'
  Processing 'RF'
  Processing 'stop_check'
  Processing 'start_check'
  Processing 'parity_check'
  Processing 'deserializer'
  Processing 'fsm'
  Processing 'edge_bit_counter'
  Processing 'data_sampler'
  Processing 'RX_TOP_MODULE'
  Processing 'enabled_ff'
  Processing 'enable_sync'
  Processing 'data_sync_top_module'
  Processing 'sys_ctrl'
  Processing 'mux_2x1_0'
  Processing 'system_TOP'

  Updating timing information
Information: Updating design information... (UID-85)
Warning: A non-unate path in clock network for clock 'SCAN_CLK'
 from pin 'rx_div/U15/Y' is detected. (TIM-052)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'clk_div_1_DW01_cmp6_0'
  Processing 'clk_div_1_DW01_cmp6_1'
  Processing 'clk_div_0_DW01_cmp6_0'
  Processing 'clk_div_0_DW01_cmp6_1'
  Processing 'empty_gen_DW01_inc_0'
  Processing 'empty_gen_DW01_cmp6_0'
  Processing 'full_gen_DW01_inc_0'
  Processing 'bit16_alu_DW_div_uns_0'
  Processing 'bit16_alu_DW01_sub_0'
  Processing 'bit16_alu_DW01_add_0'
  Processing 'bit16_alu_DW01_cmp6_0'
  Processing 'edge_bit_counter_DW01_inc_0'
  Processing 'edge_bit_counter_DW01_cmp6_0'
  Processing 'edge_bit_counter_DW01_inc_1'
  Processing 'edge_bit_counter_DW01_cmp6_1'
  Processing 'edge_bit_counter_DW01_dec_0'
  Processing 'edge_bit_counter_DW01_cmp6_2'
  Processing 'edge_bit_counter_DW01_cmp6_3'
  Processing 'edge_bit_counter_DW01_dec_1'
Warning: A non-unate path in clock network for clock 'SCAN_CLK'
 from pin 'rx_div/U15/Y' is detected. (TIM-052)
  Processing 'bit16_alu_DW02_mult_0'
  Processing 'bit16_alu_DW01_add_1'
  Processing 'clk_div_0_DW01_inc_0'
  Processing 'clk_div_0_DW02_mult_0'
  Processing 'clk_div_1_DW01_inc_0'
  Processing 'clk_div_1_DW02_mult_0'
Warning: A non-unate path in clock network for clock 'SCAN_CLK'
 from pin 'rx_div/U15/Y' is detected. (TIM-052)
Warning: A non-unate path in clock network for clock 'SCAN_CLK'
 from pin 'rx_div/U15/Y' is detected. (TIM-052)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   52443.2      0.00       0.0       1.9                          
    0:00:05   52443.2      0.00       0.0       1.9                          
    0:00:05   52443.2      0.00       0.0       1.9                          
    0:00:05   52443.2      0.00       0.0       1.9                          
    0:00:05   52443.2      0.00       0.0       1.9                          
    0:00:06   28274.9      0.00       0.0       1.2                          
    0:00:06   28246.7      0.00       0.0       1.2                          
    0:00:06   28246.7      0.00       0.0       1.2                          
    0:00:06   28246.7      0.00       0.0       1.2                          
    0:00:06   28246.7      0.00       0.0       1.2                          
    0:00:06   28246.7      0.00       0.0       1.2                          
    0:00:06   28198.4      0.00       0.0       0.0                          
    0:00:06   28198.4      0.00       0.0       0.0                          
    0:00:06   28198.4      0.00       0.0       0.0                          
    0:00:06   28198.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   28198.4      0.00       0.0       0.0                          
    0:00:06   28198.4      0.00       0.0       0.0                          
    0:00:07   28178.4      0.00       0.0       7.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   28178.4      0.00       0.0       7.2                          
    0:00:07   28187.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   28187.8      0.00       0.0       0.0                          
    0:00:07   28187.8      0.00       0.0       0.0                          
    0:00:07   28079.6      0.00       0.0       0.0                          
    0:00:07   28047.8      0.00       0.0       0.0                          
    0:00:07   28027.8      0.00       0.0       0.0                          
    0:00:07   28012.5      0.00       0.0       0.0                          
    0:00:07   28009.0      0.00       0.0       0.0                          
    0:00:07   28009.0      0.00       0.0       0.0                          
    0:00:07   28009.0      0.00       0.0       0.0                          
    0:00:07   28009.0      0.00       0.0       0.0                          
    0:00:07   28009.0      0.00       0.0       0.0                          
    0:00:07   28009.0      0.00       0.0       0.0                          
    0:00:07   28009.0      0.00       0.0       0.0                          
    0:00:07   28009.0      0.00       0.0       0.0                          
    0:00:07   28012.5      0.00       0.0       0.0                          
Loading db file '/home/IC/FINAL_PROJECT/DFT/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/FINAL_PROJECT/DFT/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/FINAL_PROJECT/DFT/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
################################################################### 
# Setting Test Timing Variables
################################################################### 
# Preclock Measure Protocol (default protocol)
set test_default_period 100
100
set test_default_delay 0
0
set test_default_bidir_delay 0
0
set test_default_strobe 20
20
set test_default_strobe_width 0
0
########################## Define DFT Signals ##########################
set_dft_signal -port [get_ports SCAN_CLK]  -type ScanClock   -view existing_dft  -timing {30 60}
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SCAN_RST]  -type Reset       -view existing_dft  -active_state 0
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports TESTMODE] -type Constant    -view existing_dft  -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports TESTMODE] -type TestMode    -view spec          -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SE]        -type ScanEnable  -view spec          -active_state 1   -usage scan
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SI]        -type ScanDataIn  -view spec 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SO]        -type ScanDataOut -view spec  
Accepted dft signal specification for modes: all_dft
1
############################# Create Test Protocol #####################
create_test_protocol
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port SCAN_CLK (30.0,60.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active low asynchronous control port SCAN_RST. (TEST-266)
1
###################### Pre-DFT Design Rule Checking ####################
dft_drc -verbose
In mode: all_dft...
  Pre-DFT DRC enabled
Warning: A non-unate path in clock network for clock 'SCAN_CLK'
 from pin 'rx_div/U32/Y' is detected. (TIM-052)

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
Begin Pre-DFT violations...

 Warning: Clock SCAN_CLK connects to clock and data inputs (CK/D) of DFF tx_div/clk_reg_reg. (D11-1)
 Warning: Clock SCAN_CLK connects to clock and data inputs (CK/D) of DFF rx_div/clk_reg_reg. (D11-2)

Pre-DFT violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell clock_gating_cell/dut0 has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 3

-----------------------------------------------------------------

2 PRE-DFT VIOLATIONS
     2 Clock feeding both clock and data input violations (D11)

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 410 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
         clock_gating_cell/dut0
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 409 cells are valid scan cells
         q1_reg
         q2_reg
         sys_ctrl/address_reg[1]
         sys_ctrl/current_state_reg[2]
         sys_ctrl/current_state_reg[0]
         sys_ctrl/current_state_reg[3]
         sys_ctrl/current_state_reg[1]
         sys_ctrl/address_reg[2]
         sys_ctrl/address_reg[3]
         sys_ctrl/address_reg[0]
         register_file/rddata_reg[7]
         register_file/rddata_reg[6]
         register_file/rddata_reg[5]
         register_file/rddata_reg[4]
         register_file/rddata_reg[3]
         register_file/rddata_reg[2]
         register_file/rddata_reg[1]
         register_file/rddata_reg[0]
         register_file/reg_file_reg[5][7]
         register_file/reg_file_reg[5][6]
         register_file/reg_file_reg[5][5]
         register_file/reg_file_reg[5][4]
         register_file/reg_file_reg[5][3]
         register_file/reg_file_reg[5][2]
         register_file/reg_file_reg[5][1]
         register_file/reg_file_reg[5][0]
         register_file/reg_file_reg[9][7]
         register_file/reg_file_reg[9][6]
         register_file/reg_file_reg[9][5]
         register_file/reg_file_reg[9][4]
         register_file/reg_file_reg[9][3]
         register_file/reg_file_reg[9][2]
         register_file/reg_file_reg[9][1]
         register_file/reg_file_reg[9][0]
         register_file/reg_file_reg[13][7]
         register_file/reg_file_reg[13][6]
         register_file/reg_file_reg[13][5]
         register_file/reg_file_reg[13][4]
         register_file/reg_file_reg[13][3]
         register_file/reg_file_reg[13][2]
         register_file/reg_file_reg[13][1]
         register_file/reg_file_reg[13][0]
         register_file/reg_file_reg[7][7]
         register_file/reg_file_reg[7][6]
         register_file/reg_file_reg[7][5]
         register_file/reg_file_reg[7][4]
         register_file/reg_file_reg[7][3]
         register_file/reg_file_reg[7][2]
         register_file/reg_file_reg[7][1]
         register_file/reg_file_reg[7][0]
         register_file/reg_file_reg[11][7]
         register_file/reg_file_reg[11][6]
         register_file/reg_file_reg[11][5]
         register_file/reg_file_reg[11][4]
         register_file/reg_file_reg[11][3]
         register_file/reg_file_reg[11][2]
         register_file/reg_file_reg[11][1]
         register_file/reg_file_reg[11][0]
         register_file/reg_file_reg[15][7]
         register_file/reg_file_reg[15][6]
         register_file/reg_file_reg[15][5]
         register_file/reg_file_reg[15][4]
         register_file/reg_file_reg[15][3]
         register_file/reg_file_reg[15][2]
         register_file/reg_file_reg[15][1]
         register_file/reg_file_reg[15][0]
         register_file/reg_file_reg[6][7]
         register_file/reg_file_reg[6][6]
         register_file/reg_file_reg[6][5]
         register_file/reg_file_reg[6][4]
         register_file/reg_file_reg[6][3]
         register_file/reg_file_reg[6][2]
         register_file/reg_file_reg[6][1]
         register_file/reg_file_reg[6][0]
         register_file/reg_file_reg[10][7]
         register_file/reg_file_reg[10][6]
         register_file/reg_file_reg[10][5]
         register_file/reg_file_reg[10][4]
         register_file/reg_file_reg[10][3]
         register_file/reg_file_reg[10][2]
         register_file/reg_file_reg[10][1]
         register_file/reg_file_reg[10][0]
         register_file/reg_file_reg[14][7]
         register_file/reg_file_reg[14][6]
         register_file/reg_file_reg[14][5]
         register_file/reg_file_reg[14][4]
         register_file/reg_file_reg[14][3]
         register_file/reg_file_reg[14][2]
         register_file/reg_file_reg[14][1]
         register_file/reg_file_reg[14][0]
         register_file/reg_file_reg[4][7]
         register_file/reg_file_reg[4][6]
         register_file/reg_file_reg[4][5]
         register_file/reg_file_reg[4][4]
         register_file/reg_file_reg[4][3]
         register_file/reg_file_reg[4][2]
         register_file/reg_file_reg[4][1]
         register_file/reg_file_reg[4][0]
         register_file/reg_file_reg[8][7]
         register_file/reg_file_reg[8][6]
         register_file/reg_file_reg[8][5]
         register_file/reg_file_reg[8][4]
         register_file/reg_file_reg[8][3]
         register_file/reg_file_reg[8][2]
         register_file/reg_file_reg[8][1]
         register_file/reg_file_reg[8][0]
         register_file/reg_file_reg[12][7]
         register_file/reg_file_reg[12][6]
         register_file/reg_file_reg[12][5]
         register_file/reg_file_reg[12][4]
         register_file/reg_file_reg[12][3]
         register_file/reg_file_reg[12][2]
         register_file/reg_file_reg[12][1]
         register_file/reg_file_reg[12][0]
         register_file/rddata_valid_reg
         register_file/reg_file_reg[1][6]
         register_file/reg_file_reg[1][1]
         register_file/reg_file_reg[0][7]
         register_file/reg_file_reg[0][6]
         register_file/reg_file_reg[0][5]
         register_file/reg_file_reg[0][4]
         register_file/reg_file_reg[0][3]
         register_file/reg_file_reg[0][2]
         register_file/reg_file_reg[0][1]
         register_file/reg_file_reg[0][0]
         register_file/reg_file_reg[2][1]
         register_file/reg_file_reg[2][0]
         register_file/reg_file_reg[1][7]
         register_file/reg_file_reg[1][5]
         register_file/reg_file_reg[1][4]
         register_file/reg_file_reg[1][3]
         register_file/reg_file_reg[1][2]
         register_file/reg_file_reg[1][0]
         register_file/reg_file_reg[3][5]
         register_file/reg_file_reg[3][0]
         register_file/reg_file_reg[3][1]
         register_file/reg_file_reg[3][4]
         register_file/reg_file_reg[3][6]
         register_file/reg_file_reg[3][3]
         register_file/reg_file_reg[3][2]
         register_file/reg_file_reg[3][7]
         register_file/reg_file_reg[2][4]
         register_file/reg_file_reg[2][2]
         register_file/reg_file_reg[2][3]
         register_file/reg_file_reg[2][5]
         register_file/reg_file_reg[2][6]
         register_file/reg_file_reg[2][7]
         alu/out_valid_reg
         alu/alu_out_reg[7]
         alu/alu_out_reg[6]
         alu/alu_out_reg[5]
         alu/alu_out_reg[4]
         alu/alu_out_reg[3]
         alu/alu_out_reg[2]
         alu/alu_out_reg[1]
         alu/alu_out_reg[0]
         alu/alu_out_reg[15]
         alu/alu_out_reg[14]
         alu/alu_out_reg[13]
         alu/alu_out_reg[12]
         alu/alu_out_reg[11]
         alu/alu_out_reg[10]
         alu/alu_out_reg[9]
         alu/alu_out_reg[8]
         ref_clk_rst_sync/syn_rst_reg_reg[0]
         ref_clk_rst_sync/syn_rst_reg_reg[2]
         ref_clk_rst_sync/syn_rst_reg_reg[1]
         tx_div/clk_reg_reg
         tx_div/counter_reg[4]
         tx_div/counter_reg[0]
         tx_div/counter_reg[6]
         tx_div/counter_reg[2]
         tx_div/counter_reg[5]
         tx_div/counter_reg[1]
         tx_div/counter_reg[3]
         tx_div/counter_reg[7]
         pulse_gen/q_reg
         pulse_gen/out_reg
         data_sync/dut1/enable_sync_reg_reg[0]
         data_sync/dut1/enable_sync_reg_reg[1]
         data_sync/dut3/sync_bus_reg[7]
         data_sync/dut3/sync_bus_reg[3]
         data_sync/dut3/sync_bus_reg[6]
         data_sync/dut3/sync_bus_reg[5]
         data_sync/dut3/sync_bus_reg[0]
         data_sync/dut3/sync_bus_reg[4]
         data_sync/dut3/sync_bus_reg[2]
         data_sync/dut3/sync_bus_reg[1]
         uart_RX/dut0/sampled_data_reg[2]
         uart_RX/dut0/sampled_data_reg[0]
         uart_RX/dut0/sampled_data_reg[1]
         uart_RX/dut0/sampled_bit_reg
         uart_RX/dut1/data_bit_counter_reg[2]
         uart_RX/dut1/data_bit_counter_reg[1]
         uart_RX/dut1/data_bit_counter_reg[0]
         uart_RX/dut1/edge_counter_reg[5]
         uart_RX/dut1/edge_counter_reg[0]
         uart_RX/dut1/edge_counter_reg[4]
         uart_RX/dut1/edge_counter_reg[3]
         uart_RX/dut1/edge_counter_reg[2]
         uart_RX/dut1/edge_counter_reg[1]
         uart_RX/dut2/current_state_reg[2]
         uart_RX/dut2/current_state_reg[1]
         uart_RX/dut2/current_state_reg[0]
         uart_RX/dut3/p_data_reg[0]
         uart_RX/dut3/p_data_reg[7]
         uart_RX/dut3/p_data_reg[3]
         uart_RX/dut3/p_data_reg[6]
         uart_RX/dut3/p_data_reg[5]
         uart_RX/dut3/p_data_reg[2]
         uart_RX/dut3/p_data_reg[4]
         uart_RX/dut3/p_data_reg[1]
         uart_RX/dut4/parity_error_reg
         uart_RX/dut6/stop_error_reg
         async_fifo/dut1/w_address_reg[3]
         async_fifo/dut1/w_address_reg[0]
         async_fifo/dut1/w_address_reg[2]
         async_fifo/dut1/w_address_reg[1]
         async_fifo/dut1/wr_ptr_reg[4]
         async_fifo/dut1/wr_ptr_reg[0]
         async_fifo/dut1/wr_ptr_reg[3]
         async_fifo/dut1/wr_ptr_reg[2]
         async_fifo/dut1/wr_ptr_reg[1]
         async_fifo/dut2/fifo_reg[1][7]
         async_fifo/dut2/fifo_reg[1][6]
         async_fifo/dut2/fifo_reg[1][5]
         async_fifo/dut2/fifo_reg[1][4]
         async_fifo/dut2/fifo_reg[1][3]
         async_fifo/dut2/fifo_reg[1][2]
         async_fifo/dut2/fifo_reg[1][1]
         async_fifo/dut2/fifo_reg[1][0]
         async_fifo/dut2/fifo_reg[5][7]
         async_fifo/dut2/fifo_reg[5][6]
         async_fifo/dut2/fifo_reg[5][5]
         async_fifo/dut2/fifo_reg[5][4]
         async_fifo/dut2/fifo_reg[5][3]
         async_fifo/dut2/fifo_reg[5][2]
         async_fifo/dut2/fifo_reg[5][1]
         async_fifo/dut2/fifo_reg[5][0]
         async_fifo/dut2/fifo_reg[9][7]
         async_fifo/dut2/fifo_reg[9][6]
         async_fifo/dut2/fifo_reg[9][5]
         async_fifo/dut2/fifo_reg[9][4]
         async_fifo/dut2/fifo_reg[9][3]
         async_fifo/dut2/fifo_reg[9][2]
         async_fifo/dut2/fifo_reg[9][1]
         async_fifo/dut2/fifo_reg[9][0]
         async_fifo/dut2/fifo_reg[13][7]
         async_fifo/dut2/fifo_reg[13][6]
         async_fifo/dut2/fifo_reg[13][5]
         async_fifo/dut2/fifo_reg[13][4]
         async_fifo/dut2/fifo_reg[13][3]
         async_fifo/dut2/fifo_reg[13][2]
         async_fifo/dut2/fifo_reg[13][1]
         async_fifo/dut2/fifo_reg[13][0]
         async_fifo/dut2/fifo_reg[3][7]
         async_fifo/dut2/fifo_reg[3][6]
         async_fifo/dut2/fifo_reg[3][5]
         async_fifo/dut2/fifo_reg[3][4]
         async_fifo/dut2/fifo_reg[3][3]
         async_fifo/dut2/fifo_reg[3][2]
         async_fifo/dut2/fifo_reg[3][1]
         async_fifo/dut2/fifo_reg[3][0]
         async_fifo/dut2/fifo_reg[7][7]
         async_fifo/dut2/fifo_reg[7][6]
         async_fifo/dut2/fifo_reg[7][5]
         async_fifo/dut2/fifo_reg[7][4]
         async_fifo/dut2/fifo_reg[7][3]
         async_fifo/dut2/fifo_reg[7][2]
         async_fifo/dut2/fifo_reg[7][1]
         async_fifo/dut2/fifo_reg[7][0]
         async_fifo/dut2/fifo_reg[11][7]
         async_fifo/dut2/fifo_reg[11][6]
         async_fifo/dut2/fifo_reg[11][5]
         async_fifo/dut2/fifo_reg[11][4]
         async_fifo/dut2/fifo_reg[11][3]
         async_fifo/dut2/fifo_reg[11][2]
         async_fifo/dut2/fifo_reg[11][1]
         async_fifo/dut2/fifo_reg[11][0]
         async_fifo/dut2/fifo_reg[15][7]
         async_fifo/dut2/fifo_reg[15][6]
         async_fifo/dut2/fifo_reg[15][5]
         async_fifo/dut2/fifo_reg[15][4]
         async_fifo/dut2/fifo_reg[15][3]
         async_fifo/dut2/fifo_reg[15][2]
         async_fifo/dut2/fifo_reg[15][1]
         async_fifo/dut2/fifo_reg[15][0]
         async_fifo/dut2/fifo_reg[2][7]
         async_fifo/dut2/fifo_reg[2][6]
         async_fifo/dut2/fifo_reg[2][5]
         async_fifo/dut2/fifo_reg[2][4]
         async_fifo/dut2/fifo_reg[2][3]
         async_fifo/dut2/fifo_reg[2][2]
         async_fifo/dut2/fifo_reg[2][1]
         async_fifo/dut2/fifo_reg[2][0]
         async_fifo/dut2/fifo_reg[6][7]
         async_fifo/dut2/fifo_reg[6][6]
         async_fifo/dut2/fifo_reg[6][5]
         async_fifo/dut2/fifo_reg[6][4]
         async_fifo/dut2/fifo_reg[6][3]
         async_fifo/dut2/fifo_reg[6][2]
         async_fifo/dut2/fifo_reg[6][1]
         async_fifo/dut2/fifo_reg[6][0]
         async_fifo/dut2/fifo_reg[10][7]
         async_fifo/dut2/fifo_reg[10][6]
         async_fifo/dut2/fifo_reg[10][5]
         async_fifo/dut2/fifo_reg[10][4]
         async_fifo/dut2/fifo_reg[10][3]
         async_fifo/dut2/fifo_reg[10][2]
         async_fifo/dut2/fifo_reg[10][1]
         async_fifo/dut2/fifo_reg[10][0]
         async_fifo/dut2/fifo_reg[14][7]
         async_fifo/dut2/fifo_reg[14][6]
         async_fifo/dut2/fifo_reg[14][5]
         async_fifo/dut2/fifo_reg[14][4]
         async_fifo/dut2/fifo_reg[14][3]
         async_fifo/dut2/fifo_reg[14][2]
         async_fifo/dut2/fifo_reg[14][1]
         async_fifo/dut2/fifo_reg[14][0]
         async_fifo/dut2/fifo_reg[0][7]
         async_fifo/dut2/fifo_reg[0][6]
         async_fifo/dut2/fifo_reg[0][5]
         async_fifo/dut2/fifo_reg[0][4]
         async_fifo/dut2/fifo_reg[0][3]
         async_fifo/dut2/fifo_reg[0][2]
         async_fifo/dut2/fifo_reg[0][1]
         async_fifo/dut2/fifo_reg[0][0]
         async_fifo/dut2/fifo_reg[4][7]
         async_fifo/dut2/fifo_reg[4][6]
         async_fifo/dut2/fifo_reg[4][5]
         async_fifo/dut2/fifo_reg[4][4]
         async_fifo/dut2/fifo_reg[4][3]
         async_fifo/dut2/fifo_reg[4][2]
         async_fifo/dut2/fifo_reg[4][1]
         async_fifo/dut2/fifo_reg[4][0]
         async_fifo/dut2/fifo_reg[8][7]
         async_fifo/dut2/fifo_reg[8][6]
         async_fifo/dut2/fifo_reg[8][5]
         async_fifo/dut2/fifo_reg[8][4]
         async_fifo/dut2/fifo_reg[8][3]
         async_fifo/dut2/fifo_reg[8][2]
         async_fifo/dut2/fifo_reg[8][1]
         async_fifo/dut2/fifo_reg[8][0]
         async_fifo/dut2/fifo_reg[12][7]
         async_fifo/dut2/fifo_reg[12][6]
         async_fifo/dut2/fifo_reg[12][5]
         async_fifo/dut2/fifo_reg[12][4]
         async_fifo/dut2/fifo_reg[12][3]
         async_fifo/dut2/fifo_reg[12][2]
         async_fifo/dut2/fifo_reg[12][1]
         async_fifo/dut2/fifo_reg[12][0]
         async_fifo/dut3/rd_ptr_reg[4]
         async_fifo/dut3/rd_ptr_reg[0]
         async_fifo/dut3/rd_address_reg[0]
         async_fifo/dut3/rd_address_reg[1]
         async_fifo/dut3/rd_address_reg[2]
         async_fifo/dut3/rd_ptr_reg[1]
         async_fifo/dut3/rd_ptr_reg[2]
         async_fifo/dut3/rd_ptr_reg[3]
         async_fifo/dut3/rd_address_reg[3]
         async_fifo/dut4/q2_reg[4]
         async_fifo/dut4/q2_reg[3]
         async_fifo/dut4/q2_reg[2]
         async_fifo/dut4/q2_reg[1]
         async_fifo/dut4/q2_reg[0]
         async_fifo/dut4/q1_reg[4]
         async_fifo/dut4/q1_reg[3]
         async_fifo/dut4/q1_reg[2]
         async_fifo/dut4/q1_reg[1]
         async_fifo/dut4/q1_reg[0]
         UART_tx/uut0/current_state_reg[0]
         UART_tx/uut0/current_state_reg[2]
         UART_tx/uut0/current_state_reg[1]
         UART_tx/uut1/parallel_data_reg_reg[6]
         UART_tx/uut1/parallel_data_reg_reg[5]
         UART_tx/uut1/parallel_data_reg_reg[4]
         UART_tx/uut1/parallel_data_reg_reg[3]
         UART_tx/uut1/parallel_data_reg_reg[2]
         UART_tx/uut1/parallel_data_reg_reg[1]
         UART_tx/uut1/parallel_data_reg_reg[7]
         UART_tx/uut1/parallel_data_reg_reg[0]
         UART_tx/uut1/counter_reg[2]
         UART_tx/uut1/counter_reg[0]
         UART_tx/uut1/counter_reg[1]
         UART_tx/uut2/parity_bit_reg
         uart_clk_rst_sync/syn_rst_reg_reg[0]
         uart_clk_rst_sync/syn_rst_reg_reg[2]
         uart_clk_rst_sync/syn_rst_reg_reg[1]
         rx_div/clk_reg_reg
         rx_div/counter_reg[4]
         rx_div/counter_reg[0]
         rx_div/counter_reg[6]
         rx_div/counter_reg[2]
         rx_div/counter_reg[5]
         rx_div/counter_reg[1]
         rx_div/counter_reg[3]
         rx_div/counter_reg[7]
         data_sync/dut2/q_reg
         data_sync/dut2/out_reg
         async_fifo/dut5/q2_reg[0]
         async_fifo/dut5/q2_reg[1]
         async_fifo/dut5/q2_reg[4]
         async_fifo/dut5/q2_reg[3]
         async_fifo/dut5/q2_reg[2]
         async_fifo/dut5/q1_reg[4]
         async_fifo/dut5/q1_reg[3]
         async_fifo/dut5/q1_reg[2]
         async_fifo/dut5/q1_reg[1]
         async_fifo/dut5/q1_reg[0]

Information: Test design rule checking completed. (TEST-123)
1
############################# Preview DFT ##############################
preview_dft -show scan_summary
Warning: A non-unate path in clock network for clock 'SCAN_CLK'
 from pin 'rx_div/U32/Y' is detected. (TIM-052)
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : system_TOP
Version: K-2015.06
Date   : Thu Aug 29 00:21:45 2024
****************************************

Number of chains: 5
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix

Chain      Scan Ports (si --> so)        # of Cells   Inst/Chain               Clock (port, time, edge)
-----      ----------------------        ----------   ----------               ------------------------
S 1        SI[4] -->  SO[4]                      82   UART_tx/uut0/current_state_reg[0]
                            (SCAN_CLK, 30.0, rising) 
S 2        SI[3] -->  SO[3]                      82   async_fifo/dut2/fifo_reg[5][1]
                            (SCAN_CLK, 30.0, rising) 
S 3        SI[2] -->  SO[2]                      82   async_fifo/dut2/fifo_reg[15][3]
                            (SCAN_CLK, 30.0, rising) 
S 4        SI[1] -->  SO[1]                      82   register_file/reg_file_reg[2][4]
                            (SCAN_CLK, 30.0, rising) 
S 5        SI[0] -->  SO[0]                      81   register_file/reg_file_reg[12][6]
                            (SCAN_CLK, 30.0, rising) 
1
############################# Insert DFT ###############################
insert_dft
Loading db file '/home/IC/FINAL_PROJECT/DFT/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/FINAL_PROJECT/DFT/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/FINAL_PROJECT/DFT/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Warning: A non-unate path in clock network for clock 'SCAN_CLK'
 from pin 'rx_div/U32/Y' is detected. (TIM-052)
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
Warning: A non-unate path in clock network for clock 'SCAN_CLK'
 from pin 'tx_div/U32/Y' is detected. (TIM-052)
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:24   28019.6      0.00       0.0      25.2 register_file/reg2[3]    
    0:00:24   28030.2      0.00       0.0      32.0 register_file/reg_file[12][5]
    0:00:24   28030.2      0.00       0.0      32.0 register_file/reg_file[12][5]
    0:00:24   28030.2      0.00       0.0      32.0 register_file/reg_file[12][5]
    0:00:24   28030.2      0.00       0.0      32.0 register_file/reg_file[12][5]
    0:00:24   28040.8      0.00       0.0      38.9 async_fifo/dut2/fifo[15][2]
    0:00:24   28040.8      0.00       0.0      38.9 async_fifo/dut2/fifo[15][2]
    0:00:24   28040.8      0.00       0.0      38.9 async_fifo/dut2/fifo[15][2]
    0:00:24   28040.8      0.00       0.0      38.9 async_fifo/dut2/fifo[15][2]
    0:00:24   28051.4      0.00       0.0      45.7 async_fifo/dut2/fifo[5][0]
    0:00:24   28051.4      0.00       0.0      45.7 async_fifo/dut2/fifo[5][0]
    0:00:24   28051.4      0.00       0.0      45.7 async_fifo/dut2/fifo[5][0]
    0:00:24   28051.4      0.00       0.0      45.7 async_fifo/dut2/fifo[5][0]
    0:00:24   28060.8      0.00       0.0      42.6 async_fifo/dut2/net13223 
    0:00:24   28070.2      0.00       0.0      39.5 async_fifo/dut2/net13229 
    0:00:24   28079.6      0.00       0.0      36.4 register_file/net13217   
    0:00:24   28097.2      0.00       0.0      45.8 SE                       
    0:00:24   28097.2      0.00       0.0      45.8 SE                       
    0:00:24   28097.2      0.00       0.0      45.8 SE                       
    0:00:24   28097.2      0.00       0.0      45.8 SE                       
    0:00:24   28107.8      0.00       0.0      44.8 net13243                 
    0:00:24   28107.8      0.00       0.0      44.8 net13243                 
    0:00:24   28107.8      0.00       0.0      44.8 net13243                 
    0:00:24   28117.2      0.00       0.0      42.2 net13251                 
    0:00:24   28127.8      0.00       0.0      41.2 net13244                 
    0:00:24   28127.8      0.00       0.0      41.2 net13244                 
    0:00:24   28127.8      0.00       0.0      41.2 net13244                 
    0:00:24   28127.8      0.00       0.0      41.2 net13244                 
    0:00:24   28137.3      0.00       0.0      39.0 net13259                 
    0:00:24   28137.3      0.00       0.0      38.3 net13242                 
    0:00:24   28147.8      0.00       0.0      37.7 net13243                 
    0:00:24   28147.8      0.00       0.0      37.7 net13243                 
    0:00:24   28147.8      0.00       0.0      37.7 net13243                 
    0:00:24   28147.8      0.00       0.0      37.7 net13243                 
    0:00:24   28157.3      0.00       0.0      37.6 net13268                 
    0:00:24   28144.3      0.00       0.0      34.5 net13256                 
    0:00:24   28131.4      0.00       0.0      30.7 async_fifo/dut2/net13234 
    0:00:24   28118.4      0.00       0.0      27.0 async_fifo/dut2/net13236 
    0:00:24   28105.5      0.00       0.0      23.2 register_file/net13238   
    0:00:24   28092.5      0.00       0.0      22.3 net13264                 
    0:00:24   28130.2      0.00       0.0      18.7 register_file/test_se    
    0:00:24   28130.2      0.00       0.0      18.7 register_file/test_se    
    0:00:24   28130.2      0.00       0.0      18.7 register_file/test_se    
    0:00:24   28137.3      0.00       0.0      18.6 uart_RX/dut1/prescale[1] 
    0:00:24   28144.3      0.00       0.0      18.6 uart_RX/stop_error       
    0:00:24   28151.4      0.00       0.0      18.6 uart_RX/dut6/stop_error  
    0:00:24   28189.0      0.00       0.0      15.7 async_fifo/dut2/test_se  
    0:00:24   28189.0      0.00       0.0      15.7 async_fifo/dut2/test_se  
    0:00:24   28189.0      0.00       0.0      15.7 async_fifo/dut2/test_se  
    0:00:24   28196.1      0.00       0.0      15.6 reg2[3]                  
    0:00:24   28196.1      0.00       0.0      15.6 register_file/net13303   


  Beginning Phase 2 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:24   28224.3      0.00       0.0      14.2                          

1
######################## Optimize Logic post DFT #######################
compile -scan -incremental
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)

Information: There are 58 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design system_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Warning: A non-unate path in clock network for clock 'SCAN_CLK'
 from pin 'rx_div/U32/Y' is detected. (TIM-052)
Warning: A non-unate path in clock network for clock 'SCAN_CLK'
 from pin 'rx_div/U32/Y' is detected. (TIM-052)
Warning: A non-unate path in clock network for clock 'SCAN_CLK'
 from pin 'rx_div/U32/Y' is detected. (TIM-052)
Warning: A non-unate path in clock network for clock 'SCAN_CLK'
 from pin 'rx_div/U32/Y' is detected. (TIM-052)
Warning: A non-unate path in clock network for clock 'SCAN_CLK'
 from pin 'rx_div/U32/Y' is detected. (TIM-052)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Selecting implementations
  Selecting implementations
  Selecting implementations
Warning: A non-unate path in clock network for clock 'SCAN_CLK'
 from pin 'rx_div/U32/Y' is detected. (TIM-052)

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   28220.8      0.00       0.0      14.2                          
    0:00:02   28220.8      0.00       0.0      14.2                          
    0:00:03   28200.8      0.00       0.0      26.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03   28200.8      0.00       0.0      26.3                          
    0:00:03   28263.2      0.00       0.0       0.0                          
Loading db file '/home/IC/FINAL_PROJECT/DFT/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/FINAL_PROJECT/DFT/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/FINAL_PROJECT/DFT/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
###################### Design Rule Checking post DFT ###################
dft_drc -verbose -coverage_estimate
In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
Begin Clock violations...

 Warning: Clock SCAN_CLK connects to LE clock/data inputs CK/D of DFF tx_div/clk_reg_reg. (C12-1)
 Warning: Clock SCAN_CLK connects to LE clock/data inputs CK/D of DFF rx_div/clk_reg_reg. (C12-2)

Clock violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell clock_gating_cell/dut0 has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 3

-----------------------------------------------------------------

2 CLOCK VIOLATIONS
     2 Leading edge port captured data affected by clock violations (C12)

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 410 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
         clock_gating_cell/dut0
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 409 cells are valid scan cells
         q1_reg
         q2_reg
         sys_ctrl/address_reg[1]
         sys_ctrl/current_state_reg[2]
         sys_ctrl/current_state_reg[0]
         sys_ctrl/current_state_reg[3]
         sys_ctrl/current_state_reg[1]
         sys_ctrl/address_reg[2]
         sys_ctrl/address_reg[3]
         sys_ctrl/address_reg[0]
         register_file/rddata_reg[7]
         register_file/rddata_reg[6]
         register_file/rddata_reg[5]
         register_file/rddata_reg[4]
         register_file/rddata_reg[3]
         register_file/rddata_reg[2]
         register_file/rddata_reg[1]
         register_file/rddata_reg[0]
         register_file/reg_file_reg[5][7]
         register_file/reg_file_reg[5][6]
         register_file/reg_file_reg[5][5]
         register_file/reg_file_reg[5][4]
         register_file/reg_file_reg[5][3]
         register_file/reg_file_reg[5][2]
         register_file/reg_file_reg[5][1]
         register_file/reg_file_reg[5][0]
         register_file/reg_file_reg[9][7]
         register_file/reg_file_reg[9][6]
         register_file/reg_file_reg[9][5]
         register_file/reg_file_reg[9][4]
         register_file/reg_file_reg[9][3]
         register_file/reg_file_reg[9][2]
         register_file/reg_file_reg[9][1]
         register_file/reg_file_reg[9][0]
         register_file/reg_file_reg[13][7]
         register_file/reg_file_reg[13][6]
         register_file/reg_file_reg[13][5]
         register_file/reg_file_reg[13][4]
         register_file/reg_file_reg[13][3]
         register_file/reg_file_reg[13][2]
         register_file/reg_file_reg[13][1]
         register_file/reg_file_reg[13][0]
         register_file/reg_file_reg[7][7]
         register_file/reg_file_reg[7][6]
         register_file/reg_file_reg[7][5]
         register_file/reg_file_reg[7][4]
         register_file/reg_file_reg[7][3]
         register_file/reg_file_reg[7][2]
         register_file/reg_file_reg[7][1]
         register_file/reg_file_reg[7][0]
         register_file/reg_file_reg[11][7]
         register_file/reg_file_reg[11][6]
         register_file/reg_file_reg[11][5]
         register_file/reg_file_reg[11][4]
         register_file/reg_file_reg[11][3]
         register_file/reg_file_reg[11][2]
         register_file/reg_file_reg[11][1]
         register_file/reg_file_reg[11][0]
         register_file/reg_file_reg[15][7]
         register_file/reg_file_reg[15][6]
         register_file/reg_file_reg[15][5]
         register_file/reg_file_reg[15][4]
         register_file/reg_file_reg[15][3]
         register_file/reg_file_reg[15][2]
         register_file/reg_file_reg[15][1]
         register_file/reg_file_reg[15][0]
         register_file/reg_file_reg[6][7]
         register_file/reg_file_reg[6][6]
         register_file/reg_file_reg[6][5]
         register_file/reg_file_reg[6][4]
         register_file/reg_file_reg[6][3]
         register_file/reg_file_reg[6][2]
         register_file/reg_file_reg[6][1]
         register_file/reg_file_reg[6][0]
         register_file/reg_file_reg[10][7]
         register_file/reg_file_reg[10][6]
         register_file/reg_file_reg[10][5]
         register_file/reg_file_reg[10][4]
         register_file/reg_file_reg[10][3]
         register_file/reg_file_reg[10][2]
         register_file/reg_file_reg[10][1]
         register_file/reg_file_reg[10][0]
         register_file/reg_file_reg[14][7]
         register_file/reg_file_reg[14][6]
         register_file/reg_file_reg[14][5]
         register_file/reg_file_reg[14][4]
         register_file/reg_file_reg[14][3]
         register_file/reg_file_reg[14][2]
         register_file/reg_file_reg[14][1]
         register_file/reg_file_reg[14][0]
         register_file/reg_file_reg[4][7]
         register_file/reg_file_reg[4][6]
         register_file/reg_file_reg[4][5]
         register_file/reg_file_reg[4][4]
         register_file/reg_file_reg[4][3]
         register_file/reg_file_reg[4][2]
         register_file/reg_file_reg[4][1]
         register_file/reg_file_reg[4][0]
         register_file/reg_file_reg[8][7]
         register_file/reg_file_reg[8][6]
         register_file/reg_file_reg[8][5]
         register_file/reg_file_reg[8][4]
         register_file/reg_file_reg[8][3]
         register_file/reg_file_reg[8][2]
         register_file/reg_file_reg[8][1]
         register_file/reg_file_reg[8][0]
         register_file/reg_file_reg[12][7]
         register_file/reg_file_reg[12][6]
         register_file/reg_file_reg[12][4]
         register_file/reg_file_reg[12][3]
         register_file/reg_file_reg[12][2]
         register_file/reg_file_reg[12][1]
         register_file/reg_file_reg[12][0]
         register_file/rddata_valid_reg
         register_file/reg_file_reg[1][6]
         register_file/reg_file_reg[1][1]
         register_file/reg_file_reg[0][7]
         register_file/reg_file_reg[0][6]
         register_file/reg_file_reg[0][5]
         register_file/reg_file_reg[0][4]
         register_file/reg_file_reg[0][3]
         register_file/reg_file_reg[0][2]
         register_file/reg_file_reg[0][1]
         register_file/reg_file_reg[0][0]
         register_file/reg_file_reg[2][1]
         register_file/reg_file_reg[2][0]
         register_file/reg_file_reg[1][7]
         register_file/reg_file_reg[1][5]
         register_file/reg_file_reg[1][4]
         register_file/reg_file_reg[1][3]
         register_file/reg_file_reg[1][2]
         register_file/reg_file_reg[1][0]
         register_file/reg_file_reg[3][5]
         register_file/reg_file_reg[3][0]
         register_file/reg_file_reg[3][1]
         register_file/reg_file_reg[3][4]
         register_file/reg_file_reg[3][6]
         register_file/reg_file_reg[3][3]
         register_file/reg_file_reg[3][2]
         register_file/reg_file_reg[3][7]
         register_file/reg_file_reg[2][4]
         register_file/reg_file_reg[2][2]
         register_file/reg_file_reg[2][5]
         register_file/reg_file_reg[2][6]
         register_file/reg_file_reg[2][7]
         register_file/reg_file_reg[2][3]
         register_file/reg_file_reg[12][5]
         alu/out_valid_reg
         alu/alu_out_reg[7]
         alu/alu_out_reg[6]
         alu/alu_out_reg[5]
         alu/alu_out_reg[4]
         alu/alu_out_reg[3]
         alu/alu_out_reg[2]
         alu/alu_out_reg[1]
         alu/alu_out_reg[0]
         alu/alu_out_reg[15]
         alu/alu_out_reg[14]
         alu/alu_out_reg[13]
         alu/alu_out_reg[12]
         alu/alu_out_reg[11]
         alu/alu_out_reg[10]
         alu/alu_out_reg[9]
         alu/alu_out_reg[8]
         ref_clk_rst_sync/syn_rst_reg_reg[0]
         ref_clk_rst_sync/syn_rst_reg_reg[2]
         ref_clk_rst_sync/syn_rst_reg_reg[1]
         tx_div/clk_reg_reg
         tx_div/counter_reg[4]
         tx_div/counter_reg[0]
         tx_div/counter_reg[6]
         tx_div/counter_reg[2]
         tx_div/counter_reg[5]
         tx_div/counter_reg[1]
         tx_div/counter_reg[3]
         tx_div/counter_reg[7]
         rx_div/clk_reg_reg
         rx_div/counter_reg[4]
         rx_div/counter_reg[0]
         rx_div/counter_reg[6]
         rx_div/counter_reg[2]
         rx_div/counter_reg[5]
         rx_div/counter_reg[1]
         rx_div/counter_reg[3]
         rx_div/counter_reg[7]
         pulse_gen/q_reg
         pulse_gen/out_reg
         data_sync/dut1/enable_sync_reg_reg[0]
         data_sync/dut1/enable_sync_reg_reg[1]
         data_sync/dut3/sync_bus_reg[7]
         data_sync/dut3/sync_bus_reg[3]
         data_sync/dut3/sync_bus_reg[6]
         data_sync/dut3/sync_bus_reg[5]
         data_sync/dut3/sync_bus_reg[0]
         data_sync/dut3/sync_bus_reg[4]
         data_sync/dut3/sync_bus_reg[2]
         data_sync/dut3/sync_bus_reg[1]
         uart_RX/dut0/sampled_data_reg[2]
         uart_RX/dut0/sampled_data_reg[0]
         uart_RX/dut0/sampled_data_reg[1]
         uart_RX/dut0/sampled_bit_reg
         uart_RX/dut1/data_bit_counter_reg[2]
         uart_RX/dut1/data_bit_counter_reg[1]
         uart_RX/dut1/data_bit_counter_reg[0]
         uart_RX/dut1/edge_counter_reg[5]
         uart_RX/dut1/edge_counter_reg[0]
         uart_RX/dut1/edge_counter_reg[4]
         uart_RX/dut1/edge_counter_reg[3]
         uart_RX/dut1/edge_counter_reg[2]
         uart_RX/dut1/edge_counter_reg[1]
         uart_RX/dut2/current_state_reg[2]
         uart_RX/dut2/current_state_reg[1]
         uart_RX/dut2/current_state_reg[0]
         uart_RX/dut3/p_data_reg[0]
         uart_RX/dut3/p_data_reg[7]
         uart_RX/dut3/p_data_reg[3]
         uart_RX/dut3/p_data_reg[6]
         uart_RX/dut3/p_data_reg[5]
         uart_RX/dut3/p_data_reg[2]
         uart_RX/dut3/p_data_reg[4]
         uart_RX/dut3/p_data_reg[1]
         uart_RX/dut4/parity_error_reg
         uart_RX/dut6/stop_error_reg
         async_fifo/dut1/w_address_reg[3]
         async_fifo/dut1/w_address_reg[0]
         async_fifo/dut1/w_address_reg[2]
         async_fifo/dut1/w_address_reg[1]
         async_fifo/dut1/wr_ptr_reg[4]
         async_fifo/dut1/wr_ptr_reg[0]
         async_fifo/dut1/wr_ptr_reg[3]
         async_fifo/dut1/wr_ptr_reg[2]
         async_fifo/dut1/wr_ptr_reg[1]
         async_fifo/dut2/fifo_reg[1][7]
         async_fifo/dut2/fifo_reg[1][6]
         async_fifo/dut2/fifo_reg[1][5]
         async_fifo/dut2/fifo_reg[1][4]
         async_fifo/dut2/fifo_reg[1][3]
         async_fifo/dut2/fifo_reg[1][2]
         async_fifo/dut2/fifo_reg[1][1]
         async_fifo/dut2/fifo_reg[1][0]
         async_fifo/dut2/fifo_reg[5][7]
         async_fifo/dut2/fifo_reg[5][6]
         async_fifo/dut2/fifo_reg[5][5]
         async_fifo/dut2/fifo_reg[5][4]
         async_fifo/dut2/fifo_reg[5][3]
         async_fifo/dut2/fifo_reg[5][2]
         async_fifo/dut2/fifo_reg[5][1]
         async_fifo/dut2/fifo_reg[9][7]
         async_fifo/dut2/fifo_reg[9][6]
         async_fifo/dut2/fifo_reg[9][5]
         async_fifo/dut2/fifo_reg[9][4]
         async_fifo/dut2/fifo_reg[9][3]
         async_fifo/dut2/fifo_reg[9][2]
         async_fifo/dut2/fifo_reg[9][1]
         async_fifo/dut2/fifo_reg[9][0]
         async_fifo/dut2/fifo_reg[13][7]
         async_fifo/dut2/fifo_reg[13][6]
         async_fifo/dut2/fifo_reg[13][5]
         async_fifo/dut2/fifo_reg[13][4]
         async_fifo/dut2/fifo_reg[13][3]
         async_fifo/dut2/fifo_reg[13][2]
         async_fifo/dut2/fifo_reg[13][1]
         async_fifo/dut2/fifo_reg[13][0]
         async_fifo/dut2/fifo_reg[3][7]
         async_fifo/dut2/fifo_reg[3][6]
         async_fifo/dut2/fifo_reg[3][5]
         async_fifo/dut2/fifo_reg[3][4]
         async_fifo/dut2/fifo_reg[3][3]
         async_fifo/dut2/fifo_reg[3][2]
         async_fifo/dut2/fifo_reg[3][1]
         async_fifo/dut2/fifo_reg[3][0]
         async_fifo/dut2/fifo_reg[7][7]
         async_fifo/dut2/fifo_reg[7][6]
         async_fifo/dut2/fifo_reg[7][5]
         async_fifo/dut2/fifo_reg[7][4]
         async_fifo/dut2/fifo_reg[7][3]
         async_fifo/dut2/fifo_reg[7][2]
         async_fifo/dut2/fifo_reg[7][1]
         async_fifo/dut2/fifo_reg[7][0]
         async_fifo/dut2/fifo_reg[11][7]
         async_fifo/dut2/fifo_reg[11][6]
         async_fifo/dut2/fifo_reg[11][5]
         async_fifo/dut2/fifo_reg[11][4]
         async_fifo/dut2/fifo_reg[11][3]
         async_fifo/dut2/fifo_reg[11][2]
         async_fifo/dut2/fifo_reg[11][1]
         async_fifo/dut2/fifo_reg[11][0]
         async_fifo/dut2/fifo_reg[15][7]
         async_fifo/dut2/fifo_reg[15][6]
         async_fifo/dut2/fifo_reg[15][5]
         async_fifo/dut2/fifo_reg[15][4]
         async_fifo/dut2/fifo_reg[15][3]
         async_fifo/dut2/fifo_reg[15][1]
         async_fifo/dut2/fifo_reg[15][0]
         async_fifo/dut2/fifo_reg[2][7]
         async_fifo/dut2/fifo_reg[2][6]
         async_fifo/dut2/fifo_reg[2][5]
         async_fifo/dut2/fifo_reg[2][4]
         async_fifo/dut2/fifo_reg[2][3]
         async_fifo/dut2/fifo_reg[2][2]
         async_fifo/dut2/fifo_reg[2][1]
         async_fifo/dut2/fifo_reg[2][0]
         async_fifo/dut2/fifo_reg[6][7]
         async_fifo/dut2/fifo_reg[6][6]
         async_fifo/dut2/fifo_reg[6][5]
         async_fifo/dut2/fifo_reg[6][4]
         async_fifo/dut2/fifo_reg[6][3]
         async_fifo/dut2/fifo_reg[6][2]
         async_fifo/dut2/fifo_reg[6][1]
         async_fifo/dut2/fifo_reg[6][0]
         async_fifo/dut2/fifo_reg[10][7]
         async_fifo/dut2/fifo_reg[10][6]
         async_fifo/dut2/fifo_reg[10][5]
         async_fifo/dut2/fifo_reg[10][4]
         async_fifo/dut2/fifo_reg[10][3]
         async_fifo/dut2/fifo_reg[10][2]
         async_fifo/dut2/fifo_reg[10][1]
         async_fifo/dut2/fifo_reg[10][0]
         async_fifo/dut2/fifo_reg[14][7]
         async_fifo/dut2/fifo_reg[14][6]
         async_fifo/dut2/fifo_reg[14][5]
         async_fifo/dut2/fifo_reg[14][4]
         async_fifo/dut2/fifo_reg[14][3]
         async_fifo/dut2/fifo_reg[14][2]
         async_fifo/dut2/fifo_reg[14][1]
         async_fifo/dut2/fifo_reg[14][0]
         async_fifo/dut2/fifo_reg[0][7]
         async_fifo/dut2/fifo_reg[0][6]
         async_fifo/dut2/fifo_reg[0][5]
         async_fifo/dut2/fifo_reg[0][4]
         async_fifo/dut2/fifo_reg[0][3]
         async_fifo/dut2/fifo_reg[0][2]
         async_fifo/dut2/fifo_reg[0][1]
         async_fifo/dut2/fifo_reg[0][0]
         async_fifo/dut2/fifo_reg[4][7]
         async_fifo/dut2/fifo_reg[4][6]
         async_fifo/dut2/fifo_reg[4][5]
         async_fifo/dut2/fifo_reg[4][4]
         async_fifo/dut2/fifo_reg[4][3]
         async_fifo/dut2/fifo_reg[4][2]
         async_fifo/dut2/fifo_reg[4][1]
         async_fifo/dut2/fifo_reg[4][0]
         async_fifo/dut2/fifo_reg[8][7]
         async_fifo/dut2/fifo_reg[8][6]
         async_fifo/dut2/fifo_reg[8][5]
         async_fifo/dut2/fifo_reg[8][4]
         async_fifo/dut2/fifo_reg[8][3]
         async_fifo/dut2/fifo_reg[8][2]
         async_fifo/dut2/fifo_reg[8][1]
         async_fifo/dut2/fifo_reg[8][0]
         async_fifo/dut2/fifo_reg[12][7]
         async_fifo/dut2/fifo_reg[12][6]
         async_fifo/dut2/fifo_reg[12][5]
         async_fifo/dut2/fifo_reg[12][4]
         async_fifo/dut2/fifo_reg[12][3]
         async_fifo/dut2/fifo_reg[12][2]
         async_fifo/dut2/fifo_reg[12][1]
         async_fifo/dut2/fifo_reg[12][0]
         async_fifo/dut2/fifo_reg[5][0]
         async_fifo/dut2/fifo_reg[15][2]
         async_fifo/dut3/rd_ptr_reg[4]
         async_fifo/dut3/rd_ptr_reg[0]
         async_fifo/dut3/rd_address_reg[0]
         async_fifo/dut3/rd_address_reg[1]
         async_fifo/dut3/rd_address_reg[2]
         async_fifo/dut3/rd_ptr_reg[1]
         async_fifo/dut3/rd_ptr_reg[2]
         async_fifo/dut3/rd_ptr_reg[3]
         async_fifo/dut3/rd_address_reg[3]
         async_fifo/dut4/q2_reg[4]
         async_fifo/dut4/q2_reg[3]
         async_fifo/dut4/q2_reg[2]
         async_fifo/dut4/q2_reg[1]
         async_fifo/dut4/q2_reg[0]
         async_fifo/dut4/q1_reg[4]
         async_fifo/dut4/q1_reg[3]
         async_fifo/dut4/q1_reg[2]
         async_fifo/dut4/q1_reg[1]
         async_fifo/dut4/q1_reg[0]
         async_fifo/dut5/q2_reg[0]
         async_fifo/dut5/q2_reg[1]
         async_fifo/dut5/q2_reg[4]
         async_fifo/dut5/q2_reg[3]
         async_fifo/dut5/q2_reg[2]
         async_fifo/dut5/q1_reg[4]
         async_fifo/dut5/q1_reg[3]
         async_fifo/dut5/q1_reg[2]
         async_fifo/dut5/q1_reg[1]
         async_fifo/dut5/q1_reg[0]
         UART_tx/uut0/current_state_reg[0]
         UART_tx/uut0/current_state_reg[2]
         UART_tx/uut0/current_state_reg[1]
         UART_tx/uut1/parallel_data_reg_reg[6]
         UART_tx/uut1/parallel_data_reg_reg[5]
         UART_tx/uut1/parallel_data_reg_reg[4]
         UART_tx/uut1/parallel_data_reg_reg[3]
         UART_tx/uut1/parallel_data_reg_reg[2]
         UART_tx/uut1/parallel_data_reg_reg[1]
         UART_tx/uut1/parallel_data_reg_reg[7]
         UART_tx/uut1/parallel_data_reg_reg[0]
         UART_tx/uut1/counter_reg[2]
         UART_tx/uut1/counter_reg[0]
         UART_tx/uut1/counter_reg[1]
         UART_tx/uut2/parity_bit_reg
         data_sync/dut2/q_reg
         data_sync/dut2/out_reg
         uart_clk_rst_sync/syn_rst_reg_reg[0]
         uart_clk_rst_sync/syn_rst_reg_reg[2]
         uart_clk_rst_sync/syn_rst_reg_reg[1]

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 17006 faults were added to fault list.
 0            8314   5075         1/0/0    69.76%      0.01
 0            1657   3417         2/0/0    79.51%      0.01
 0             764   2652         3/0/0    84.02%      0.01
 0             580   2064         6/0/1    87.47%      0.01
 0             409   1651         9/0/2    89.91%      0.01
 0             281   1370         9/0/3    91.56%      0.01
 0             305   1064         9/1/3    93.36%      0.02
 0             203    858        11/2/3    94.57%      0.02
 0             171    685        13/2/4    95.59%      0.02
 0             114    565        17/3/4    96.29%      0.02
 0              91    467        22/4/4    96.85%      0.02
 0              86    374        28/4/4    97.40%      0.02
 0              74    294        32/5/6    97.86%      0.02
 0              84    202        39/5/6    98.41%      0.03
 0              55    141        43/6/9    98.75%      0.03
 0              61     75       48/6/10    99.14%      0.03
 0              36     33       54/6/11    99.39%      0.03
 0              11     21       55/6/12    99.46%      0.03
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      16829
 Possibly detected                PT          0
 Undetectable                     UD         86
 ATPG untestable                  AU         70
 Not detected                     ND         21
 -----------------------------------------------
 total faults                             17006
 test coverage                            99.46%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
##################### Close Formality Setup file ###########################
set_svf -off
1
############################################################################
#####                            area report                           #####      
############################################################################
report_area -hierarchy > area.rpt
############################################################################
#####                            power report                          #####      
############################################################################
report_power -hierarchy > power.rpt
############################################################################
#####                            hold report                          #####    
############################################################################
report_timing -max_paths 100 -delay_type min > hold.rpt
############################################################################
#####                            setup report                          #####     
############################################################################
report_timing -max_paths 100 -delay_type max > setup.rpt
############################################################################
#####                       clock_attr report                          #####      
############################################################################
report_clock -attributes > clocks.rpt
############################################################################
#####                       constraints report                         #####      
############################################################################
report_constraint -all_violators > constraints.rpt
write_file -format verilog -hierarchy -output dft_netlist.v
Writing verilog file '/home/IC/FINAL_PROJECT/DFT/dft/dft_netlist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_file -format ddc -hierarchy -output dft_netlist.ddc
Writing ddc file 'dft_netlist.ddc'.
1
write_sdc  -nosplit TOP_MODULE.sdc
1
write_sdf           TOP_MODULE.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/FINAL_PROJECT/DFT/dft/TOP_MODULE.sdf'. (WT-3)
1
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> 