
---------- Begin Simulation Statistics ----------
final_tick                                 4379470000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 113507                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725096                       # Number of bytes of host memory used
host_op_rate                                   222448                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   103.55                       # Real time elapsed on the host
host_tick_rate                               42291634                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11754108                       # Number of instructions simulated
sim_ops                                      23035421                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004379                       # Number of seconds simulated
sim_ticks                                  4379470000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12221779                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9779691                       # number of cc regfile writes
system.cpu.committedInsts                    11754108                       # Number of Instructions Simulated
system.cpu.committedOps                      23035421                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.745181                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.745181                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463298                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4331531                       # number of floating regfile writes
system.cpu.idleCycles                          334904                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               121897                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2433494                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.900137                       # Inst execution rate
system.cpu.iew.exec_refs                      4903920                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     533294                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  770766                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4693947                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                194                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             14185                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               714595                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27250542                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4370626                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            276882                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25402125                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5154                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                202528                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 116743                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                213507                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            280                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        41354                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80543                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33777201                       # num instructions consuming a value
system.cpu.iew.wb_count                      25236676                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.628434                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21226752                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.881247                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25278693                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31859028                       # number of integer regfile reads
system.cpu.int_regfile_writes                19215054                       # number of integer regfile writes
system.cpu.ipc                               1.341955                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.341955                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            166254      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17439922     67.92%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                19014      0.07%     68.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630556      2.46%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              197932      0.77%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               323969      1.26%     73.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11164      0.04%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55474      0.22%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667729      6.49%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98668      0.38%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49203      0.19%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49153      0.19%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2551777      9.94%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              369071      1.44%     92.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1866576      7.27%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178867      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25679007                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4666403                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9189505                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4509879                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5039048                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      310009                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012072                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  132068     42.60%     42.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     42.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     42.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     42.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     42.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     42.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     42.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     42.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     42.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     42.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     42.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     42.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     42.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    282      0.09%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     42.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     86      0.03%     42.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   129      0.04%     42.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     42.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     42.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     42.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     42.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     42.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     42.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     42.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     42.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     42.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     42.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv               128      0.04%     42.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     42.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     42.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     42.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     42.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     42.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     42.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     42.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     42.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     42.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     42.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     42.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     42.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     42.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     42.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     42.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     42.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     42.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     42.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  32158     10.37%     53.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1276      0.41%     53.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            140201     45.22%     98.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3681      1.19%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21156359                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           50915469                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20726797                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26426849                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27248304                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25679007                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2238                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4215115                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             12914                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2039                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6336825                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       8424037                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.048302                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.498916                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2378076     28.23%     28.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              486099      5.77%     34.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              602213      7.15%     41.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1206953     14.33%     55.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1241947     14.74%     70.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              852328     10.12%     80.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              815857      9.68%     90.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              481459      5.72%     95.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              359105      4.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8424037                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.931748                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            282134                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           233334                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4693947                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              714595                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9770432                       # number of misc regfile reads
system.cpu.numCycles                          8758941                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            8249                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10348                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22812                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       157517                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4967                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       315547                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4968                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               9107                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2498                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7850                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3357                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3357                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9107                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        35276                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        35276                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  35276                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       957568                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       957568                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  957568                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             12464                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12464    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               12464                       # Request fanout histogram
system.membus.reqLayer2.occupancy            36603000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           66225000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4379470000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            139859                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       110550                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        14264                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           47737                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            18170                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           18170                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         14521                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       125339                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        43303                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       430271                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                473574                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1842048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     16099904                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               17941952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           15036                       # Total snoops (count)
system.tol2bus.snoopTraffic                    160000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           173064                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.028735                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.167096                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 168092     97.13%     97.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4971      2.87%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             173064                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          280089500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         215264997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          21794970                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4379470000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                11204                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               134358                       # number of demand (read+write) hits
system.l2.demand_hits::total                   145562                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               11204                       # number of overall hits
system.l2.overall_hits::.cpu.data              134358                       # number of overall hits
system.l2.overall_hits::total                  145562                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3315                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               9151                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12466                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3315                       # number of overall misses
system.l2.overall_misses::.cpu.data              9151                       # number of overall misses
system.l2.overall_misses::total                 12466                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    269849000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    714495500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        984344500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    269849000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    714495500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       984344500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            14519                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           143509                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               158028                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           14519                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          143509                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              158028                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.228322                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.063766                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.078885                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.228322                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.063766                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.078885                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81402.413273                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78078.406732                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78962.337558                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81402.413273                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78078.406732                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78962.337558                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2498                       # number of writebacks
system.l2.writebacks::total                      2498                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          9150                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12465                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         9150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12465                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    236709000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    622936000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    859645000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    236709000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    622936000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    859645000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.228322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.063759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.078878                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.228322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.063759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.078878                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71405.429864                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68080.437158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68964.701163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71405.429864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68080.437158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68964.701163                       # average overall mshr miss latency
system.l2.replacements                          15034                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       108052                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           108052                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       108052                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       108052                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        14261                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            14261                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        14261                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        14261                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          281                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           281                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             14813                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14813                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3357                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3357                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    259228000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     259228000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         18170                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18170                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.184755                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.184755                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77220.137027                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77220.137027                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3357                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3357                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    225658000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    225658000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.184755                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.184755                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67220.137027                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67220.137027                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          11204                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              11204                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    269849000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    269849000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        14519                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          14519                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.228322                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.228322                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81402.413273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81402.413273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    236709000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    236709000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.228322                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.228322                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71405.429864                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71405.429864                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        119545                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            119545                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         5794                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5794                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    455267500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    455267500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       125339                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        125339                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.046227                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.046227                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78575.681740                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78575.681740                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         5793                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5793                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    397278000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    397278000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.046219                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.046219                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68578.974625                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68578.974625                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4379470000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1974.721767                       # Cycle average of tags in use
system.l2.tags.total_refs                      315258                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17082                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.455567                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     184.730521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       254.035127                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1535.956118                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.090200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.124041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.749979                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.964220                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1749                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    648164                       # Number of tag accesses
system.l2.tags.data_accesses                   648164                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4379470000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8899.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005063979750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          143                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          143                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               27650                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2260                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       12464                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2498                       # Number of write requests accepted
system.mem_ctrls.readBursts                     12464                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2498                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    251                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    70                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 12464                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2498                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      85.307692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.294515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    442.357628                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           138     96.50%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      1.40%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.70%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.70%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           143                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.776224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.736908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.183332                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               95     66.43%     66.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      2.10%     68.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               32     22.38%     90.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      6.29%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      2.10%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           143                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   16064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  797696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               159872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    182.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     36.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    4379381000                       # Total gap between requests
system.mem_ctrls.avgGap                     292700.24                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       212096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       569536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       153536                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 48429604.495521150529                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 130046786.483295932412                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 35058123.471561625600                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3314                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         9150                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2498                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    100324000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    249238750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 108308263500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30272.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27239.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  43357991.79                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       212096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       585600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        797696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       212096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       212096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       159872                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       159872                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3314                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         9150                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          12464                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2498                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2498                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     48429604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    133714810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        182144415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     48429604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     48429604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     36504874                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        36504874                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     36504874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     48429604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    133714810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       218649289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                12213                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2399                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          875                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          730                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2057                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1505                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          995                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          367                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1205                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          905                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          478                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          233                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          494                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          591                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          347                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          194                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          155                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          205                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          258                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           70                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           86                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           61                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           94                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          220                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          135                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          155                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               120569000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              61065000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          349562750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9872.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28622.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                9029                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1899                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.93                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           79.16                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3671                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   254.134568                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   166.213144                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   261.059285                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1273     34.68%     34.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1156     31.49%     66.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          439     11.96%     78.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          229      6.24%     84.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          148      4.03%     88.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           87      2.37%     90.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          119      3.24%     94.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           55      1.50%     95.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          165      4.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3671                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                781632                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             153536                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              178.476391                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               35.058123                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.67                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy        11059860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         5851890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       32986800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       4859820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 345427680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1136718510                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    724479840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    2261384400                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   516.360290                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1871982500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    146120000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2361367500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy        15243900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         8079555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       54214020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       7662960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 345427680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1181468070                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    686796000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    2298892185                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   524.924748                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1774321250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    146120000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2459028750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4379470000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4379470000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 116743                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1420765                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1166654                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1374                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4187722                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1530779                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28255066                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  9118                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 602982                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 368649                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 422186                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27329                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37045820                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    68891597                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36572601                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6941082                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30399202                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6646612                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      12                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  14                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2946925                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4379470000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4379470000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       734177                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           734177                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       734177                       # number of overall hits
system.cpu.icache.overall_hits::total          734177                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        15825                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          15825                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        15825                       # number of overall misses
system.cpu.icache.overall_misses::total         15825                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    481997998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    481997998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    481997998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    481997998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       750002                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       750002                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       750002                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       750002                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.021100                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021100                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.021100                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021100                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 30458.009352                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 30458.009352                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 30458.009352                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 30458.009352                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1285                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                33                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    38.939394                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        14264                       # number of writebacks
system.cpu.icache.writebacks::total             14264                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1304                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1304                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1304                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1304                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        14521                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        14521                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        14521                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        14521                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    410540498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    410540498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    410540498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    410540498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.019361                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019361                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.019361                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019361                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 28272.191860                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28272.191860                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 28272.191860                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28272.191860                       # average overall mshr miss latency
system.cpu.icache.replacements                  14264                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       734177                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          734177                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        15825                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         15825                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    481997998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    481997998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       750002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       750002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.021100                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021100                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 30458.009352                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 30458.009352                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1304                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1304                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        14521                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        14521                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    410540498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    410540498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.019361                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019361                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28272.191860                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28272.191860                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4379470000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.148642                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              748697                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             14520                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             51.563154                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.148642                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996674                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996674                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           83                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1514524                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1514524                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4379470000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       73070                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  608826                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  454                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 280                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 260009                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  205                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    721                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4462536                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      533982                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           326                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           363                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4379470000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4379470000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4379470000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      750723                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           879                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4379470000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1080410                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2639511                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3943829                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                643544                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 116743                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2388553                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2756                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28841513                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11146                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         32733292                       # The number of ROB reads
system.cpu.rob.writes                        54997360                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      3703431                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3703431                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3705469                       # number of overall hits
system.cpu.dcache.overall_hits::total         3705469                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1137927                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1137927                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1138589                       # number of overall misses
system.cpu.dcache.overall_misses::total       1138589                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  14087801920                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14087801920                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  14087801920                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14087801920                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4841358                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4841358                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4844058                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4844058                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.235043                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.235043                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.235049                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.235049                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 12380.233460                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12380.233460                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 12373.035327                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12373.035327                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11477                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           66                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               851                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.486486                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           66                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       108052                       # number of writebacks
system.cpu.dcache.writebacks::total            108052                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       994829                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       994829                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       994829                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       994829                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       143098                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       143098                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       143509                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       143509                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2344658920                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2344658920                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2355687420                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2355687420                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029557                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029557                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029626                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029626                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16384.987351                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16384.987351                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16414.910702                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16414.910702                       # average overall mshr miss latency
system.cpu.dcache.replacements                 143253                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3266349                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3266349                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1119755                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1119755                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13624230000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13624230000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4386104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4386104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.255296                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.255296                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12167.152636                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12167.152636                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       994826                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       994826                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       124929                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       124929                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1899349000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1899349000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028483                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028483                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15203.427547                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15203.427547                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       437082                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         437082                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        18172                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        18172                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    463571920                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    463571920                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455254                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455254                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.039916                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039916                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 25510.231125                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25510.231125                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        18169                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        18169                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    445309920                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    445309920                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.039910                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039910                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 24509.324674                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24509.324674                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2038                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2038                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          662                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          662                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2700                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2700                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.245185                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.245185                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          411                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          411                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11028500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11028500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.152222                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.152222                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 26833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 26833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4379470000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.247388                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3848978                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            143509                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.820464                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.247388                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993154                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993154                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9831625                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9831625                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4379470000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   4379470000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3085845                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2924835                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117048                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2545899                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2542323                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.859539                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   36504                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11527                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8579                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2948                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          459                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4168078                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            115040                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      7836640                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.939451                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.490362                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         3569740     45.55%     45.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          842581     10.75%     56.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          416969      5.32%     61.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          256789      3.28%     64.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          257804      3.29%     68.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           56014      0.71%     68.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           67221      0.86%     69.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           82253      1.05%     70.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2287269     29.19%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      7836640                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11754108                       # Number of instructions committed
system.cpu.commit.opsCommitted               23035421                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539707                       # Number of memory references committed
system.cpu.commit.loads                       4085121                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257350                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20468524                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134211      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15319149     66.50%     67.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245219      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286835      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23035421                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2287269                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11754108                       # Number of Instructions committed
system.cpu.thread0.numOps                    23035421                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1118105                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15936119                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3085845                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2587406                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       7181392                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  238812                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  710                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4257                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          166                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    750004                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 21942                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            8424037                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.607470                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.460608                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2908297     34.52%     34.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    66656      0.79%     35.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1836341     21.80%     57.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   128393      1.52%     58.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   169571      2.01%     60.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   113777      1.35%     62.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   189046      2.24%     64.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   212152      2.52%     66.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2799804     33.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              8424037                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.352308                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.819412                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
