(window.webpackJsonp=window.webpackJsonp||[]).push([[6],{376:function(t,s,a){"use strict";a.r(s);var r=a(2),_=Object(r.a)({},(function(){var t=this,s=t._self._c;return s("ContentSlotsDistributor",{attrs:{"slot-key":t.$parent.slotKey}},[s("h1",{attrs:{id:"博客笔记"}},[s("a",{staticClass:"header-anchor",attrs:{href:"#博客笔记"}},[t._v("#")]),t._v(" 博客笔记")]),t._v(" "),s("h2",{attrs:{id:"ic-focused-universal-linux"}},[s("a",{staticClass:"header-anchor",attrs:{href:"#ic-focused-universal-linux"}},[t._v("#")]),t._v(" IC-focused Universal Linux")]),t._v(" "),s("ul",[s("li",[s("RouterLink",{attrs:{to:"/pages/Linux_01/"}},[t._v("01.Linux运行原理")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/Linux_02/"}},[t._v("02.进程管理")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/Linux_03/"}},[t._v("03.Shell结构")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/Linux_04/"}},[t._v("04.文本处理")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/Linux_05/"}},[t._v("05.Shell编程")])],1)]),t._v(" "),s("hr"),t._v(" "),s("h2",{attrs:{id:"verilog-hdl"}},[s("a",{staticClass:"header-anchor",attrs:{href:"#verilog-hdl"}},[t._v("#")]),t._v(" Verilog HDL")]),t._v(" "),s("ul",[s("li",[s("RouterLink",{attrs:{to:"/pages/Verilog_01/"}},[t._v("01.Verilog HDL 时序电路的基本元件设计")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/Verilog_02/"}},[t._v("02.Verilog HDL有限状态机（FSM）设计基础")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/Verilog_03/"}},[t._v("03.testBench的编写规范")])],1)]),t._v(" "),s("hr"),t._v(" "),s("h2",{attrs:{id:"fpga"}},[s("a",{staticClass:"header-anchor",attrs:{href:"#fpga"}},[t._v("#")]),t._v(" FPGA")]),t._v(" "),s("ul",[s("li",[s("RouterLink",{attrs:{to:"/pages/FPGA_01/"}},[t._v("FPGA 01.一次最小的FPGA工程构建-从闪烁到流水")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/FPGA_02/"}},[t._v("FPGA 02.按键不是输入信号，而是一段时间——一次关于消抖的记录")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/FPGA_03/"}},[t._v("FPGA 03.我与 PWM 的爱恨情仇")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/FPGA_04/"}},[t._v("FPGA 04.串口通信")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/FPGA_05/"}},[t._v("FPGA 05.IP 核的基本使用与注意事项")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/FPGA_06/"}},[t._v("FPGA 06.PLL 锁相环的认识")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/FPGA_07/"}},[t._v("FPGA 07.FIFO、ROM、RAM理解")])],1)]),t._v(" "),s("hr"),t._v(" "),s("h2",{attrs:{id:"neural-networks"}},[s("a",{staticClass:"header-anchor",attrs:{href:"#neural-networks"}},[t._v("#")]),t._v(" Neural Networks")]),t._v(" "),s("ul",[s("li",[s("RouterLink",{attrs:{to:"/pages/NN_01/"}},[t._v("NN 01. 关于线性网络的研究和记录")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/NN_02/"}},[t._v("NN 02.若干损失函数的研究")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/NN_03/"}},[t._v("NN 03.若干激活函数的研究")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/NN_04/"}},[t._v("NN 04.卷积和LeNet神经网络")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/NN_05/"}},[t._v("NN 05.AlexNet 与使用“块”的神经网络")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/NN_06/"}},[t._v("NN 06.并行块和深度神经网络的深究解释")])],1)]),t._v(" "),s("hr"),t._v(" "),s("h2",{attrs:{id:"pcb-lauout"}},[s("a",{staticClass:"header-anchor",attrs:{href:"#pcb-lauout"}},[t._v("#")]),t._v(" PCB Lauout")]),t._v(" "),s("ul",[s("li",[s("RouterLink",{attrs:{to:"/pages/PCB_01/"}},[t._v("Layout 01.PCB设计的流程概述")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/PCB_02/"}},[t._v("Layout 02.阻抗")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/PCB_03/"}},[t._v("Layout 03.常用模块的PCB绘制要点")])],1)]),t._v(" "),s("hr"),t._v(" "),s("h2",{attrs:{id:"rust"}},[s("a",{staticClass:"header-anchor",attrs:{href:"#rust"}},[t._v("#")]),t._v(" Rust")]),t._v(" "),s("ul",[s("li",[s("RouterLink",{attrs:{to:"/pages/Rust_00/"}},[t._v("00.Rust的基本素养")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/Rust_01/"}},[t._v("01.Rust的变量与可变性")])],1),t._v(" "),s("li",[s("a",{attrs:{href:"/pages/Rust_02"}},[t._v("02.Rust的数据类型")])]),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/Rust_03/"}},[t._v("03.Rust的函数和注释")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/Rust_04/"}},[t._v("04.Rust的控制流")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/Rust_05/"}},[t._v("05.Rust的所有权概念")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/Rust_06/"}},[t._v("06.Rust的引用和借用")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/Rust_07/"}},[t._v("07.Rust的Slice类型")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/Rust_08/"}},[t._v("08.Rust的结构体类型")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/00.目录页/pages/Rust_09/"}},[t._v("09.Rust的结构体的打印与调试")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/00.目录页/pages/Rust_10/"}},[t._v("10.Rust的方法")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/00.目录页/pages/Rust_11/"}},[t._v("11.Rust的枚举")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/00.目录页/pages/Rust_12/"}},[t._v("12.Rust的match控制流结构")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/Rust_13/"}},[t._v("13.Rust的语法糖-iflet")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/Rust_14/"}},[t._v("14.Rust的模块系统")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/Rust_15/"}},[t._v("15.Rust的Vector")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/Rust_16/"}},[t._v("16.Rust的String类型基本原理")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/Rust_17/"}},[t._v("17.Rust的HashMap")])],1)]),t._v(" "),s("hr"),t._v(" "),s("h2",{attrs:{id:"advanced-python"}},[s("a",{staticClass:"header-anchor",attrs:{href:"#advanced-python"}},[t._v("#")]),t._v(" Advanced Python")]),t._v(" "),s("ul",[s("li",[s("RouterLink",{attrs:{to:"/pages/Python_01/"}},[t._v("01.numpy 模块")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/Python_02/"}},[t._v("02.pandas 模块")])],1),t._v(" "),s("li",[s("RouterLink",{attrs:{to:"/pages/Python_03/"}},[t._v("03.matplotlib 模块")])],1)]),t._v(" "),s("hr"),t._v(" "),s("p",[s("strong",[s("a",{attrs:{href:"/message-board"}},[t._v("留言板")])])])])}),[],!1,null,null,null);s.default=_.exports}}]);