computer {
	cpu_throttle = false
	clock_period = 10
	clock_start = false
	cpu_mod = true
	mem_elwro = 1
	mem_mega = 0
	mem_os_segments = 2
	fpga = false
}

fpga {
	device = "/dev/ttyUSB0"
	speed = 1000000
}

log {
	enabled = false
}

channel 0 = iotester {
}
channel 1 = iotester {
}
channel 2 = iotester {
}
channel 3 = iotester {
}
channel 4 = iotester {
}
channel 5 = iotester {
}
channel 6 = iotester {
}
channel 7 = iotester {
}
channel 8 = iotester {
}
channel 9 = iotester {
}
channel 10 = iotester {
}
channel 11 = iotester {
}
channel 12 = iotester {
}
channel 13 = iotester {
}
channel 14 = iotester {
}
channel 15 = iotester {
}
