{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716479670699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716479670709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 23:54:30 2024 " "Processing started: Thu May 23 23:54:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716479670709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716479670709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off iir -c iir " "Command: quartus_map --read_settings_files=on --write_settings_files=off iir -c iir" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716479670711 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716479671019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716479671019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iir.v 1 1 " "Found 1 design units, including 1 entities, in source file iir.v" { { "Info" "ISGN_ENTITY_NAME" "1 iir " "Found entity 1: iir" {  } { { "iir.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716479680761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716479680761 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pole.v(12) " "Verilog HDL information at pole.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716479680761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pole.v 1 1 " "Found 1 design units, including 1 entities, in source file pole.v" { { "Info" "ISGN_ENTITY_NAME" "1 pole " "Found entity 1: pole" {  } { { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716479680761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716479680761 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "zero.v(17) " "Verilog HDL information at zero.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "zero.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716479680761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero.v 1 1 " "Found 1 design units, including 1 entities, in source file zero.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero " "Found entity 1: zero" {  } { { "zero.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716479680761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716479680761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multc12.v 1 1 " "Found 1 design units, including 1 entities, in source file multc12.v" { { "Info" "ISGN_ENTITY_NAME" "1 multc12 " "Found entity 1: multc12" {  } { { "multc12.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716479680771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716479680771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "iir " "Elaborating entity \"iir\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716479680801 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Xout iir.v(9) " "Verilog HDL warning at iir.v(9): object Xout used but never assigned" {  } { { "iir.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1716479680801 "|iir"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Xout 0 iir.v(9) " "Net \"Xout\" at iir.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "iir.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716479680801 "|iir"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero zero:zeroparallel " "Elaborating entity \"zero\" for hierarchy \"zero:zeroparallel\"" {  } { { "iir.v" "zeroparallel" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716479680801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 zero.v(21) " "Verilog HDL assignment warning at zero.v(21): truncated value with size 32 to match size of target (4)" {  } { { "zero.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716479680801 "|iir|zero:zeroparallel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 zero.v(27) " "Verilog HDL assignment warning at zero.v(27): truncated value with size 32 to match size of target (4)" {  } { { "zero.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716479680801 "|iir|zero:zeroparallel"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i zero.v(17) " "Verilog HDL Always Construct warning at zero.v(17): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "zero.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716479680801 "|iir|zero:zeroparallel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 21 zero.v(47) " "Verilog HDL assignment warning at zero.v(47): truncated value with size 24 to match size of target (21)" {  } { { "zero.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716479680801 "|iir|zero:zeroparallel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pole pole:pole " "Elaborating entity \"pole\" for hierarchy \"pole:pole\"" {  } { { "iir.v" "pole" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716479680801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pole.v(15) " "Verilog HDL assignment warning at pole.v(15): truncated value with size 32 to match size of target (4)" {  } { { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716479680801 "|iir|pole:pole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pole.v(21) " "Verilog HDL assignment warning at pole.v(21): truncated value with size 32 to match size of target (4)" {  } { { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716479680801 "|iir|pole:pole"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i pole.v(12) " "Verilog HDL Always Construct warning at pole.v(12): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716479680811 "|iir|pole:pole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 12 pole.v(80) " "Verilog HDL assignment warning at pole.v(80): truncated value with size 26 to match size of target (12)" {  } { { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716479680811 "|iir|pole:pole"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multc12 pole:pole\|multc12:Umult1 " "Elaborating entity \"multc12\" for hierarchy \"pole:pole\|multc12:Umult1\"" {  } { { "pole.v" "Umult1" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716479680831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\"" {  } { { "multc12.v" "ALTMULT_ADD_component" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716479680871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\"" {  } { { "multc12.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v" 114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716479680881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 UNUSED " "Parameter \"input_aclr_a0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 UNUSED " "Parameter \"input_aclr_b0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 UNUSED " "Parameter \"multiplier_aclr0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr UNUSED " "Parameter \"output_aclr\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a UNUSED " "Parameter \"signed_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b UNUSED " "Parameter \"signed_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a UNUSED " "Parameter \"signed_pipeline_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b UNUSED " "Parameter \"signed_pipeline_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 23 " "Parameter \"width_result\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""}  } { { "multc12.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v" 114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716479680881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_6ha2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_6ha2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_6ha2 " "Found entity 1: mult_add_6ha2" {  } { { "db/mult_add_6ha2.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/mult_add_6ha2.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716479680931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716479680931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_6ha2 pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated " "Elaborating entity \"mult_add_6ha2\" for hierarchy \"pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "d:/file/quartus/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716479680931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_6qa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_6qa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_6qa1 " "Found entity 1: ded_mult_6qa1" {  } { { "db/ded_mult_6qa1.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716479680941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716479680941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_6qa1 pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1 " "Elaborating entity \"ded_mult_6qa1\" for hierarchy \"pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\"" {  } { { "db/mult_add_6ha2.tdf" "ded_mult1" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/mult_add_6ha2.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716479680951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_a3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_a3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_a3c " "Found entity 1: dffpipe_a3c" {  } { { "db/dffpipe_a3c.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/dffpipe_a3c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716479680961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716479680961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_a3c pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|dffpipe_a3c:pre_result " "Elaborating entity \"dffpipe_a3c\" for hierarchy \"pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|dffpipe_a3c:pre_result\"" {  } { { "db/ded_mult_6qa1.tdf" "pre_result" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716479680961 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Yin\[11\] dout\[11\] " "Net \"Yin\[11\]\", which fans out to \"dout\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "zero:zeroparallel\|Xout\[11\] " "Net is fed by \"zero:zeroparallel\|Xout\[11\]\"" {  } { { "zero.v" "Xout\[11\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Yin " "Net is fed by \"Yin\"" {  } { { "iir.v" "Yin" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""}  } { { "iir.v" "Yin\[11\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } } { "iir.v" "dout\[11\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1716479681222 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Yin\[10\] dout\[10\] " "Net \"Yin\[10\]\", which fans out to \"dout\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "zero:zeroparallel\|Xout\[10\] " "Net is fed by \"zero:zeroparallel\|Xout\[10\]\"" {  } { { "zero.v" "Xout\[10\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Yin " "Net is fed by \"Yin\"" {  } { { "iir.v" "Yin" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""}  } { { "iir.v" "Yin\[10\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } } { "iir.v" "dout\[10\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1716479681222 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Yin\[9\] dout\[9\] " "Net \"Yin\[9\]\", which fans out to \"dout\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "zero:zeroparallel\|Xout\[9\] " "Net is fed by \"zero:zeroparallel\|Xout\[9\]\"" {  } { { "zero.v" "Xout\[9\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Yin " "Net is fed by \"Yin\"" {  } { { "iir.v" "Yin" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""}  } { { "iir.v" "Yin\[9\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } } { "iir.v" "dout\[9\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1716479681222 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Yin\[8\] dout\[8\] " "Net \"Yin\[8\]\", which fans out to \"dout\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "zero:zeroparallel\|Xout\[8\] " "Net is fed by \"zero:zeroparallel\|Xout\[8\]\"" {  } { { "zero.v" "Xout\[8\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Yin " "Net is fed by \"Yin\"" {  } { { "iir.v" "Yin" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""}  } { { "iir.v" "Yin\[8\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } } { "iir.v" "dout\[8\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1716479681222 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Yin\[7\] dout\[7\] " "Net \"Yin\[7\]\", which fans out to \"dout\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "zero:zeroparallel\|Xout\[7\] " "Net is fed by \"zero:zeroparallel\|Xout\[7\]\"" {  } { { "zero.v" "Xout\[7\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Yin " "Net is fed by \"Yin\"" {  } { { "iir.v" "Yin" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""}  } { { "iir.v" "Yin\[7\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } } { "iir.v" "dout\[7\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1716479681222 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Yin\[6\] dout\[6\] " "Net \"Yin\[6\]\", which fans out to \"dout\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "zero:zeroparallel\|Xout\[6\] " "Net is fed by \"zero:zeroparallel\|Xout\[6\]\"" {  } { { "zero.v" "Xout\[6\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Yin " "Net is fed by \"Yin\"" {  } { { "iir.v" "Yin" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""}  } { { "iir.v" "Yin\[6\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } } { "iir.v" "dout\[6\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1716479681222 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Yin\[5\] dout\[5\] " "Net \"Yin\[5\]\", which fans out to \"dout\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "zero:zeroparallel\|Xout\[5\] " "Net is fed by \"zero:zeroparallel\|Xout\[5\]\"" {  } { { "zero.v" "Xout\[5\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Yin " "Net is fed by \"Yin\"" {  } { { "iir.v" "Yin" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""}  } { { "iir.v" "Yin\[5\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } } { "iir.v" "dout\[5\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1716479681222 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Yin\[4\] dout\[4\] " "Net \"Yin\[4\]\", which fans out to \"dout\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "zero:zeroparallel\|Xout\[4\] " "Net is fed by \"zero:zeroparallel\|Xout\[4\]\"" {  } { { "zero.v" "Xout\[4\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Yin " "Net is fed by \"Yin\"" {  } { { "iir.v" "Yin" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""}  } { { "iir.v" "Yin\[4\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } } { "iir.v" "dout\[4\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1716479681222 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Yin\[3\] dout\[3\] " "Net \"Yin\[3\]\", which fans out to \"dout\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "zero:zeroparallel\|Xout\[3\] " "Net is fed by \"zero:zeroparallel\|Xout\[3\]\"" {  } { { "zero.v" "Xout\[3\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Yin " "Net is fed by \"Yin\"" {  } { { "iir.v" "Yin" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""}  } { { "iir.v" "Yin\[3\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } } { "iir.v" "dout\[3\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1716479681222 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Yin\[2\] dout\[2\] " "Net \"Yin\[2\]\", which fans out to \"dout\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "zero:zeroparallel\|Xout\[2\] " "Net is fed by \"zero:zeroparallel\|Xout\[2\]\"" {  } { { "zero.v" "Xout\[2\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Yin " "Net is fed by \"Yin\"" {  } { { "iir.v" "Yin" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""}  } { { "iir.v" "Yin\[2\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } } { "iir.v" "dout\[2\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1716479681222 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Yin\[1\] dout\[1\] " "Net \"Yin\[1\]\", which fans out to \"dout\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "zero:zeroparallel\|Xout\[1\] " "Net is fed by \"zero:zeroparallel\|Xout\[1\]\"" {  } { { "zero.v" "Xout\[1\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Yin " "Net is fed by \"Yin\"" {  } { { "iir.v" "Yin" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""}  } { { "iir.v" "Yin\[1\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } } { "iir.v" "dout\[1\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1716479681222 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Yin\[0\] dout\[0\] " "Net \"Yin\[0\]\", which fans out to \"dout\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "zero:zeroparallel\|Xout\[0\] " "Net is fed by \"zero:zeroparallel\|Xout\[0\]\"" {  } { { "zero.v" "Xout\[0\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Yin " "Net is fed by \"Yin\"" {  } { { "iir.v" "Yin" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""}  } { { "iir.v" "Yin\[0\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } } { "iir.v" "dout\[0\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1716479681222 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716479681232 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/output_files/iir.map.smsg " "Generated suppressed messages file C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/output_files/iir.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716479681292 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 36 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 36 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716479681356 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 23 23:54:41 2024 " "Processing ended: Thu May 23 23:54:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716479681356 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716479681356 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716479681356 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716479681356 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 38 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 38 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716479681974 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716479670699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716479670709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 23:54:30 2024 " "Processing started: Thu May 23 23:54:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716479670709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716479670709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off iir -c iir " "Command: quartus_map --read_settings_files=on --write_settings_files=off iir -c iir" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716479670711 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716479671019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716479671019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iir.v 1 1 " "Found 1 design units, including 1 entities, in source file iir.v" { { "Info" "ISGN_ENTITY_NAME" "1 iir " "Found entity 1: iir" {  } { { "iir.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716479680761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716479680761 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pole.v(12) " "Verilog HDL information at pole.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716479680761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pole.v 1 1 " "Found 1 design units, including 1 entities, in source file pole.v" { { "Info" "ISGN_ENTITY_NAME" "1 pole " "Found entity 1: pole" {  } { { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716479680761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716479680761 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "zero.v(17) " "Verilog HDL information at zero.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "zero.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716479680761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero.v 1 1 " "Found 1 design units, including 1 entities, in source file zero.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero " "Found entity 1: zero" {  } { { "zero.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716479680761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716479680761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multc12.v 1 1 " "Found 1 design units, including 1 entities, in source file multc12.v" { { "Info" "ISGN_ENTITY_NAME" "1 multc12 " "Found entity 1: multc12" {  } { { "multc12.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716479680771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716479680771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "iir " "Elaborating entity \"iir\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716479680801 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Xout iir.v(9) " "Verilog HDL warning at iir.v(9): object Xout used but never assigned" {  } { { "iir.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1716479680801 "|iir"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Xout 0 iir.v(9) " "Net \"Xout\" at iir.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "iir.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716479680801 "|iir"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero zero:zeroparallel " "Elaborating entity \"zero\" for hierarchy \"zero:zeroparallel\"" {  } { { "iir.v" "zeroparallel" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716479680801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 zero.v(21) " "Verilog HDL assignment warning at zero.v(21): truncated value with size 32 to match size of target (4)" {  } { { "zero.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716479680801 "|iir|zero:zeroparallel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 zero.v(27) " "Verilog HDL assignment warning at zero.v(27): truncated value with size 32 to match size of target (4)" {  } { { "zero.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716479680801 "|iir|zero:zeroparallel"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i zero.v(17) " "Verilog HDL Always Construct warning at zero.v(17): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "zero.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716479680801 "|iir|zero:zeroparallel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 21 zero.v(47) " "Verilog HDL assignment warning at zero.v(47): truncated value with size 24 to match size of target (21)" {  } { { "zero.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716479680801 "|iir|zero:zeroparallel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pole pole:pole " "Elaborating entity \"pole\" for hierarchy \"pole:pole\"" {  } { { "iir.v" "pole" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716479680801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pole.v(15) " "Verilog HDL assignment warning at pole.v(15): truncated value with size 32 to match size of target (4)" {  } { { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716479680801 "|iir|pole:pole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pole.v(21) " "Verilog HDL assignment warning at pole.v(21): truncated value with size 32 to match size of target (4)" {  } { { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716479680801 "|iir|pole:pole"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i pole.v(12) " "Verilog HDL Always Construct warning at pole.v(12): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716479680811 "|iir|pole:pole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 12 pole.v(80) " "Verilog HDL assignment warning at pole.v(80): truncated value with size 26 to match size of target (12)" {  } { { "pole.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716479680811 "|iir|pole:pole"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multc12 pole:pole\|multc12:Umult1 " "Elaborating entity \"multc12\" for hierarchy \"pole:pole\|multc12:Umult1\"" {  } { { "pole.v" "Umult1" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/pole.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716479680831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\"" {  } { { "multc12.v" "ALTMULT_ADD_component" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716479680871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\"" {  } { { "multc12.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v" 114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716479680881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 UNUSED " "Parameter \"input_aclr_a0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 UNUSED " "Parameter \"input_aclr_b0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 UNUSED " "Parameter \"multiplier_aclr0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr UNUSED " "Parameter \"output_aclr\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a UNUSED " "Parameter \"signed_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b UNUSED " "Parameter \"signed_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a UNUSED " "Parameter \"signed_pipeline_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b UNUSED " "Parameter \"signed_pipeline_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 23 " "Parameter \"width_result\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716479680881 ""}  } { { "multc12.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/multc12.v" 114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716479680881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_6ha2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_6ha2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_6ha2 " "Found entity 1: mult_add_6ha2" {  } { { "db/mult_add_6ha2.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/mult_add_6ha2.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716479680931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716479680931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_6ha2 pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated " "Elaborating entity \"mult_add_6ha2\" for hierarchy \"pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "d:/file/quartus/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716479680931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_6qa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_6qa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_6qa1 " "Found entity 1: ded_mult_6qa1" {  } { { "db/ded_mult_6qa1.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716479680941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716479680941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_6qa1 pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1 " "Elaborating entity \"ded_mult_6qa1\" for hierarchy \"pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\"" {  } { { "db/mult_add_6ha2.tdf" "ded_mult1" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/mult_add_6ha2.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716479680951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_a3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_a3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_a3c " "Found entity 1: dffpipe_a3c" {  } { { "db/dffpipe_a3c.tdf" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/dffpipe_a3c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716479680961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716479680961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_a3c pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|dffpipe_a3c:pre_result " "Elaborating entity \"dffpipe_a3c\" for hierarchy \"pole:pole\|multc12:Umult1\|altmult_add:ALTMULT_ADD_component\|mult_add_6ha2:auto_generated\|ded_mult_6qa1:ded_mult1\|dffpipe_a3c:pre_result\"" {  } { { "db/ded_mult_6qa1.tdf" "pre_result" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/db/ded_mult_6qa1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716479680961 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Yin\[11\] dout\[11\] " "Net \"Yin\[11\]\", which fans out to \"dout\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "zero:zeroparallel\|Xout\[11\] " "Net is fed by \"zero:zeroparallel\|Xout\[11\]\"" {  } { { "zero.v" "Xout\[11\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Yin " "Net is fed by \"Yin\"" {  } { { "iir.v" "Yin" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""}  } { { "iir.v" "Yin\[11\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } } { "iir.v" "dout\[11\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1716479681222 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Yin\[10\] dout\[10\] " "Net \"Yin\[10\]\", which fans out to \"dout\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "zero:zeroparallel\|Xout\[10\] " "Net is fed by \"zero:zeroparallel\|Xout\[10\]\"" {  } { { "zero.v" "Xout\[10\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Yin " "Net is fed by \"Yin\"" {  } { { "iir.v" "Yin" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""}  } { { "iir.v" "Yin\[10\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } } { "iir.v" "dout\[10\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1716479681222 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Yin\[9\] dout\[9\] " "Net \"Yin\[9\]\", which fans out to \"dout\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "zero:zeroparallel\|Xout\[9\] " "Net is fed by \"zero:zeroparallel\|Xout\[9\]\"" {  } { { "zero.v" "Xout\[9\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Yin " "Net is fed by \"Yin\"" {  } { { "iir.v" "Yin" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""}  } { { "iir.v" "Yin\[9\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } } { "iir.v" "dout\[9\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1716479681222 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Yin\[8\] dout\[8\] " "Net \"Yin\[8\]\", which fans out to \"dout\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "zero:zeroparallel\|Xout\[8\] " "Net is fed by \"zero:zeroparallel\|Xout\[8\]\"" {  } { { "zero.v" "Xout\[8\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Yin " "Net is fed by \"Yin\"" {  } { { "iir.v" "Yin" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""}  } { { "iir.v" "Yin\[8\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } } { "iir.v" "dout\[8\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1716479681222 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Yin\[7\] dout\[7\] " "Net \"Yin\[7\]\", which fans out to \"dout\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "zero:zeroparallel\|Xout\[7\] " "Net is fed by \"zero:zeroparallel\|Xout\[7\]\"" {  } { { "zero.v" "Xout\[7\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Yin " "Net is fed by \"Yin\"" {  } { { "iir.v" "Yin" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""}  } { { "iir.v" "Yin\[7\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } } { "iir.v" "dout\[7\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1716479681222 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Yin\[6\] dout\[6\] " "Net \"Yin\[6\]\", which fans out to \"dout\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "zero:zeroparallel\|Xout\[6\] " "Net is fed by \"zero:zeroparallel\|Xout\[6\]\"" {  } { { "zero.v" "Xout\[6\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Yin " "Net is fed by \"Yin\"" {  } { { "iir.v" "Yin" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""}  } { { "iir.v" "Yin\[6\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } } { "iir.v" "dout\[6\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1716479681222 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Yin\[5\] dout\[5\] " "Net \"Yin\[5\]\", which fans out to \"dout\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "zero:zeroparallel\|Xout\[5\] " "Net is fed by \"zero:zeroparallel\|Xout\[5\]\"" {  } { { "zero.v" "Xout\[5\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Yin " "Net is fed by \"Yin\"" {  } { { "iir.v" "Yin" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""}  } { { "iir.v" "Yin\[5\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } } { "iir.v" "dout\[5\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1716479681222 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Yin\[4\] dout\[4\] " "Net \"Yin\[4\]\", which fans out to \"dout\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "zero:zeroparallel\|Xout\[4\] " "Net is fed by \"zero:zeroparallel\|Xout\[4\]\"" {  } { { "zero.v" "Xout\[4\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Yin " "Net is fed by \"Yin\"" {  } { { "iir.v" "Yin" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""}  } { { "iir.v" "Yin\[4\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } } { "iir.v" "dout\[4\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1716479681222 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Yin\[3\] dout\[3\] " "Net \"Yin\[3\]\", which fans out to \"dout\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "zero:zeroparallel\|Xout\[3\] " "Net is fed by \"zero:zeroparallel\|Xout\[3\]\"" {  } { { "zero.v" "Xout\[3\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Yin " "Net is fed by \"Yin\"" {  } { { "iir.v" "Yin" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""}  } { { "iir.v" "Yin\[3\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } } { "iir.v" "dout\[3\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1716479681222 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Yin\[2\] dout\[2\] " "Net \"Yin\[2\]\", which fans out to \"dout\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "zero:zeroparallel\|Xout\[2\] " "Net is fed by \"zero:zeroparallel\|Xout\[2\]\"" {  } { { "zero.v" "Xout\[2\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Yin " "Net is fed by \"Yin\"" {  } { { "iir.v" "Yin" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""}  } { { "iir.v" "Yin\[2\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } } { "iir.v" "dout\[2\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1716479681222 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Yin\[1\] dout\[1\] " "Net \"Yin\[1\]\", which fans out to \"dout\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "zero:zeroparallel\|Xout\[1\] " "Net is fed by \"zero:zeroparallel\|Xout\[1\]\"" {  } { { "zero.v" "Xout\[1\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Yin " "Net is fed by \"Yin\"" {  } { { "iir.v" "Yin" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""}  } { { "iir.v" "Yin\[1\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } } { "iir.v" "dout\[1\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1716479681222 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Yin\[0\] dout\[0\] " "Net \"Yin\[0\]\", which fans out to \"dout\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "zero:zeroparallel\|Xout\[0\] " "Net is fed by \"zero:zeroparallel\|Xout\[0\]\"" {  } { { "zero.v" "Xout\[0\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/zero.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Yin " "Net is fed by \"Yin\"" {  } { { "iir.v" "Yin" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716479681222 ""}  } { { "iir.v" "Yin\[0\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 16 -1 0 } } { "iir.v" "dout\[0\]" { Text "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/iir.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1716479681222 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716479681232 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/output_files/iir.map.smsg " "Generated suppressed messages file C:/Users/30226/Desktop/git/workpace/DSP_lab/lab3/output_files/iir.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716479681292 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 36 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 36 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716479681356 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 23 23:54:41 2024 " "Processing ended: Thu May 23 23:54:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716479681356 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716479681356 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716479681356 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716479681356 ""}
