    #define Privileged true
    #define Unprivileged false
    // X (
    //    name : "the name of the instruction",
    //    opcode : "the numerical opcode",
    //    str    : "the string representation of the instruction",
    //    level  : "architecture level",
    //    privileged : "is the instruction privileged (boolean)",
    //    fmt        : "instruction format",
    //    flt        : "is it a float operation?",
    //    minor      : "minor opcode",
    // )
    #define NewGeneralOperation(name, code, str, level, privileged, fmt, flt, minor) X(name, code, str, level, privileged, fmt, flt, minor)
    #define GeneralOperation(name, code, str, level, privileged, fmt, flt) NewGeneralOperation(name, code, str, level, privileged, fmt, flt, 0x00)

    #define Operation(name, code, level, fmt) GeneralOperation(name, code, #name, level, Unprivileged, fmt, false)
    Operation(b, 0x08, Core, CTRL)
    Operation(call, 0x09, Core, CTRL)
    Operation(ret, 0x0a, Core, CTRL)
    Operation(bal, 0x0b, Core, CTRL)
    // the lowest three bits are used to determine the kind of operation to
    // perform when it comes to compares, tests, faults, branches, etc
    // This maps perfectly to the condition code to be used
    Operation(bno, 0x10, Core, CTRL)
    Operation(bg, 0x11, Core, CTRL)
    Operation(be, 0x12, Core, CTRL)
    Operation(bge, 0x13, Core, CTRL)
    Operation(bl, 0x14, Core, CTRL)
    Operation(bne, 0x15, Core, CTRL)
    Operation(ble, 0x16, Core, CTRL)
    Operation(bo, 0x17, Core, CTRL)
    Operation(faultno, 0x18, Core, CTRL)
    Operation(faultg, 0x19, Core, CTRL)
    Operation(faulte, 0x1a, Core, CTRL)
    Operation(faultge, 0x1b, Core, CTRL)
    Operation(faultl, 0x1c, Core, CTRL)
    Operation(faultne, 0x1d, Core, CTRL)
    Operation(faultle, 0x1e, Core, CTRL)
    Operation(faulto, 0x1f, Core, CTRL)
    Operation(testno, 0x20, Core, COBR)
    Operation(testg, 0x21, Core, COBR)
    Operation(teste, 0x22, Core, COBR)
    Operation(testge, 0x23, Core, COBR)
    Operation(testl, 0x24, Core, COBR)
    Operation(testne, 0x25, Core, COBR)
    Operation(testle, 0x26, Core, COBR)
    Operation(testo, 0x27, Core, COBR)

    Operation(bbc, 0x30, Core, COBR)
    Operation(cmpobg, 0x31, Core, COBR)
    Operation(cmpobe, 0x32, Core, COBR)
    Operation(cmpobge, 0x33, Core, COBR)
    Operation(cmpobl, 0x34, Core, COBR)
    Operation(cmpobne, 0x35, Core, COBR)
    Operation(cmpoble, 0x36, Core, COBR)
    Operation(bbs, 0x37, Core, COBR)
    Operation(cmpibno, 0x38, Core, COBR)
    Operation(cmpibg, 0x39, Core, COBR)
    Operation(cmpibe, 0x3a, Core, COBR)
    Operation(cmpibge, 0x3b, Core, COBR)
    Operation(cmpibl, 0x3c, Core, COBR)
    Operation(cmpibne, 0x3d, Core, COBR)
    Operation(cmpible, 0x3e, Core, COBR)
    Operation(cmpibo, 0x3f, Core, COBR)
    // mem instructions are denoted to have the most significant bit of the
    // opcode set.
    //
    // The layout is somewhat baffling to me but there seems to be a method to
    // the madness the more I look at it.
    //
    // the v in the names means virtual, only found on the extended
    // architecture which I am noting here for completeness
    //
    // So the least significant bit of the major opcode denotes a virtual
    // memory operation if the lower part is 0,1,2,3 or 8,9,a,b
    // loads are always 0,1, 8, or 9  and stores are always  2, 3, a, or b
    Operation(ldob, 0x80, Core, MEM)
    Operation(ldvob, 0x81, Extended, MEM)
    Operation(stob, 0x82, Core, MEM)
    Operation(stvob, 0x83, Extended, MEM)
    Operation(bx, 0x84, Core, MEM)
    Operation(balx, 0x85, Core, MEM)
    Operation(callx, 0x86, Core, MEM)
    Operation(ldos, 0x88, Core, MEM)
    Operation(ldvos, 0x89, Extended, MEM)
    Operation(stos, 0x8a, Core, MEM)
    Operation(stvos, 0x8b, Extended, MEM)
    Operation(lda, 0x8c, Core, MEM)
    Operation(ld, 0x90, Core, MEM)
    Operation(ldv, 0x91, Extended, MEM)
    Operation(st, 0x92, Core, MEM)
    Operation(stv, 0x93, Extended, MEM)
    Operation(ldl, 0x98, Core, MEM)
    Operation(ldvl, 0x99, Extended, MEM)
    Operation(stl, 0x9a, Core, MEM)
    Operation(stvl, 0x9b, Extended, MEM)
    Operation(ldt, 0xa0, Core, MEM)
    Operation(ldvt, 0xa1, Extended, MEM)
    Operation(stt, 0xa2, Core, MEM)
    Operation(stvt, 0xa3, Extended, MEM)
    Operation(dcinva, 0xad, NewCore, MEM)  // hx specific instruction
    Operation(ldq, 0xb0, Core, MEM)
    Operation(ldvq, 0xb1, Extended, MEM)
    Operation(stq, 0xb2, Core, MEM)
    Operation(stvq, 0xb3, Extended, MEM)
    Operation(ldib, 0xc0, Core, MEM)
    Operation(ldvib, 0xc1, Extended, MEM)
    Operation(stib, 0xc2, Core, MEM)
    Operation(stvib, 0xc3, Extended, MEM)
    Operation(ldis, 0xc8, Core, MEM)
    Operation(ldvis, 0xc9, Extended, MEM)
    Operation(stis, 0xca, Core, MEM)
    Operation(stvis, 0xcb, Extended, MEM)
    Operation(ldm, 0xd0, Extended, MEM)
    Operation(ldvm, 0xd1, Extended, MEM)
    Operation(stm, 0xd2, Extended, MEM)
    Operation(stvm, 0xd3, Extended, MEM)
    Operation(ldml, 0xd8, Extended, MEM)
    Operation(ldvml, 0xd9, Extended, MEM)
    Operation(stml, 0xda, Extended, MEM)
    Operation(stvml, 0xdb, Extended, MEM)

    Operation(ldmq, 0xf0, Extended, MEM)
    Operation(ldvmq, 0xf1, Extended, MEM)
    Operation(stmq, 0xf2, Extended, MEM)
    Operation(stvmq, 0xf3, Extended, MEM)
    // register operations
    // They have an extra 4 bits of opcode used to expand the instruction space
    // to kinda 12-bit, the range in the major opcode is 0x58->0x7F
    #define REGOperation(name, code, level) NewGeneralOperation(name, (static_cast<uint8_t>(code >> 4)), #name, level, Unprivileged, REG, false, (static_cast<uint8_t>(code & 0x0F)))
    #define REGPrivilegedOperation(name, code, level) NewGeneralOperation(name, (static_cast<uint8_t>(code >> 4)), #name, level, Unprivileged, REG, false, (static_cast<uint8_t>(code & 0x0F)))
    #define FloatOperation(name, code) NewGeneralOperation(name, (static_cast<uint8_t>(code >> 4)), #name, Numerics, Unprivileged, REG, true, (static_cast<uint8_t>(code & 0x0F)))
    REGOperation(notbit, 0x580, Core)
    NewGeneralOperation(andOperation, 0x58, "and", Core, Unprivileged, REG, false, 0x1)
    REGOperation(andnot, 0x582, Core)
    REGOperation(setbit, 0x583, Core)
    REGOperation(notand, 0x584, Core)
    NewGeneralOperation(xorOperation, 0x58, "xor", Core, Unprivileged, REG, false, 0x6)
    NewGeneralOperation(orOperation, 0x58, "or", Core, Unprivileged, REG, false, 0x7)
    REGOperation(nor, 0x588, Core)
    REGOperation(xnor, 0x589, Core)
    NewGeneralOperation(notOperation, 0x58, "not", Core, Unprivileged, REG, false, 0xa)
    REGOperation(ornot, 0x58b, Core)
    REGOperation(clrbit, 0x58c, Core)
    REGOperation(notor, 0x58d, Core)
    REGOperation(nand, 0x58e, Core)
    REGOperation(alterbit, 0x58f, Core)
    REGOperation(addo, 0x590, Core)
    REGOperation(addi, 0x591, Core)
    REGOperation(subo, 0x592, Core)
    REGOperation(subi, 0x593, Core)
    REGOperation(cmpob, 0x594, Core)
    REGOperation(cmpib, 0x595, Core)
    REGOperation(cmpos, 0x596, Core)
    REGOperation(cmpis, 0x597, Core)
    REGOperation(shro, 0x598, Core)
    REGOperation(shrdi, 0x59a, Core)
    REGOperation(shri, 0x59b, Core)
    REGOperation(shlo, 0x59c, Core)
    REGOperation(rotate, 0x59d, Core)
    REGOperation(shli, 0x59e, Core)
    REGOperation(cmpo, 0x5a0, Core)
    REGOperation(cmpi, 0x5a1, Core)
    REGOperation(concmpo, 0x5a2, Core)
    REGOperation(concmpi, 0x5a3, Core)
    REGOperation(cmpinco, 0x5a4, Core)
    REGOperation(cmpinci, 0x5a5, Core)
    REGOperation(cmpdeco, 0x5a6, Core)
    REGOperation(cmpdeci, 0x5a7, Core)
    REGOperation(chktag, 0x5a8, Extended)
    REGOperation(cmpm, 0x5aa, Extended)
    REGOperation(scanbyte, 0x5ac, Core)
    REGOperation(bswap, 0x5ad, NewCore)
    REGOperation(chkbit, 0x5ae, Core)
    REGOperation(addc, 0x5b0, Core)
    REGOperation(subc, 0x5b2, Core)
    REGOperation(intdis, 0x5b4, NewCore)
    REGOperation(inten, 0x5b5, NewCore)
    REGOperation(mov, 0x5cc, Core)
    REGOperation(movm, 0x5cd, Extended)
    REGOperation(eshro, 0x5d8, Core)
    REGOperation(movl, 0x5dc, Core)
    REGOperation(movlm, 0x5dd, Extended)
    REGOperation(movt, 0x5ec, Core)
    REGOperation(movq, 0x5fc, Core)
    REGOperation(movqm, 0x5fd, Extended)
    REGOperation(synmov, 0x600, Core)
    REGOperation(synmovl, 0x601, Core)
    REGOperation(synmovq, 0x602, Core)
    REGOperation(cmpstr, 0x603, Protected)
    REGOperation(movqstr, 0x604, Protected)
    REGOperation(movstr, 0x605, Protected)
    REGOperation(atmod, 0x610, Core)
    REGOperation(atrep, 0x611, Extended)
    REGOperation(atadd, 0x612, Core)
    REGOperation(inspacc, 0x613, Protected)
    REGOperation(ldphy, 0x614, Protected)
    REGOperation(synld, 0x615, Core)
    REGOperation(fill, 0x617, Protected)
    REGOperation(sdma, 0x630, NewCore) // Cx Specific
    REGOperation(udma, 0x631, NewCore) // Cx Specific
    REGOperation(spanbit, 0x640, Core)
    REGOperation(scanbit, 0x641, Core)
    REGOperation(daddc, 0x642, Numerics)
    REGOperation(dsubc, 0x643, Numerics)
    REGOperation(dmovt, 0x644, Numerics)
    REGOperation(modac, 0x645, Core)
    NewGeneralOperation(condrec, 0x64, "condrec", Protected, Privileged, REG, false, 0x6)
    REGOperation(cread, 0x648, Extended, REG)
    REGOperation(ldtypedef, 0x649, Extended, REG)
    REGOperation(ldglobals, 0x64a, Extended, REG)
    REGOperation(modify, 0x650, Core, REG)
    REGOperation(extract, 0x651, Core, REG)
    NewGeneralOperation(restrictOperation, 0x65, "restrict", Extended, Unprivileged, REG, false, 0x2) // unsure if this is privileged or not, part of extended architecture
    REGOperation(amplify, 0x653, Extended) // part of extended architecture
    REGOperation(modtc, 0x654, Core)
    REGOperation(modpc, 0x655, Core)
    NewGeneralOperation(receive, 0x65, "receive", Protected, Privileged, REG, false, 0x6)
    REGOperation(ldcsp, 0x657, Extended)
    REGOperation(intctl, 0x658, NewCore)
    REGOperation(sysctl, 0x659, NewCore) // Jx instruction that I am going to support the same way
                                           // we do IAC instructions. The format of the sysctl
                                           // "packet" is nearly identical to an IAC with the order of
                                           // fields in the first 32-bit being reversed
    REGOperation(iccctl, 0x65b, NewCore)
    REGOperation(dcctl, 0x65c, NewCore)

    REGOperation(halt, 0x65d, NewCore) // page missing from the Hx manual but in the Jx manual...oops
    REGOperation(calls, 0x660, Core)
    REGPrivilegedOperation(calld, 0x661, Extended)
    REGPrivilegedOperation(send, 0x662, Protected)
    REGPrivilegedOperation(sendserv, 0x663, Protected)
    REGPrivilegedOperation(resumprcs, 0x664, Protected)
    REGPrivilegedOperation(schedprcs, 0x665, Protected)
    REGPrivilegedOperation(saveprcs, 0x666, Protected)
    REGPrivilegedOperation(condwait, 0x668, Protected)
    REGPrivilegedOperation(wait, 0x669, Protected)
    REGPrivilegedOperation(signal, 0x66a, Protected)
    REGOperation(mark, 0x66b, Core)
    REGOperation(fmark, 0x66c, Core)
    REGOperation(flushreg, 0x66d, Core)
    REGOperation(syncf, 0x66f, Core)

    REGOperation(emul, 0x670, Core)
    REGOperation(ediv, 0x671, Core)
    REGOperation(cvtadr, 0x672, Extended)
    REGOperation(ldtime, 0x673, Protected)
    FloatOperation(cvtir, 0x674)
    FloatOperation(cvtilr, 0x675)
    FloatOperation(scalerl, 0x676)
    FloatOperation(scaler, 0x677)

    FloatOperation(atanr, 0x680)
    FloatOperation(logepr, 0x681)
    FloatOperation(logr, 0x682)
    FloatOperation(remr, 0x683)
    FloatOperation(cmpor, 0x684)
    FloatOperation(cmpr, 0x685)
    FloatOperation(sqrtr, 0x688)
    FloatOperation(expr, 0x689)
    FloatOperation(logbnr, 0x68a)
    FloatOperation(roundr, 0x68b)
    FloatOperation(sinr, 0x68c)
    FloatOperation(cosr, 0x68d)
    FloatOperation(tanr, 0x68e)
    FloatOperation(classr, 0x68f)

    FloatOperation(atanrl, 0x690)
    FloatOperation(logeprl, 0x691)
    FloatOperation(logrl, 0x692)
    FloatOperation(remrl, 0x693)
    FloatOperation(cmporl, 0x694)
    FloatOperation(cmprl, 0x695)
    FloatOperation(sqrtrl, 0x698)
    FloatOperation(exprl, 0x699)
    FloatOperation(logbnrl, 0x69a)
    FloatOperation(roundrl, 0x69b)
    FloatOperation(sinrl, 0x69c)
    FloatOperation(cosrl, 0x69d)
    FloatOperation(tanrl, 0x69e)
    FloatOperation(classrl, 0x69f)

    FloatOperation(cvtri, 0x6c0)
    FloatOperation(cvtril, 0x6c1)
    FloatOperation(cvtzri, 0x6c2)
    FloatOperation(cvtzril, 0x6c3)
    FloatOperation(movr, 0x6c9)
    FloatOperation(movrl, 0x6d9)
    // the manuals are plain wrong! it is 0x6e1 not 0x6e9 which is interesting
    FloatOperation(movre, 0x6e1)
    FloatOperation(cpysre, 0x6e2)
    FloatOperation(cpyrsre, 0x6e3)
    REGOperation(mulo, 0x701, Core)
    REGOperation(remo, 0x708, Core)
    REGOperation(divo, 0x70b, Core)
    REGOperation(muli, 0x741, Core)
    REGOperation(remi, 0x748, Core)
    REGOperation(modi, 0x749, Core)
    REGOperation(divi, 0x74b, Core)
    FloatOperation(divr, 0x78b)
    FloatOperation(mulr, 0x78c)
    FloatOperation(subr, 0x78d)
    FloatOperation(addr, 0x78f)

    FloatOperation(divrl, 0x79b)
    FloatOperation(mulrl, 0x79c)
    FloatOperation(subrl, 0x79d)
    FloatOperation(addrl, 0x79f)

    // new core instructions
    REGOperation(addono, 0x780, NewCore)
    REGOperation(addog, 0x790, NewCore)
    REGOperation(addoe, 0x7a0, NewCore)
    REGOperation(addoge, 0x7b0, NewCore)
    REGOperation(addol, 0x7c0, NewCore)
    REGOperation(addone, 0x7d0, NewCore)
    REGOperation(addole, 0x7e0, NewCore)
    REGOperation(addoo, 0x7f0, NewCore)
    REGOperation(addino, 0x781, NewCore)
    REGOperation(addig, 0x791, NewCore)
    REGOperation(addie, 0x7a1, NewCore)
    REGOperation(addige, 0x7b1, NewCore)
    REGOperation(addil, 0x7c1, NewCore)
    REGOperation(addine, 0x7d1, NewCore)
    REGOperation(addile, 0x7e1, NewCore)
    REGOperation(addio, 0x7f1, NewCore)
    REGOperation(subono, 0x782, NewCore)
    REGOperation(subog, 0x792, NewCore)
    REGOperation(suboe, 0x7a2, NewCore)
    REGOperation(suboge, 0x7b2, NewCore)
    REGOperation(subol, 0x7c2, NewCore)
    REGOperation(subone, 0x7d2, NewCore)
    REGOperation(subole, 0x7e2, NewCore)
    REGOperation(suboo, 0x7f2, NewCore)
    REGOperation(subino, 0x783, NewCore)
    REGOperation(subig, 0x793, NewCore)
    REGOperation(subie, 0x7a3, NewCore)
    REGOperation(subige, 0x7b3, NewCore)
    REGOperation(subil, 0x7c3, NewCore)
    REGOperation(subine, 0x7d3, NewCore)
    REGOperation(subile, 0x7e3, NewCore)
    REGOperation(subio, 0x7f3, NewCore)
    REGOperation(selno, 0x784, NewCore)
    REGOperation(selg, 0x794, NewCore)
    REGOperation(sele, 0x7a4, NewCore)
    REGOperation(selge, 0x7b4, NewCore)
    REGOperation(sell, 0x7c4, NewCore)
    REGOperation(selne, 0x7d4, NewCore)
    REGOperation(selle, 0x7e4, NewCore)
    REGOperation(selo, 0x7f4, NewCore)
    #undef Operation
    #undef GeneralOperation
    #undef Privileged
    #undef PrivilegedOperation
    #undef Unprivileged
    #undef FloatOperation
    #undef REGOperation
    #undef REGPrivilegedOperation
