/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/secureip
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap secureip /home/feilong/Storages/fpga/000_vivado_sim_linux32/secureip
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog -source -32 -work secureip -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/secureip/.cxl.verilog.secureip.secureip.lin64.cmf
