

================================================================
== Vivado HLS Report for 'crypto_sign'
================================================================
* Date:           Tue Apr  4 23:21:01 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 us | 31.143 ns |   1.25 us  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1           |        ?|        ?|         2|          -|          -|        ?|    no    |
        |- Loop 2           |       25|       25|         1|          -|          -|       25|    no    |
        |- Loop 3           |       30|       30|         5|          -|          -|        6|    no    |
        |- Loop 4           |       25|       25|         1|          -|          -|       25|    no    |
        |- Loop 5           |      190|      190|        19|          -|          -|       10|    no    |
        | + Loop 5.1        |       16|       16|         2|          -|          -|        8|    no    |
        |- Loop 6           |       30|       30|         5|          -|          -|        6|    no    |
        |- Loop 7           |        ?|        ?|         ?|          -|          -|        4|    no    |
        | + Loop 7.1        |        ?|        ?|         ?|          -|          -|        4|    no    |
        |- Loop 8           |        ?|        ?|         ?|          -|          -|        4|    no    |
        |- Loop 9           |        ?|        ?|         ?|          -|          -|        4|    no    |
        |- Loop 10          |        ?|        ?|         ?|          -|          -|        4|    no    |
        |- Loop 11          |        ?|        ?|         ?|          -|          -|        ?|    no    |
        | + Loop 11.1       |      511|      511|         2|          -|          -|      256|    no    |
        | + Loop 11.2       |      511|      511|         2|          -|          -|      256|    no    |
        | + Loop 11.3       |      511|      511|         2|          -|          -|      256|    no    |
        | + Loop 11.4       |      511|      511|         2|          -|          -|      256|    no    |
        | + Loop 11.5       |        ?|        ?|         ?|          -|          -|        4|    no    |
        | + Loop 11.6       |    14388|    14388|      3597|          -|          -|        4|    no    |
        | + Loop 11.7       |     2056|     2056|       514|          -|          -|        4|    no    |
        |  ++ Loop 11.7.1   |      512|      512|         2|          -|          -|      256|    no    |
        | + Loop 11.8       |       25|       25|         1|          -|          -|       25|    no    |
        | + Loop 11.9       |       20|       20|         5|          -|          -|        4|    no    |
        | + Loop 11.10      |     2056|     2056|       514|          -|          -|        4|    no    |
        |  ++ Loop 11.10.1  |      512|      512|         2|          -|          -|      256|    no    |
        | + Loop 11.11      |        ?|        ?|         ?|          -|          -|        4|    no    |
        | + Loop 11.12      |     2056|     2056|       514|          -|          -|        4|    no    |
        |  ++ Loop 11.12.1  |      512|      512|         2|          -|          -|      256|    no    |
        | + Loop 11.13      |     2056|     2056|       514|          -|          -|        4|    no    |
        |  ++ Loop 11.13.1  |      512|      512|         2|          -|          -|      256|    no    |
        | + Loop 11.14      |        4|     2062|  4 ~ 515 |          -|          -|  1 ~ 4  |    no    |
        |  ++ Loop 11.14.1  |        2|      513|         2|          -|          -| 1 ~ 256 |    no    |
        | + Loop 11.15      |     2056|     2056|       514|          -|          -|        4|    no    |
        |  ++ Loop 11.15.1  |      512|      512|         2|          -|          -|      256|    no    |
        | + Loop 11.16      |     2056|     2056|       514|          -|          -|        4|    no    |
        |  ++ Loop 11.16.1  |      512|      512|         2|          -|          -|      256|    no    |
        | + Loop 11.17      |     2056|     2056|       514|          -|          -|        4|    no    |
        |  ++ Loop 11.17.1  |      512|      512|         2|          -|          -|      256|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 120
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 6 5 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 20 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 15 
20 --> 20 21 
21 --> 25 22 
22 --> 23 24 
23 --> 22 
24 --> 21 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 33 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 28 
33 --> 34 36 
34 --> 35 33 
35 --> 34 
36 --> 37 38 
37 --> 36 
38 --> 39 40 
39 --> 38 
40 --> 41 42 
41 --> 40 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 44 46 
46 --> 47 
47 --> 46 48 
48 --> 49 
49 --> 48 50 
50 --> 51 
51 --> 50 52 
52 --> 53 54 
53 --> 52 
54 --> 55 56 
55 --> 54 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 64 62 
62 --> 63 61 
63 --> 62 
64 --> 65 
65 --> 66 65 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 80 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 75 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 86 
84 --> 85 83 
85 --> 84 
86 --> 87 88 
87 --> 86 
88 --> 89 91 
89 --> 90 88 
90 --> 89 
91 --> 92 94 
92 --> 93 91 
93 --> 92 
94 --> 97 95 
95 --> 96 94 
96 --> 95 117 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 103 101 
101 --> 102 100 
102 --> 101 
103 --> 104 
104 --> 105 
105 --> 106 117 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 117 113 
113 --> 116 114 
114 --> 115 113 
115 --> 114 
116 --> 117 
117 --> 118 120 42 
118 --> 119 117 
119 --> 118 
120 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.80>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%mlen_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %mlen) nounwind"   --->   Operation 121 'read' 'mlen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%state_0_s = alloca [25 x i64], align 8" [fips202.c:745->sign.c:113->sign.c:211]   --->   Operation 122 'alloca' 'state_0_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5720 x i8]* %sm) nounwind, !map !335"   --->   Operation 123 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %smlen) nounwind, !map !341"   --->   Operation 124 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3300 x i8]* %m) nounwind, !map !345"   --->   Operation 125 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %mlen) nounwind, !map !351"   --->   Operation 126 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2544 x i8]* %sk) nounwind, !map !357"   --->   Operation 127 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%seedbuf = alloca [208 x i8], align 16" [sign.c:88->sign.c:211]   --->   Operation 128 'alloca' 'seedbuf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%mat_vec_coeffs = alloca [4096 x i23], align 4" [sign.c:91->sign.c:211]   --->   Operation 129 'alloca' 'mat_vec_coeffs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%s1_vec_coeffs = alloca [1024 x i32], align 4" [sign.c:91->sign.c:211]   --->   Operation 130 'alloca' 's1_vec_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%y_vec_coeffs = alloca [1024 x i19], align 4"   --->   Operation 131 'alloca' 'y_vec_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%z_vec_coeffs = alloca [1024 x i32], align 4" [sign.c:91->sign.c:211]   --->   Operation 132 'alloca' 'z_vec_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%t0_vec_coeffs = alloca [1024 x i32], align 4" [sign.c:92->sign.c:211]   --->   Operation 133 'alloca' 't0_vec_coeffs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%s2_vec_coeffs = alloca [1024 x i32], align 4" [sign.c:92->sign.c:211]   --->   Operation 134 'alloca' 's2_vec_coeffs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%w1_vec_coeffs = alloca [1024 x i32], align 4" [sign.c:92->sign.c:211]   --->   Operation 135 'alloca' 'w1_vec_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%w0_vec_coeffs = alloca [1024 x i32], align 4" [sign.c:92->sign.c:211]   --->   Operation 136 'alloca' 'w0_vec_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%h_vec_coeffs = alloca [1024 x i32], align 4" [sign.c:92->sign.c:211]   --->   Operation 137 'alloca' 'h_vec_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%cp_coeffs = alloca [256 x i32], align 4" [sign.c:93->sign.c:211]   --->   Operation 138 'alloca' 'cp_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%state_s = alloca [25 x i64], align 8" [sign.c:94->sign.c:211]   --->   Operation 139 'alloca' 'state_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !363"   --->   Operation 140 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @p_str145) nounwind" [sign.c:204]   --->   Operation 141 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln208 = trunc i64 %mlen_read to i13" [sign.c:208]   --->   Operation 142 'trunc' 'trunc_ln208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (1.79ns)   --->   "%add_ln208 = add i13 -1, %trunc_ln208" [sign.c:208]   --->   Operation 143 'add' 'add_ln208' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln208_1 = trunc i64 %mlen_read to i14" [sign.c:208]   --->   Operation 144 'trunc' 'trunc_ln208_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.80ns)   --->   "%add_ln208_1 = add i14 2419, %trunc_ln208_1" [sign.c:208]   --->   Operation 145 'add' 'add_ln208_1' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (1.35ns)   --->   "br label %1" [sign.c:207]   --->   Operation 146 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 4.56>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%i_0 = phi i64 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 147 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln207 = trunc i64 %i_0 to i14" [sign.c:207]   --->   Operation 148 'trunc' 'trunc_ln207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln207_1 = trunc i64 %i_0 to i13" [sign.c:207]   --->   Operation 149 'trunc' 'trunc_ln207_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (2.34ns)   --->   "%icmp_ln207 = icmp eq i64 %i_0, %mlen_read" [sign.c:207]   --->   Operation 150 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (2.99ns)   --->   "%i = add i64 1, %i_0" [sign.c:207]   --->   Operation 151 'add' 'i' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %icmp_ln207, label %3, label %2" [sign.c:207]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (1.79ns)   --->   "%sub_ln208 = sub i13 %add_ln208, %trunc_ln207_1" [sign.c:208]   --->   Operation 153 'sub' 'sub_ln208' <Predicate = (!icmp_ln207)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i13 %sub_ln208 to i64" [sign.c:208]   --->   Operation 154 'zext' 'zext_ln208' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%m_addr = getelementptr [3300 x i8]* %m, i64 0, i64 %zext_ln208" [sign.c:208]   --->   Operation 155 'getelementptr' 'm_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 156 [2/2] (2.77ns)   --->   "%m_load = load i8* %m_addr, align 1" [sign.c:208]   --->   Operation 156 'load' 'm_load' <Predicate = (!icmp_ln207)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 157 [1/1] (1.80ns)   --->   "%sub_ln208_1 = sub i14 %add_ln208_1, %trunc_ln207" [sign.c:208]   --->   Operation 157 'sub' 'sub_ln208_1' <Predicate = (!icmp_ln207)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [2/2] (0.00ns)   --->   "call fastcc void @unpack_sk([208 x i8]* %seedbuf, [1024 x i32]* %t0_vec_coeffs, [1024 x i32]* %s1_vec_coeffs, [1024 x i32]* %s2_vec_coeffs, [2544 x i8]* %sk) nounwind" [sign.c:101->sign.c:211]   --->   Operation 158 'call' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 5.54>
ST_3 : Operation 159 [1/2] (2.77ns)   --->   "%m_load = load i8* %m_addr, align 1" [sign.c:208]   --->   Operation 159 'load' 'm_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln208_1 = zext i14 %sub_ln208_1 to i64" [sign.c:208]   --->   Operation 160 'zext' 'zext_ln208_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%sm_addr = getelementptr [5720 x i8]* %sm, i64 0, i64 %zext_ln208_1" [sign.c:208]   --->   Operation 161 'getelementptr' 'sm_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (2.77ns)   --->   "store i8 %m_load, i8* %sm_addr, align 1" [sign.c:208]   --->   Operation 162 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "br label %1" [sign.c:207]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.35>
ST_4 : Operation 164 [1/2] (0.00ns)   --->   "call fastcc void @unpack_sk([208 x i8]* %seedbuf, [1024 x i32]* %t0_vec_coeffs, [1024 x i32]* %s1_vec_coeffs, [1024 x i32]* %s2_vec_coeffs, [2544 x i8]* %sk) nounwind" [sign.c:101->sign.c:211]   --->   Operation 164 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 165 [1/1] (1.35ns)   --->   "br label %4" [fips202.c:362->fips202.c:648->sign.c:104->sign.c:211]   --->   Operation 165 'br' <Predicate = true> <Delay = 1.35>

State 5 <SV = 3> <Delay = 2.77>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i5 [ 0, %3 ], [ %i_42, %5 ]"   --->   Operation 166 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (1.21ns)   --->   "%icmp_ln362 = icmp eq i5 %i_0_i_i, -7" [fips202.c:362->fips202.c:648->sign.c:104->sign.c:211]   --->   Operation 167 'icmp' 'icmp_ln362' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25) nounwind"   --->   Operation 168 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (1.54ns)   --->   "%i_42 = add i5 %i_0_i_i, 1" [fips202.c:362->fips202.c:648->sign.c:104->sign.c:211]   --->   Operation 169 'add' 'i_42' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "br i1 %icmp_ln362, label %shake256_init.1.exit, label %5" [fips202.c:362->fips202.c:648->sign.c:104->sign.c:211]   --->   Operation 170 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln363 = zext i5 %i_0_i_i to i64" [fips202.c:363->fips202.c:648->sign.c:104->sign.c:211]   --->   Operation 171 'zext' 'zext_ln363' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%state_s_addr_11 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln363" [fips202.c:363->fips202.c:648->sign.c:104->sign.c:211]   --->   Operation 172 'getelementptr' 'state_s_addr_11' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (2.77ns)   --->   "store i64 0, i64* %state_s_addr_11, align 8" [fips202.c:363->fips202.c:648->sign.c:104->sign.c:211]   --->   Operation 173 'store' <Predicate = (!icmp_ln362)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "br label %4" [fips202.c:362->fips202.c:648->sign.c:104->sign.c:211]   --->   Operation 174 'br' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_5 : Operation 175 [2/2] (1.35ns)   --->   "call fastcc void @keccak_absorb.4203([25 x i64]* %state_s, [208 x i8]* %seedbuf, i8 32) nounwind" [fips202.c:663->sign.c:105->sign.c:211]   --->   Operation 175 'call' <Predicate = (icmp_ln362)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 176 [1/2] (0.00ns)   --->   "call fastcc void @keccak_absorb.4203([25 x i64]* %state_s, [208 x i8]* %seedbuf, i8 32) nounwind" [fips202.c:663->sign.c:105->sign.c:211]   --->   Operation 176 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 1.35>
ST_7 : Operation 177 [2/2] (1.35ns)   --->   "%state_pos_write_assi = call fastcc i10 @keccak_absorb.3([25 x i64]* %state_s, [5720 x i8]* %sm, i13 2420, i64 %mlen_read) nounwind" [fips202.c:663->sign.c:106->sign.c:211]   --->   Operation 177 'call' 'state_pos_write_assi' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 3.09>
ST_8 : Operation 178 [1/2] (3.09ns)   --->   "%state_pos_write_assi = call fastcc i10 @keccak_absorb.3([25 x i64]* %state_s, [5720 x i8]* %sm, i13 2420, i64 %mlen_read) nounwind" [fips202.c:663->sign.c:106->sign.c:211]   --->   Operation 178 'call' 'state_pos_write_assi' <Predicate = true> <Delay = 3.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %state_pos_write_assi, i32 3, i32 9)" [fips202.c:448->fips202.c:675->sign.c:107->sign.c:211]   --->   Operation 179 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln448 = sext i7 %trunc_ln to i29" [fips202.c:448->fips202.c:675->sign.c:107->sign.c:211]   --->   Operation 180 'sext' 'sext_ln448' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln450_3 = zext i29 %sext_ln448 to i64" [fips202.c:450->fips202.c:675->sign.c:107->sign.c:211]   --->   Operation 181 'zext' 'zext_ln450_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%state_s_addr = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln450_3" [fips202.c:450->fips202.c:675->sign.c:107->sign.c:211]   --->   Operation 182 'getelementptr' 'state_s_addr' <Predicate = true> <Delay = 0.00>

State 9 <SV = 7> <Delay = 2.77>
ST_9 : Operation 183 [2/2] (2.77ns)   --->   "%state_s_load = load i64* %state_s_addr, align 8" [fips202.c:450->fips202.c:675->sign.c:107->sign.c:211]   --->   Operation 183 'load' 'state_s_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 10 <SV = 8> <Delay = 7.82>
ST_10 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%trunc_ln450 = trunc i10 %state_pos_write_assi to i3" [fips202.c:450->fips202.c:675->sign.c:107->sign.c:211]   --->   Operation 184 'trunc' 'trunc_ln450' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln450, i3 0)" [fips202.c:450->fips202.c:675->sign.c:107->sign.c:211]   --->   Operation 185 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%zext_ln450 = zext i6 %shl_ln to i64" [fips202.c:450->fips202.c:675->sign.c:107->sign.c:211]   --->   Operation 186 'zext' 'zext_ln450' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%shl_ln450 = shl i64 31, %zext_ln450" [fips202.c:450->fips202.c:675->sign.c:107->sign.c:211]   --->   Operation 187 'shl' 'shl_ln450' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/2] (2.77ns)   --->   "%state_s_load = load i64* %state_s_addr, align 8" [fips202.c:450->fips202.c:675->sign.c:107->sign.c:211]   --->   Operation 188 'load' 'state_s_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 189 [1/1] (2.28ns) (out node of the LUT)   --->   "%xor_ln450 = xor i64 %state_s_load, %shl_ln450" [fips202.c:450->fips202.c:675->sign.c:107->sign.c:211]   --->   Operation 189 'xor' 'xor_ln450' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 190 [1/1] (2.77ns)   --->   "store i64 %xor_ln450, i64* %state_s_addr, align 8" [fips202.c:450->fips202.c:675->sign.c:107->sign.c:211]   --->   Operation 190 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 11 <SV = 9> <Delay = 2.77>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%state_s_addr_10 = getelementptr [25 x i64]* %state_s, i64 0, i64 16" [fips202.c:451->fips202.c:675->sign.c:107->sign.c:211]   --->   Operation 191 'getelementptr' 'state_s_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [2/2] (2.77ns)   --->   "%state_s_load_7 = load i64* %state_s_addr_10, align 8" [fips202.c:451->fips202.c:675->sign.c:107->sign.c:211]   --->   Operation 192 'load' 'state_s_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 12 <SV = 10> <Delay = 6.35>
ST_12 : Operation 193 [1/2] (2.77ns)   --->   "%state_s_load_7 = load i64* %state_s_addr_10, align 8" [fips202.c:451->fips202.c:675->sign.c:107->sign.c:211]   --->   Operation 193 'load' 'state_s_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 194 [1/1] (0.80ns)   --->   "%xor_ln451 = xor i64 %state_s_load_7, -9223372036854775808" [fips202.c:451->fips202.c:675->sign.c:107->sign.c:211]   --->   Operation 194 'xor' 'xor_ln451' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 195 [1/1] (2.77ns)   --->   "store i64 %xor_ln451, i64* %state_s_addr_10, align 8" [fips202.c:451->fips202.c:675->sign.c:107->sign.c:211]   --->   Operation 195 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 13 <SV = 11> <Delay = 1.35>
ST_13 : Operation 196 [2/2] (1.35ns)   --->   "call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %state_s) nounwind" [fips202.c:536->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 196 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 12> <Delay = 1.35>
ST_14 : Operation 197 [1/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %state_s) nounwind" [fips202.c:536->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 197 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 198 [1/1] (1.35ns)   --->   "br label %6" [fips202.c:540->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 198 'br' <Predicate = true> <Delay = 1.35>

State 15 <SV = 13> <Delay = 2.77>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%i_3_i = phi i3 [ 0, %shake256_init.1.exit ], [ %add_ln540, %7 ]" [fips202.c:540->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 199 'phi' 'i_3_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln540 = zext i3 %i_3_i to i64" [fips202.c:540->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 200 'zext' 'zext_ln540' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 201 'speclooptripcount' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (1.00ns)   --->   "%icmp_ln540 = icmp eq i3 %i_3_i, -2" [fips202.c:540->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 202 'icmp' 'icmp_ln540' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 203 [1/1] (1.34ns)   --->   "%add_ln540 = add i3 %i_3_i, 1" [fips202.c:540->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 203 'add' 'add_ln540' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "br i1 %icmp_ln540, label %keccak_squeeze.1.exit.preheader, label %7" [fips202.c:540->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 204 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%state_s_addr_12 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln540" [fips202.c:541->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 205 'getelementptr' 'state_s_addr_12' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_15 : Operation 206 [2/2] (2.77ns)   --->   "%state_s_load_8 = load i64* %state_s_addr_12, align 8" [fips202.c:541->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 206 'load' 'state_s_load_8' <Predicate = (!icmp_ln540)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 207 [1/1] (1.35ns)   --->   "br label %keccak_squeeze.1.exit" [fips202.c:362->fips202.c:648->fips202.c:747->sign.c:113->sign.c:211]   --->   Operation 207 'br' <Predicate = (icmp_ln540)> <Delay = 1.35>

State 16 <SV = 14> <Delay = 5.54>
ST_16 : Operation 208 [1/2] (2.77ns)   --->   "%state_s_load_8 = load i64* %state_s_addr_12, align 8" [fips202.c:541->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 208 'load' 'state_s_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln541 = trunc i64 %state_s_load_8 to i8" [fips202.c:541->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 209 'trunc' 'trunc_ln541' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%shl_ln25 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_3_i, i3 0)" [fips202.c:541->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 210 'bitconcatenate' 'shl_ln25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i6 %shl_ln25 to i8" [fips202.c:541->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 211 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 212 [1/1] (1.71ns)   --->   "%add_ln541 = add i8 112, %zext_ln541" [fips202.c:541->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 212 'add' 'add_ln541' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i8 %add_ln541 to i64" [fips202.c:541->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 213 'zext' 'zext_ln541_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "%seedbuf_addr = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln541_1" [fips202.c:541->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 214 'getelementptr' 'seedbuf_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 215 [1/1] (2.77ns)   --->   "store i8 %trunc_ln541, i8* %seedbuf_addr, align 8" [fips202.c:541->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 215 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_8, i32 8, i32 15)" [fips202.c:542->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 216 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node add_ln542)   --->   "%or_ln542 = or i6 %shl_ln25, 1" [fips202.c:542->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 217 'or' 'or_ln542' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node add_ln542)   --->   "%zext_ln542 = zext i6 %or_ln542 to i8" [fips202.c:542->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 218 'zext' 'zext_ln542' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 219 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln542 = add i8 112, %zext_ln542" [fips202.c:542->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 219 'add' 'add_ln542' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln542_1 = zext i8 %add_ln542 to i64" [fips202.c:542->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 220 'zext' 'zext_ln542_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "%seedbuf_addr_1 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln542_1" [fips202.c:542->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 221 'getelementptr' 'seedbuf_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 222 [1/1] (2.77ns)   --->   "store i8 %trunc_ln4, i8* %seedbuf_addr_1, align 1" [fips202.c:542->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 222 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln5 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_8, i32 16, i32 23)" [fips202.c:543->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 223 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln6 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_8, i32 24, i32 31)" [fips202.c:544->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 224 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln7 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_8, i32 32, i32 39)" [fips202.c:545->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 225 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln8 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_8, i32 40, i32 47)" [fips202.c:546->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 226 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln9 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_8, i32 48, i32 55)" [fips202.c:547->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 227 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln10 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_8, i32 56, i32 63)" [fips202.c:548->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 228 'partselect' 'trunc_ln10' <Predicate = true> <Delay = 0.00>

State 17 <SV = 15> <Delay = 4.49>
ST_17 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node add_ln543)   --->   "%or_ln543 = or i6 %shl_ln25, 2" [fips202.c:543->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 229 'or' 'or_ln543' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node add_ln543)   --->   "%zext_ln543 = zext i6 %or_ln543 to i8" [fips202.c:543->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 230 'zext' 'zext_ln543' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 231 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln543 = add i8 112, %zext_ln543" [fips202.c:543->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 231 'add' 'add_ln543' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln543_1 = zext i8 %add_ln543 to i64" [fips202.c:543->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 232 'zext' 'zext_ln543_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 233 [1/1] (0.00ns)   --->   "%seedbuf_addr_2 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln543_1" [fips202.c:543->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 233 'getelementptr' 'seedbuf_addr_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 234 [1/1] (2.77ns)   --->   "store i8 %trunc_ln5, i8* %seedbuf_addr_2, align 2" [fips202.c:543->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 234 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node add_ln544)   --->   "%or_ln544 = or i6 %shl_ln25, 3" [fips202.c:544->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 235 'or' 'or_ln544' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node add_ln544)   --->   "%zext_ln544 = zext i6 %or_ln544 to i8" [fips202.c:544->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 236 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 237 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln544 = add i8 112, %zext_ln544" [fips202.c:544->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 237 'add' 'add_ln544' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i8 %add_ln544 to i64" [fips202.c:544->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 238 'zext' 'zext_ln544_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%seedbuf_addr_3 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln544_1" [fips202.c:544->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 239 'getelementptr' 'seedbuf_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (2.77ns)   --->   "store i8 %trunc_ln6, i8* %seedbuf_addr_3, align 1" [fips202.c:544->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 240 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 18 <SV = 16> <Delay = 4.49>
ST_18 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node add_ln545)   --->   "%or_ln545 = or i6 %shl_ln25, 4" [fips202.c:545->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 241 'or' 'or_ln545' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node add_ln545)   --->   "%zext_ln545 = zext i6 %or_ln545 to i8" [fips202.c:545->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 242 'zext' 'zext_ln545' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 243 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln545 = add i8 112, %zext_ln545" [fips202.c:545->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 243 'add' 'add_ln545' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln545_1 = zext i8 %add_ln545 to i64" [fips202.c:545->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 244 'zext' 'zext_ln545_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%seedbuf_addr_4 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln545_1" [fips202.c:545->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 245 'getelementptr' 'seedbuf_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (2.77ns)   --->   "store i8 %trunc_ln7, i8* %seedbuf_addr_4, align 4" [fips202.c:545->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 246 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node add_ln546)   --->   "%or_ln546 = or i6 %shl_ln25, 5" [fips202.c:546->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 247 'or' 'or_ln546' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node add_ln546)   --->   "%zext_ln546 = zext i6 %or_ln546 to i8" [fips202.c:546->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 248 'zext' 'zext_ln546' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln546 = add i8 112, %zext_ln546" [fips202.c:546->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 249 'add' 'add_ln546' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln546_1 = zext i8 %add_ln546 to i64" [fips202.c:546->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 250 'zext' 'zext_ln546_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 251 [1/1] (0.00ns)   --->   "%seedbuf_addr_5 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln546_1" [fips202.c:546->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 251 'getelementptr' 'seedbuf_addr_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 252 [1/1] (2.77ns)   --->   "store i8 %trunc_ln8, i8* %seedbuf_addr_5, align 1" [fips202.c:546->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 252 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 19 <SV = 17> <Delay = 4.49>
ST_19 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node add_ln547)   --->   "%or_ln547 = or i6 %shl_ln25, 6" [fips202.c:547->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 253 'or' 'or_ln547' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node add_ln547)   --->   "%zext_ln547 = zext i6 %or_ln547 to i8" [fips202.c:547->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 254 'zext' 'zext_ln547' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 255 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln547 = add i8 112, %zext_ln547" [fips202.c:547->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 255 'add' 'add_ln547' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln547_1 = zext i8 %add_ln547 to i64" [fips202.c:547->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 256 'zext' 'zext_ln547_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 257 [1/1] (0.00ns)   --->   "%seedbuf_addr_6 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln547_1" [fips202.c:547->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 257 'getelementptr' 'seedbuf_addr_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 258 [1/1] (2.77ns)   --->   "store i8 %trunc_ln9, i8* %seedbuf_addr_6, align 2" [fips202.c:547->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 258 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node add_ln548)   --->   "%or_ln548 = or i6 %shl_ln25, 7" [fips202.c:548->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 259 'or' 'or_ln548' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node add_ln548)   --->   "%zext_ln548 = zext i6 %or_ln548 to i8" [fips202.c:548->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 260 'zext' 'zext_ln548' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 261 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln548 = add i8 112, %zext_ln548" [fips202.c:548->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 261 'add' 'add_ln548' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln548_1 = zext i8 %add_ln548 to i64" [fips202.c:548->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 262 'zext' 'zext_ln548_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 263 [1/1] (0.00ns)   --->   "%seedbuf_addr_7 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln548_1" [fips202.c:548->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 263 'getelementptr' 'seedbuf_addr_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 264 [1/1] (2.77ns)   --->   "store i8 %trunc_ln10, i8* %seedbuf_addr_7, align 1" [fips202.c:548->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 264 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 265 [1/1] (0.00ns)   --->   "br label %6" [fips202.c:540->fips202.c:710->sign.c:108->sign.c:211]   --->   Operation 265 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 14> <Delay = 2.77>
ST_20 : Operation 266 [1/1] (0.00ns)   --->   "%i_0_i_i_i = phi i5 [ %i_43, %8 ], [ 0, %keccak_squeeze.1.exit.preheader ]"   --->   Operation 266 'phi' 'i_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 267 [1/1] (1.21ns)   --->   "%icmp_ln362_1 = icmp eq i5 %i_0_i_i_i, -7" [fips202.c:362->fips202.c:648->fips202.c:747->sign.c:113->sign.c:211]   --->   Operation 267 'icmp' 'icmp_ln362_1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 268 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25) nounwind"   --->   Operation 268 'speclooptripcount' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 269 [1/1] (1.54ns)   --->   "%i_43 = add i5 %i_0_i_i_i, 1" [fips202.c:362->fips202.c:648->fips202.c:747->sign.c:113->sign.c:211]   --->   Operation 269 'add' 'i_43' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 270 [1/1] (0.00ns)   --->   "br i1 %icmp_ln362_1, label %shake256.exit, label %8" [fips202.c:362->fips202.c:648->fips202.c:747->sign.c:113->sign.c:211]   --->   Operation 270 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln363_1 = zext i5 %i_0_i_i_i to i64" [fips202.c:363->fips202.c:648->fips202.c:747->sign.c:113->sign.c:211]   --->   Operation 271 'zext' 'zext_ln363_1' <Predicate = (!icmp_ln362_1)> <Delay = 0.00>
ST_20 : Operation 272 [1/1] (0.00ns)   --->   "%state_0_s_addr = getelementptr [25 x i64]* %state_0_s, i64 0, i64 %zext_ln363_1" [fips202.c:363->fips202.c:648->fips202.c:747->sign.c:113->sign.c:211]   --->   Operation 272 'getelementptr' 'state_0_s_addr' <Predicate = (!icmp_ln362_1)> <Delay = 0.00>
ST_20 : Operation 273 [1/1] (2.77ns)   --->   "store i64 0, i64* %state_0_s_addr, align 8" [fips202.c:363->fips202.c:648->fips202.c:747->sign.c:113->sign.c:211]   --->   Operation 273 'store' <Predicate = (!icmp_ln362_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 274 [1/1] (0.00ns)   --->   "br label %keccak_squeeze.1.exit" [fips202.c:362->fips202.c:648->fips202.c:747->sign.c:113->sign.c:211]   --->   Operation 274 'br' <Predicate = (!icmp_ln362_1)> <Delay = 0.00>
ST_20 : Operation 275 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0) nounwind"   --->   Operation 275 'speclooptripcount' 'empty_85' <Predicate = (icmp_ln362_1)> <Delay = 0.00>
ST_20 : Operation 276 [1/1] (1.35ns)   --->   "br label %.preheader.i2" [fips202.c:416->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 276 'br' <Predicate = (icmp_ln362_1)> <Delay = 1.35>

State 21 <SV = 15> <Delay = 2.77>
ST_21 : Operation 277 [1/1] (0.00ns)   --->   "%i_3_i1 = phi i4 [ %add_ln416, %load64.1.exit18.i ], [ 0, %shake256.exit ]" [fips202.c:416->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 277 'phi' 'i_3_i1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln416 = zext i4 %i_3_i1 to i64" [fips202.c:416->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 278 'zext' 'zext_ln416' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 279 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 279 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 280 [1/1] (1.21ns)   --->   "%icmp_ln416 = icmp eq i4 %i_3_i1, -6" [fips202.c:416->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 280 'icmp' 'icmp_ln416' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 281 [1/1] (1.49ns)   --->   "%add_ln416 = add i4 %i_3_i1, 1" [fips202.c:416->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 281 'add' 'add_ln416' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 282 [1/1] (0.00ns)   --->   "br i1 %icmp_ln416, label %keccak_absorb.4.exit, label %9" [fips202.c:416->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 282 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 283 [1/1] (0.00ns)   --->   "%shl_ln26 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_3_i1, i3 0)" [fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 283 'bitconcatenate' 'shl_ln26' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_21 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i7 %shl_ln26 to i8" [fips202.c:26->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 284 'zext' 'zext_ln26' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_21 : Operation 285 [1/1] (1.35ns)   --->   "br label %10" [fips202.c:30->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 285 'br' <Predicate = (!icmp_ln416)> <Delay = 1.35>
ST_21 : Operation 286 [1/1] (0.00ns)   --->   "%state_0_s_addr_1 = getelementptr [25 x i64]* %state_0_s, i64 0, i64 10" [fips202.c:450->fips202.c:675->fips202.c:749->sign.c:113->sign.c:211]   --->   Operation 286 'getelementptr' 'state_0_s_addr_1' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_21 : Operation 287 [2/2] (2.77ns)   --->   "%state_0_s_load = load i64* %state_0_s_addr_1, align 8" [fips202.c:450->fips202.c:675->fips202.c:749->sign.c:113->sign.c:211]   --->   Operation 287 'load' 'state_0_s_load' <Predicate = (icmp_ln416)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 288 [1/1] (0.00ns)   --->   "%state_0_s_addr_2 = getelementptr [25 x i64]* %state_0_s, i64 0, i64 16" [fips202.c:451->fips202.c:675->fips202.c:749->sign.c:113->sign.c:211]   --->   Operation 288 'getelementptr' 'state_0_s_addr_2' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_21 : Operation 289 [2/2] (2.77ns)   --->   "%state_0_s_load_1 = load i64* %state_0_s_addr_2, align 8" [fips202.c:451->fips202.c:675->fips202.c:749->sign.c:113->sign.c:211]   --->   Operation 289 'load' 'state_0_s_load_1' <Predicate = (icmp_ln416)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 22 <SV = 16> <Delay = 4.43>
ST_22 : Operation 290 [1/1] (0.00ns)   --->   "%i_0_i5_i = phi i4 [ 0, %9 ], [ %i_44, %11 ]"   --->   Operation 290 'phi' 'i_0_i5_i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 291 [1/1] (0.00ns)   --->   "%r_0_i6_i = phi i64 [ 0, %9 ], [ %r, %11 ]"   --->   Operation 291 'phi' 'r_0_i6_i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 292 [1/1] (1.21ns)   --->   "%icmp_ln30 = icmp eq i4 %i_0_i5_i, -8" [fips202.c:30->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 292 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 293 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 293 'speclooptripcount' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 294 [1/1] (1.49ns)   --->   "%i_44 = add i4 %i_0_i5_i, 1" [fips202.c:30->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 294 'add' 'i_44' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 295 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %load64.1.exit18.i, label %11" [fips202.c:30->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 295 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 296 [1/1] (0.00ns)   --->   "%or_ln = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 -3, i4 %i_0_i5_i)" [fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 296 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_22 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i7 %or_ln to i8" [fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 297 'zext' 'zext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_22 : Operation 298 [1/1] (1.66ns)   --->   "%add_ln31 = add i8 %zext_ln26, %zext_ln31" [fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 298 'add' 'add_ln31' <Predicate = (!icmp_ln30)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln31_18 = zext i8 %add_ln31 to i64" [fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 299 'zext' 'zext_ln31_18' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_22 : Operation 300 [1/1] (0.00ns)   --->   "%seedbuf_addr_16 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln31_18" [fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 300 'getelementptr' 'seedbuf_addr_16' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_22 : Operation 301 [2/2] (2.77ns)   --->   "%seedbuf_load = load i8* %seedbuf_addr_16, align 1" [fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 301 'load' 'seedbuf_load' <Predicate = (!icmp_ln30)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 302 [1/1] (0.00ns)   --->   "%state_0_s_addr_4 = getelementptr [25 x i64]* %state_0_s, i64 0, i64 %zext_ln416" [fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 302 'getelementptr' 'state_0_s_addr_4' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_22 : Operation 303 [2/2] (2.77ns)   --->   "%state_0_s_load_3 = load i64* %state_0_s_addr_4, align 8" [fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 303 'load' 'state_0_s_load_3' <Predicate = (icmp_ln30)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 23 <SV = 17> <Delay = 5.19>
ST_23 : Operation 304 [1/2] (2.77ns)   --->   "%seedbuf_load = load i8* %seedbuf_addr_16, align 1" [fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 304 'load' 'seedbuf_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%zext_ln31_19 = zext i8 %seedbuf_load to i64" [fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 305 'zext' 'zext_ln31_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%trunc_ln31 = trunc i4 %i_0_i5_i to i3" [fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 306 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%shl_ln27 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln31, i3 0)" [fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 307 'bitconcatenate' 'shl_ln27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%zext_ln31_20 = zext i6 %shl_ln27 to i64" [fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 308 'zext' 'zext_ln31_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%shl_ln31 = shl i64 %zext_ln31_19, %zext_ln31_20" [fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 309 'shl' 'shl_ln31' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 310 [1/1] (2.42ns) (out node of the LUT)   --->   "%r = or i64 %shl_ln31, %r_0_i6_i" [fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 310 'or' 'r' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 311 [1/1] (0.00ns)   --->   "br label %10" [fips202.c:30->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 311 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 17> <Delay = 6.35>
ST_24 : Operation 312 [1/2] (2.77ns)   --->   "%state_0_s_load_3 = load i64* %state_0_s_addr_4, align 8" [fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 312 'load' 'state_0_s_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 313 [1/1] (0.80ns)   --->   "%xor_ln417 = xor i64 %state_0_s_load_3, %r_0_i6_i" [fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 313 'xor' 'xor_ln417' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 314 [1/1] (2.77ns)   --->   "store i64 %xor_ln417, i64* %state_0_s_addr_4, align 8" [fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 314 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 315 [1/1] (0.00ns)   --->   "br label %.preheader.i2" [fips202.c:416->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211]   --->   Operation 315 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 16> <Delay = 6.35>
ST_25 : Operation 316 [1/2] (2.77ns)   --->   "%state_0_s_load = load i64* %state_0_s_addr_1, align 8" [fips202.c:450->fips202.c:675->fips202.c:749->sign.c:113->sign.c:211]   --->   Operation 316 'load' 'state_0_s_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 317 [1/1] (0.80ns)   --->   "%xor_ln450_1 = xor i64 %state_0_s_load, 31" [fips202.c:450->fips202.c:675->fips202.c:749->sign.c:113->sign.c:211]   --->   Operation 317 'xor' 'xor_ln450_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 318 [1/1] (2.77ns)   --->   "store i64 %xor_ln450_1, i64* %state_0_s_addr_1, align 8" [fips202.c:450->fips202.c:675->fips202.c:749->sign.c:113->sign.c:211]   --->   Operation 318 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 319 [1/2] (2.77ns)   --->   "%state_0_s_load_1 = load i64* %state_0_s_addr_2, align 8" [fips202.c:451->fips202.c:675->fips202.c:749->sign.c:113->sign.c:211]   --->   Operation 319 'load' 'state_0_s_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 320 [1/1] (0.80ns)   --->   "%xor_ln451_1 = xor i64 %state_0_s_load_1, -9223372036854775808" [fips202.c:451->fips202.c:675->fips202.c:749->sign.c:113->sign.c:211]   --->   Operation 320 'xor' 'xor_ln451_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 321 [1/1] (2.77ns)   --->   "store i64 %xor_ln451_1, i64* %state_0_s_addr_2, align 8" [fips202.c:451->fips202.c:675->fips202.c:749->sign.c:113->sign.c:211]   --->   Operation 321 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 26 <SV = 17> <Delay = 0.00>
ST_26 : Operation 322 [2/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer([25 x i64]* %state_0_s) nounwind" [fips202.c:536->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 322 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 18> <Delay = 1.35>
ST_27 : Operation 323 [1/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer([25 x i64]* %state_0_s) nounwind" [fips202.c:536->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 323 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 324 [1/1] (1.35ns)   --->   "br label %12" [fips202.c:540->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 324 'br' <Predicate = true> <Delay = 1.35>

State 28 <SV = 19> <Delay = 2.77>
ST_28 : Operation 325 [1/1] (0.00ns)   --->   "%i_3_i3 = phi i3 [ 0, %keccak_absorb.4.exit ], [ %add_ln540_1, %13 ]" [fips202.c:540->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 325 'phi' 'i_3_i3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln540_1 = zext i3 %i_3_i3 to i64" [fips202.c:540->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 326 'zext' 'zext_ln540_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 327 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 327 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 328 [1/1] (1.00ns)   --->   "%icmp_ln540_1 = icmp eq i3 %i_3_i3, -2" [fips202.c:540->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 328 'icmp' 'icmp_ln540_1' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 329 [1/1] (1.34ns)   --->   "%add_ln540_1 = add i3 %i_3_i3, 1" [fips202.c:540->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 329 'add' 'add_ln540_1' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 330 [1/1] (0.00ns)   --->   "br i1 %icmp_ln540_1, label %keccak_squeeze.2.exit.preheader, label %13" [fips202.c:540->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 330 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 331 [1/1] (0.00ns)   --->   "%state_0_s_addr_3 = getelementptr [25 x i64]* %state_0_s, i64 0, i64 %zext_ln540_1" [fips202.c:541->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 331 'getelementptr' 'state_0_s_addr_3' <Predicate = (!icmp_ln540_1)> <Delay = 0.00>
ST_28 : Operation 332 [2/2] (2.77ns)   --->   "%state_0_s_load_2 = load i64* %state_0_s_addr_3, align 8" [fips202.c:541->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 332 'load' 'state_0_s_load_2' <Predicate = (!icmp_ln540_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 333 [1/1] (1.35ns)   --->   "br label %keccak_squeeze.2.exit" [polyvec.c:20->sign.c:117->sign.c:211]   --->   Operation 333 'br' <Predicate = (icmp_ln540_1)> <Delay = 1.35>

State 29 <SV = 20> <Delay = 5.54>
ST_29 : Operation 334 [1/2] (2.77ns)   --->   "%state_0_s_load_2 = load i64* %state_0_s_addr_3, align 8" [fips202.c:541->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 334 'load' 'state_0_s_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln541_1 = trunc i64 %state_0_s_load_2 to i8" [fips202.c:541->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 335 'trunc' 'trunc_ln541_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 336 [1/1] (0.00ns)   --->   "%shl_ln541_1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_3_i3, i3 0)" [fips202.c:541->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 336 'bitconcatenate' 'shl_ln541_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i6 %shl_ln541_1 to i8" [fips202.c:541->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 337 'zext' 'zext_ln541_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 338 [1/1] (1.71ns)   --->   "%add_ln541_1 = add i8 -96, %zext_ln541_2" [fips202.c:541->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 338 'add' 'add_ln541_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln541_3 = zext i8 %add_ln541_1 to i64" [fips202.c:541->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 339 'zext' 'zext_ln541_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 340 [1/1] (0.00ns)   --->   "%seedbuf_addr_8 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln541_3" [fips202.c:541->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 340 'getelementptr' 'seedbuf_addr_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 341 [1/1] (2.77ns)   --->   "store i8 %trunc_ln541_1, i8* %seedbuf_addr_8, align 8" [fips202.c:541->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 341 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln542_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_0_s_load_2, i32 8, i32 15)" [fips202.c:542->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 342 'partselect' 'trunc_ln542_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node add_ln542_1)   --->   "%or_ln542_1 = or i6 %shl_ln541_1, 1" [fips202.c:542->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 343 'or' 'or_ln542_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node add_ln542_1)   --->   "%zext_ln542_2 = zext i6 %or_ln542_1 to i8" [fips202.c:542->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 344 'zext' 'zext_ln542_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 345 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln542_1 = add i8 -96, %zext_ln542_2" [fips202.c:542->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 345 'add' 'add_ln542_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln542_3 = zext i8 %add_ln542_1 to i64" [fips202.c:542->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 346 'zext' 'zext_ln542_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 347 [1/1] (0.00ns)   --->   "%seedbuf_addr_9 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln542_3" [fips202.c:542->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 347 'getelementptr' 'seedbuf_addr_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 348 [1/1] (2.77ns)   --->   "store i8 %trunc_ln542_1, i8* %seedbuf_addr_9, align 1" [fips202.c:542->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 348 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln543_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_0_s_load_2, i32 16, i32 23)" [fips202.c:543->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 349 'partselect' 'trunc_ln543_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln544_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_0_s_load_2, i32 24, i32 31)" [fips202.c:544->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 350 'partselect' 'trunc_ln544_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln545_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_0_s_load_2, i32 32, i32 39)" [fips202.c:545->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 351 'partselect' 'trunc_ln545_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln546_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_0_s_load_2, i32 40, i32 47)" [fips202.c:546->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 352 'partselect' 'trunc_ln546_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln547_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_0_s_load_2, i32 48, i32 55)" [fips202.c:547->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 353 'partselect' 'trunc_ln547_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln548_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_0_s_load_2, i32 56, i32 63)" [fips202.c:548->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 354 'partselect' 'trunc_ln548_1' <Predicate = true> <Delay = 0.00>

State 30 <SV = 21> <Delay = 4.49>
ST_30 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node add_ln543_1)   --->   "%or_ln543_1 = or i6 %shl_ln541_1, 2" [fips202.c:543->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 355 'or' 'or_ln543_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln543_1)   --->   "%zext_ln543_2 = zext i6 %or_ln543_1 to i8" [fips202.c:543->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 356 'zext' 'zext_ln543_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 357 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln543_1 = add i8 -96, %zext_ln543_2" [fips202.c:543->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 357 'add' 'add_ln543_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln543_3 = zext i8 %add_ln543_1 to i64" [fips202.c:543->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 358 'zext' 'zext_ln543_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 359 [1/1] (0.00ns)   --->   "%seedbuf_addr_10 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln543_3" [fips202.c:543->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 359 'getelementptr' 'seedbuf_addr_10' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 360 [1/1] (2.77ns)   --->   "store i8 %trunc_ln543_1, i8* %seedbuf_addr_10, align 2" [fips202.c:543->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 360 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node add_ln544_1)   --->   "%or_ln544_1 = or i6 %shl_ln541_1, 3" [fips202.c:544->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 361 'or' 'or_ln544_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln544_1)   --->   "%zext_ln544_2 = zext i6 %or_ln544_1 to i8" [fips202.c:544->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 362 'zext' 'zext_ln544_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 363 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln544_1 = add i8 -96, %zext_ln544_2" [fips202.c:544->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 363 'add' 'add_ln544_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i8 %add_ln544_1 to i64" [fips202.c:544->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 364 'zext' 'zext_ln544_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 365 [1/1] (0.00ns)   --->   "%seedbuf_addr_11 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln544_3" [fips202.c:544->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 365 'getelementptr' 'seedbuf_addr_11' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 366 [1/1] (2.77ns)   --->   "store i8 %trunc_ln544_1, i8* %seedbuf_addr_11, align 1" [fips202.c:544->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 366 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 31 <SV = 22> <Delay = 4.49>
ST_31 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node add_ln545_1)   --->   "%or_ln545_1 = or i6 %shl_ln541_1, 4" [fips202.c:545->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 367 'or' 'or_ln545_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node add_ln545_1)   --->   "%zext_ln545_2 = zext i6 %or_ln545_1 to i8" [fips202.c:545->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 368 'zext' 'zext_ln545_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 369 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln545_1 = add i8 -96, %zext_ln545_2" [fips202.c:545->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 369 'add' 'add_ln545_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln545_3 = zext i8 %add_ln545_1 to i64" [fips202.c:545->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 370 'zext' 'zext_ln545_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 371 [1/1] (0.00ns)   --->   "%seedbuf_addr_12 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln545_3" [fips202.c:545->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 371 'getelementptr' 'seedbuf_addr_12' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 372 [1/1] (2.77ns)   --->   "store i8 %trunc_ln545_1, i8* %seedbuf_addr_12, align 4" [fips202.c:545->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 372 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node add_ln546_1)   --->   "%or_ln546_1 = or i6 %shl_ln541_1, 5" [fips202.c:546->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 373 'or' 'or_ln546_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node add_ln546_1)   --->   "%zext_ln546_2 = zext i6 %or_ln546_1 to i8" [fips202.c:546->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 374 'zext' 'zext_ln546_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 375 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln546_1 = add i8 -96, %zext_ln546_2" [fips202.c:546->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 375 'add' 'add_ln546_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln546_3 = zext i8 %add_ln546_1 to i64" [fips202.c:546->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 376 'zext' 'zext_ln546_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 377 [1/1] (0.00ns)   --->   "%seedbuf_addr_13 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln546_3" [fips202.c:546->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 377 'getelementptr' 'seedbuf_addr_13' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 378 [1/1] (2.77ns)   --->   "store i8 %trunc_ln546_1, i8* %seedbuf_addr_13, align 1" [fips202.c:546->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 378 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 32 <SV = 23> <Delay = 4.49>
ST_32 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node add_ln547_1)   --->   "%or_ln547_1 = or i6 %shl_ln541_1, 6" [fips202.c:547->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 379 'or' 'or_ln547_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node add_ln547_1)   --->   "%zext_ln547_2 = zext i6 %or_ln547_1 to i8" [fips202.c:547->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 380 'zext' 'zext_ln547_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 381 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln547_1 = add i8 -96, %zext_ln547_2" [fips202.c:547->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 381 'add' 'add_ln547_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln547_3 = zext i8 %add_ln547_1 to i64" [fips202.c:547->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 382 'zext' 'zext_ln547_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 383 [1/1] (0.00ns)   --->   "%seedbuf_addr_14 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln547_3" [fips202.c:547->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 383 'getelementptr' 'seedbuf_addr_14' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 384 [1/1] (2.77ns)   --->   "store i8 %trunc_ln547_1, i8* %seedbuf_addr_14, align 2" [fips202.c:547->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 384 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node add_ln548_1)   --->   "%or_ln548_1 = or i6 %shl_ln541_1, 7" [fips202.c:548->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 385 'or' 'or_ln548_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node add_ln548_1)   --->   "%zext_ln548_2 = zext i6 %or_ln548_1 to i8" [fips202.c:548->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 386 'zext' 'zext_ln548_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 387 [1/1] (1.71ns) (out node of the LUT)   --->   "%add_ln548_1 = add i8 -96, %zext_ln548_2" [fips202.c:548->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 387 'add' 'add_ln548_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln548_3 = zext i8 %add_ln548_1 to i64" [fips202.c:548->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 388 'zext' 'zext_ln548_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 389 [1/1] (0.00ns)   --->   "%seedbuf_addr_15 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln548_3" [fips202.c:548->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 389 'getelementptr' 'seedbuf_addr_15' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 390 [1/1] (2.77ns)   --->   "store i8 %trunc_ln548_1, i8* %seedbuf_addr_15, align 1" [fips202.c:548->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 390 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 391 [1/1] (0.00ns)   --->   "br label %12" [fips202.c:540->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211]   --->   Operation 391 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 20> <Delay = 1.35>
ST_33 : Operation 392 [1/1] (0.00ns)   --->   "%i_0_i = phi i3 [ %i_46, %keccak_squeeze.2.exit.loopexit ], [ 0, %keccak_squeeze.2.exit.preheader ]"   --->   Operation 392 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 393 [1/1] (1.00ns)   --->   "%icmp_ln20 = icmp eq i3 %i_0_i, -4" [polyvec.c:20->sign.c:117->sign.c:211]   --->   Operation 393 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 394 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 394 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 395 [1/1] (1.34ns)   --->   "%i_46 = add i3 %i_0_i, 1" [polyvec.c:20->sign.c:117->sign.c:211]   --->   Operation 395 'add' 'i_46' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 396 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %polyvec_matrix_expand.exit.preheader, label %.preheader.i.preheader" [polyvec.c:20->sign.c:117->sign.c:211]   --->   Operation 396 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 397 [1/1] (1.35ns)   --->   "br label %.preheader.i" [polyvec.c:21->sign.c:117->sign.c:211]   --->   Operation 397 'br' <Predicate = (!icmp_ln20)> <Delay = 1.35>
ST_33 : Operation 398 [1/1] (1.35ns)   --->   "br label %polyvec_matrix_expand.exit" [polyvec.c:100->sign.c:118->sign.c:211]   --->   Operation 398 'br' <Predicate = (icmp_ln20)> <Delay = 1.35>

State 34 <SV = 21> <Delay = 1.34>
ST_34 : Operation 399 [1/1] (0.00ns)   --->   "%j_0_i = phi i3 [ %j, %14 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 399 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 400 [1/1] (1.00ns)   --->   "%icmp_ln21 = icmp eq i3 %j_0_i, -4" [polyvec.c:21->sign.c:117->sign.c:211]   --->   Operation 400 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 401 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 401 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 402 [1/1] (1.34ns)   --->   "%j = add i3 %j_0_i, 1" [polyvec.c:21->sign.c:117->sign.c:211]   --->   Operation 402 'add' 'j' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 403 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %keccak_squeeze.2.exit.loopexit, label %14" [polyvec.c:21->sign.c:117->sign.c:211]   --->   Operation 403 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i3 %i_0_i to i2" [polyvec.c:22->sign.c:117->sign.c:211]   --->   Operation 404 'trunc' 'trunc_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_34 : Operation 405 [1/1] (0.00ns)   --->   "%add_ln = call i10 @_ssdm_op_BitConcatenate.i10.i2.i5.i3(i2 %trunc_ln22, i5 0, i3 %j_0_i)" [polyvec.c:22->sign.c:117->sign.c:211]   --->   Operation 405 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_34 : Operation 406 [2/2] (0.00ns)   --->   "call fastcc void @poly_uniform([4096 x i23]* %mat_vec_coeffs, i3 %i_0_i, i3 %j_0_i, [208 x i8]* %seedbuf, i10 %add_ln) nounwind" [polyvec.c:22->sign.c:117->sign.c:211]   --->   Operation 406 'call' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 407 [1/1] (0.00ns)   --->   "br label %keccak_squeeze.2.exit"   --->   Operation 407 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 35 <SV = 22> <Delay = 0.00>
ST_35 : Operation 408 [1/2] (0.00ns)   --->   "call fastcc void @poly_uniform([4096 x i23]* %mat_vec_coeffs, i3 %i_0_i, i3 %j_0_i, [208 x i8]* %seedbuf, i10 %add_ln) nounwind" [polyvec.c:22->sign.c:117->sign.c:211]   --->   Operation 408 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 409 [1/1] (0.00ns)   --->   "br label %.preheader.i" [polyvec.c:21->sign.c:117->sign.c:211]   --->   Operation 409 'br' <Predicate = true> <Delay = 0.00>

State 36 <SV = 21> <Delay = 1.55>
ST_36 : Operation 410 [1/1] (0.00ns)   --->   "%i_0_i38 = phi i3 [ %i_69, %15 ], [ 0, %polyvec_matrix_expand.exit.preheader ]"   --->   Operation 410 'phi' 'i_0_i38' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 411 [1/1] (1.00ns)   --->   "%icmp_ln100 = icmp eq i3 %i_0_i38, -4" [polyvec.c:100->sign.c:118->sign.c:211]   --->   Operation 411 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 412 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 412 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 413 [1/1] (1.34ns)   --->   "%i_69 = add i3 %i_0_i38, 1" [polyvec.c:100->sign.c:118->sign.c:211]   --->   Operation 413 'add' 'i_69' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 414 [1/1] (0.00ns)   --->   "br i1 %icmp_ln100, label %polyvecl_ntt.exit.preheader, label %15" [polyvec.c:100->sign.c:118->sign.c:211]   --->   Operation 414 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 415 [2/2] (1.55ns)   --->   "call fastcc void @ntt([1024 x i32]* %s1_vec_coeffs, i3 %i_0_i38) nounwind" [poly.c:143->polyvec.c:101->sign.c:118->sign.c:211]   --->   Operation 415 'call' <Predicate = (!icmp_ln100)> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 416 [1/1] (1.35ns)   --->   "br label %polyvecl_ntt.exit" [polyvec.c:282->sign.c:119->sign.c:211]   --->   Operation 416 'br' <Predicate = (icmp_ln100)> <Delay = 1.35>

State 37 <SV = 22> <Delay = 0.00>
ST_37 : Operation 417 [1/2] (0.00ns)   --->   "call fastcc void @ntt([1024 x i32]* %s1_vec_coeffs, i3 %i_0_i38) nounwind" [poly.c:143->polyvec.c:101->sign.c:118->sign.c:211]   --->   Operation 417 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 418 [1/1] (0.00ns)   --->   "br label %polyvec_matrix_expand.exit" [polyvec.c:100->sign.c:118->sign.c:211]   --->   Operation 418 'br' <Predicate = true> <Delay = 0.00>

State 38 <SV = 22> <Delay = 1.55>
ST_38 : Operation 419 [1/1] (0.00ns)   --->   "%i_0_i40 = phi i3 [ %i_70, %16 ], [ 0, %polyvecl_ntt.exit.preheader ]"   --->   Operation 419 'phi' 'i_0_i40' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 420 [1/1] (1.00ns)   --->   "%icmp_ln282 = icmp eq i3 %i_0_i40, -4" [polyvec.c:282->sign.c:119->sign.c:211]   --->   Operation 420 'icmp' 'icmp_ln282' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 421 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 421 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 422 [1/1] (1.34ns)   --->   "%i_70 = add i3 %i_0_i40, 1" [polyvec.c:282->sign.c:119->sign.c:211]   --->   Operation 422 'add' 'i_70' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 423 [1/1] (0.00ns)   --->   "br i1 %icmp_ln282, label %polyveck_ntt.exit.preheader, label %16" [polyvec.c:282->sign.c:119->sign.c:211]   --->   Operation 423 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 424 [2/2] (1.55ns)   --->   "call fastcc void @ntt([1024 x i32]* %s2_vec_coeffs, i3 %i_0_i40) nounwind" [poly.c:143->polyvec.c:283->sign.c:119->sign.c:211]   --->   Operation 424 'call' <Predicate = (!icmp_ln282)> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 425 [1/1] (1.35ns)   --->   "br label %polyveck_ntt.exit" [polyvec.c:282->sign.c:120->sign.c:211]   --->   Operation 425 'br' <Predicate = (icmp_ln282)> <Delay = 1.35>

State 39 <SV = 23> <Delay = 0.00>
ST_39 : Operation 426 [1/2] (0.00ns)   --->   "call fastcc void @ntt([1024 x i32]* %s2_vec_coeffs, i3 %i_0_i40) nounwind" [poly.c:143->polyvec.c:283->sign.c:119->sign.c:211]   --->   Operation 426 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 427 [1/1] (0.00ns)   --->   "br label %polyvecl_ntt.exit" [polyvec.c:282->sign.c:119->sign.c:211]   --->   Operation 427 'br' <Predicate = true> <Delay = 0.00>

State 40 <SV = 23> <Delay = 1.55>
ST_40 : Operation 428 [1/1] (0.00ns)   --->   "%i_0_i42 = phi i3 [ %i_71, %17 ], [ 0, %polyveck_ntt.exit.preheader ]"   --->   Operation 428 'phi' 'i_0_i42' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 429 [1/1] (1.00ns)   --->   "%icmp_ln282_1 = icmp eq i3 %i_0_i42, -4" [polyvec.c:282->sign.c:120->sign.c:211]   --->   Operation 429 'icmp' 'icmp_ln282_1' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 430 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 430 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 431 [1/1] (1.34ns)   --->   "%i_71 = add i3 %i_0_i42, 1" [polyvec.c:282->sign.c:120->sign.c:211]   --->   Operation 431 'add' 'i_71' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 432 [1/1] (0.00ns)   --->   "br i1 %icmp_ln282_1, label %polyveck_ntt.exit46.preheader, label %17" [polyvec.c:282->sign.c:120->sign.c:211]   --->   Operation 432 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 433 [2/2] (1.55ns)   --->   "call fastcc void @ntt([1024 x i32]* %t0_vec_coeffs, i3 %i_0_i42) nounwind" [poly.c:143->polyvec.c:283->sign.c:120->sign.c:211]   --->   Operation 433 'call' <Predicate = (!icmp_ln282_1)> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 434 [1/1] (1.35ns)   --->   "br label %polyveck_ntt.exit46" [sign.c:124->sign.c:211]   --->   Operation 434 'br' <Predicate = (icmp_ln282_1)> <Delay = 1.35>

State 41 <SV = 24> <Delay = 0.00>
ST_41 : Operation 435 [1/2] (0.00ns)   --->   "call fastcc void @ntt([1024 x i32]* %t0_vec_coeffs, i3 %i_0_i42) nounwind" [poly.c:143->polyvec.c:283->sign.c:120->sign.c:211]   --->   Operation 435 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 436 [1/1] (0.00ns)   --->   "br label %polyveck_ntt.exit" [polyvec.c:282->sign.c:120->sign.c:211]   --->   Operation 436 'br' <Predicate = true> <Delay = 0.00>

State 42 <SV = 24> <Delay = 1.84>
ST_42 : Operation 437 [1/1] (0.00ns)   --->   "%nonce_0_i = phi i16 [ %nonce, %.backedge.i ], [ 0, %polyveck_ntt.exit46.preheader ]"   --->   Operation 437 'phi' 'nonce_0_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 438 [1/1] (1.84ns)   --->   "%nonce = add i16 %nonce_0_i, 1" [sign.c:124->sign.c:211]   --->   Operation 438 'add' 'nonce' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 439 [2/2] (0.00ns)   --->   "call fastcc void @polyvecl_uniform_gam([1024 x i19]* %y_vec_coeffs, [208 x i8]* %seedbuf, i16 %nonce_0_i) nounwind" [sign.c:124->sign.c:211]   --->   Operation 439 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 25> <Delay = 1.35>
ST_43 : Operation 440 [1/2] (0.00ns)   --->   "call fastcc void @polyvecl_uniform_gam([1024 x i19]* %y_vec_coeffs, [208 x i8]* %seedbuf, i16 %nonce_0_i) nounwind" [sign.c:124->sign.c:211]   --->   Operation 440 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 441 [1/1] (1.35ns)   --->   "br label %memcpy.i"   --->   Operation 441 'br' <Predicate = true> <Delay = 1.35>

State 44 <SV = 26> <Delay = 2.77>
ST_44 : Operation 442 [1/1] (0.00ns)   --->   "%phi_ln125 = phi i8 [ 0, %polyveck_ntt.exit46 ], [ %add_ln125, %memcpy.i ]" [sign.c:125->sign.c:211]   --->   Operation 442 'phi' 'phi_ln125' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 443 [1/1] (1.71ns)   --->   "%add_ln125 = add i8 %phi_ln125, 1" [sign.c:125->sign.c:211]   --->   Operation 443 'add' 'add_ln125' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i8 %phi_ln125 to i64" [sign.c:125->sign.c:211]   --->   Operation 444 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 445 [1/1] (0.00ns)   --->   "%y_vec_coeffs_addr = getelementptr [1024 x i19]* %y_vec_coeffs, i64 0, i64 %zext_ln125" [sign.c:125->sign.c:211]   --->   Operation 445 'getelementptr' 'y_vec_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 446 [2/2] (2.77ns)   --->   "%y_vec_coeffs_load = load i19* %y_vec_coeffs_addr, align 4" [sign.c:125->sign.c:211]   --->   Operation 446 'load' 'y_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_44 : Operation 447 [1/1] (1.24ns)   --->   "%icmp_ln125 = icmp eq i8 %phi_ln125, -1" [sign.c:125->sign.c:211]   --->   Operation 447 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 27> <Delay = 5.54>
ST_45 : Operation 448 [1/1] (0.00ns)   --->   "%z_vec_coeffs_addr = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %zext_ln125" [sign.c:125->sign.c:211]   --->   Operation 448 'getelementptr' 'z_vec_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 449 [1/2] (2.77ns)   --->   "%y_vec_coeffs_load = load i19* %y_vec_coeffs_addr, align 4" [sign.c:125->sign.c:211]   --->   Operation 449 'load' 'y_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_45 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln125 = sext i19 %y_vec_coeffs_load to i32" [sign.c:125->sign.c:211]   --->   Operation 450 'sext' 'sext_ln125' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 451 [1/1] (2.77ns)   --->   "store i32 %sext_ln125, i32* %z_vec_coeffs_addr, align 4" [sign.c:125->sign.c:211]   --->   Operation 451 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_45 : Operation 452 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 452 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 453 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125, label %memcpy1.i.preheader, label %memcpy.i" [sign.c:125->sign.c:211]   --->   Operation 453 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 454 [1/1] (1.35ns)   --->   "br label %memcpy1.i" [sign.c:125->sign.c:211]   --->   Operation 454 'br' <Predicate = (icmp_ln125)> <Delay = 1.35>

State 46 <SV = 28> <Delay = 2.77>
ST_46 : Operation 455 [1/1] (0.00ns)   --->   "%phi_ln125_1 = phi i8 [ %add_ln125_1, %memcpy1.i ], [ 0, %memcpy1.i.preheader ]" [sign.c:125->sign.c:211]   --->   Operation 455 'phi' 'phi_ln125_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 456 [1/1] (1.71ns)   --->   "%add_ln125_1 = add i8 %phi_ln125_1, 1" [sign.c:125->sign.c:211]   --->   Operation 456 'add' 'add_ln125_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_12 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 1, i8 %phi_ln125_1)" [sign.c:125->sign.c:211]   --->   Operation 457 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 458 [1/1] (0.00ns)   --->   "%y_vec_coeffs_addr_1 = getelementptr [1024 x i19]* %y_vec_coeffs, i64 0, i64 %tmp_12" [sign.c:125->sign.c:211]   --->   Operation 458 'getelementptr' 'y_vec_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 459 [2/2] (2.77ns)   --->   "%y_vec_coeffs_load_1 = load i19* %y_vec_coeffs_addr_1, align 4" [sign.c:125->sign.c:211]   --->   Operation 459 'load' 'y_vec_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_46 : Operation 460 [1/1] (1.24ns)   --->   "%icmp_ln125_1 = icmp eq i8 %phi_ln125_1, -1" [sign.c:125->sign.c:211]   --->   Operation 460 'icmp' 'icmp_ln125_1' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 29> <Delay = 5.54>
ST_47 : Operation 461 [1/1] (0.00ns)   --->   "%z_vec_coeffs_addr_1 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %tmp_12" [sign.c:125->sign.c:211]   --->   Operation 461 'getelementptr' 'z_vec_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 462 [1/2] (2.77ns)   --->   "%y_vec_coeffs_load_1 = load i19* %y_vec_coeffs_addr_1, align 4" [sign.c:125->sign.c:211]   --->   Operation 462 'load' 'y_vec_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_47 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln125_1 = sext i19 %y_vec_coeffs_load_1 to i32" [sign.c:125->sign.c:211]   --->   Operation 463 'sext' 'sext_ln125_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 464 [1/1] (2.77ns)   --->   "store i32 %sext_ln125_1, i32* %z_vec_coeffs_addr_1, align 4" [sign.c:125->sign.c:211]   --->   Operation 464 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_47 : Operation 465 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 465 'speclooptripcount' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 466 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125_1, label %memcpy2.i.preheader, label %memcpy1.i" [sign.c:125->sign.c:211]   --->   Operation 466 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 467 [1/1] (1.35ns)   --->   "br label %memcpy2.i" [sign.c:125->sign.c:211]   --->   Operation 467 'br' <Predicate = (icmp_ln125_1)> <Delay = 1.35>

State 48 <SV = 30> <Delay = 2.77>
ST_48 : Operation 468 [1/1] (0.00ns)   --->   "%phi_ln125_2 = phi i8 [ %add_ln125_2, %memcpy2.i ], [ 0, %memcpy2.i.preheader ]" [sign.c:125->sign.c:211]   --->   Operation 468 'phi' 'phi_ln125_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 469 [1/1] (1.71ns)   --->   "%add_ln125_2 = add i8 %phi_ln125_2, 1" [sign.c:125->sign.c:211]   --->   Operation 469 'add' 'add_ln125_2' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_13 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 2, i8 %phi_ln125_2)" [sign.c:125->sign.c:211]   --->   Operation 470 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 471 [1/1] (0.00ns)   --->   "%y_vec_coeffs_addr_2 = getelementptr [1024 x i19]* %y_vec_coeffs, i64 0, i64 %tmp_13" [sign.c:125->sign.c:211]   --->   Operation 471 'getelementptr' 'y_vec_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 472 [2/2] (2.77ns)   --->   "%y_vec_coeffs_load_2 = load i19* %y_vec_coeffs_addr_2, align 4" [sign.c:125->sign.c:211]   --->   Operation 472 'load' 'y_vec_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_48 : Operation 473 [1/1] (1.24ns)   --->   "%icmp_ln125_2 = icmp eq i8 %phi_ln125_2, -1" [sign.c:125->sign.c:211]   --->   Operation 473 'icmp' 'icmp_ln125_2' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 31> <Delay = 5.54>
ST_49 : Operation 474 [1/1] (0.00ns)   --->   "%z_vec_coeffs_addr_2 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %tmp_13" [sign.c:125->sign.c:211]   --->   Operation 474 'getelementptr' 'z_vec_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 475 [1/2] (2.77ns)   --->   "%y_vec_coeffs_load_2 = load i19* %y_vec_coeffs_addr_2, align 4" [sign.c:125->sign.c:211]   --->   Operation 475 'load' 'y_vec_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_49 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln125_2 = sext i19 %y_vec_coeffs_load_2 to i32" [sign.c:125->sign.c:211]   --->   Operation 476 'sext' 'sext_ln125_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 477 [1/1] (2.77ns)   --->   "store i32 %sext_ln125_2, i32* %z_vec_coeffs_addr_2, align 4" [sign.c:125->sign.c:211]   --->   Operation 477 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_49 : Operation 478 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 478 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 479 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125_2, label %memcpy3.i.preheader, label %memcpy2.i" [sign.c:125->sign.c:211]   --->   Operation 479 'br' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 480 [1/1] (1.35ns)   --->   "br label %memcpy3.i" [sign.c:125->sign.c:211]   --->   Operation 480 'br' <Predicate = (icmp_ln125_2)> <Delay = 1.35>

State 50 <SV = 32> <Delay = 2.77>
ST_50 : Operation 481 [1/1] (0.00ns)   --->   "%phi_ln125_3 = phi i8 [ %add_ln125_3, %memcpy3.i ], [ 0, %memcpy3.i.preheader ]" [sign.c:125->sign.c:211]   --->   Operation 481 'phi' 'phi_ln125_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 482 [1/1] (1.71ns)   --->   "%add_ln125_3 = add i8 %phi_ln125_3, 1" [sign.c:125->sign.c:211]   --->   Operation 482 'add' 'add_ln125_3' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_14 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 3, i8 %phi_ln125_3)" [sign.c:125->sign.c:211]   --->   Operation 483 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 484 [1/1] (0.00ns)   --->   "%y_vec_coeffs_addr_3 = getelementptr [1024 x i19]* %y_vec_coeffs, i64 0, i64 %tmp_14" [sign.c:125->sign.c:211]   --->   Operation 484 'getelementptr' 'y_vec_coeffs_addr_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 485 [2/2] (2.77ns)   --->   "%y_vec_coeffs_load_3 = load i19* %y_vec_coeffs_addr_3, align 4" [sign.c:125->sign.c:211]   --->   Operation 485 'load' 'y_vec_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_50 : Operation 486 [1/1] (1.24ns)   --->   "%icmp_ln125_3 = icmp eq i8 %phi_ln125_3, -1" [sign.c:125->sign.c:211]   --->   Operation 486 'icmp' 'icmp_ln125_3' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 33> <Delay = 5.54>
ST_51 : Operation 487 [1/1] (0.00ns)   --->   "%z_vec_coeffs_addr_3 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %tmp_14" [sign.c:125->sign.c:211]   --->   Operation 487 'getelementptr' 'z_vec_coeffs_addr_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 488 [1/2] (2.77ns)   --->   "%y_vec_coeffs_load_3 = load i19* %y_vec_coeffs_addr_3, align 4" [sign.c:125->sign.c:211]   --->   Operation 488 'load' 'y_vec_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_51 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln125_3 = sext i19 %y_vec_coeffs_load_3 to i32" [sign.c:125->sign.c:211]   --->   Operation 489 'sext' 'sext_ln125_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 490 [1/1] (2.77ns)   --->   "store i32 %sext_ln125_3, i32* %z_vec_coeffs_addr_3, align 4" [sign.c:125->sign.c:211]   --->   Operation 490 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_51 : Operation 491 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 491 'speclooptripcount' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 492 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125_3, label %.preheader122.preheader, label %memcpy3.i" [sign.c:125->sign.c:211]   --->   Operation 492 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 493 [1/1] (1.35ns)   --->   "br label %.preheader122" [polyvec.c:100->sign.c:126->sign.c:211]   --->   Operation 493 'br' <Predicate = (icmp_ln125_3)> <Delay = 1.35>

State 52 <SV = 34> <Delay = 1.55>
ST_52 : Operation 494 [1/1] (0.00ns)   --->   "%i_0_i47 = phi i3 [ %i_72, %18 ], [ 0, %.preheader122.preheader ]"   --->   Operation 494 'phi' 'i_0_i47' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 495 [1/1] (1.00ns)   --->   "%icmp_ln100_1 = icmp eq i3 %i_0_i47, -4" [polyvec.c:100->sign.c:126->sign.c:211]   --->   Operation 495 'icmp' 'icmp_ln100_1' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 496 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 496 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 497 [1/1] (1.34ns)   --->   "%i_72 = add i3 %i_0_i47, 1" [polyvec.c:100->sign.c:126->sign.c:211]   --->   Operation 497 'add' 'i_72' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 498 [1/1] (0.00ns)   --->   "br i1 %icmp_ln100_1, label %polyvecl_ntt.exit51.preheader, label %18" [polyvec.c:100->sign.c:126->sign.c:211]   --->   Operation 498 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 499 [2/2] (1.55ns)   --->   "call fastcc void @ntt([1024 x i32]* %z_vec_coeffs, i3 %i_0_i47) nounwind" [poly.c:143->polyvec.c:101->sign.c:126->sign.c:211]   --->   Operation 499 'call' <Predicate = (!icmp_ln100_1)> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 500 [1/1] (1.35ns)   --->   "br label %polyvecl_ntt.exit51" [polyvec.c:28->sign.c:129->sign.c:211]   --->   Operation 500 'br' <Predicate = (icmp_ln100_1)> <Delay = 1.35>

State 53 <SV = 35> <Delay = 0.00>
ST_53 : Operation 501 [1/2] (0.00ns)   --->   "call fastcc void @ntt([1024 x i32]* %z_vec_coeffs, i3 %i_0_i47) nounwind" [poly.c:143->polyvec.c:101->sign.c:126->sign.c:211]   --->   Operation 501 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 502 [1/1] (0.00ns)   --->   "br label %.preheader122" [polyvec.c:100->sign.c:126->sign.c:211]   --->   Operation 502 'br' <Predicate = true> <Delay = 0.00>

State 54 <SV = 35> <Delay = 1.45>
ST_54 : Operation 503 [1/1] (0.00ns)   --->   "%i_0_i52 = phi i3 [ %i_73, %19 ], [ 0, %polyvecl_ntt.exit51.preheader ]"   --->   Operation 503 'phi' 'i_0_i52' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 504 [1/1] (1.00ns)   --->   "%icmp_ln28 = icmp eq i3 %i_0_i52, -4" [polyvec.c:28->sign.c:129->sign.c:211]   --->   Operation 504 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 505 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 505 'speclooptripcount' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 506 [1/1] (1.34ns)   --->   "%i_73 = add i3 %i_0_i52, 1" [polyvec.c:28->sign.c:129->sign.c:211]   --->   Operation 506 'add' 'i_73' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 507 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %polyvec_matrix_pointwise_montgomery.exit, label %19" [polyvec.c:28->sign.c:129->sign.c:211]   --->   Operation 507 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 508 [2/2] (0.00ns)   --->   "call fastcc void @polyvecl_pointwise_a([1024 x i32]* %w1_vec_coeffs, i3 %i_0_i52, [4096 x i23]* %mat_vec_coeffs, [1024 x i32]* %z_vec_coeffs) nounwind" [polyvec.c:29->sign.c:129->sign.c:211]   --->   Operation 508 'call' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 509 [2/2] (1.45ns)   --->   "call fastcc void @polyveck_reduce([1024 x i32]* %w1_vec_coeffs) nounwind" [sign.c:130->sign.c:211]   --->   Operation 509 'call' <Predicate = (icmp_ln28)> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 36> <Delay = 0.00>
ST_55 : Operation 510 [1/2] (0.00ns)   --->   "call fastcc void @polyvecl_pointwise_a([1024 x i32]* %w1_vec_coeffs, i3 %i_0_i52, [4096 x i23]* %mat_vec_coeffs, [1024 x i32]* %z_vec_coeffs) nounwind" [polyvec.c:29->sign.c:129->sign.c:211]   --->   Operation 510 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 511 [1/1] (0.00ns)   --->   "br label %polyvecl_ntt.exit51" [polyvec.c:28->sign.c:129->sign.c:211]   --->   Operation 511 'br' <Predicate = true> <Delay = 0.00>

State 56 <SV = 36> <Delay = 0.00>
ST_56 : Operation 512 [1/2] (0.00ns)   --->   "call fastcc void @polyveck_reduce([1024 x i32]* %w1_vec_coeffs) nounwind" [sign.c:130->sign.c:211]   --->   Operation 512 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 37> <Delay = 1.45>
ST_57 : Operation 513 [2/2] (1.45ns)   --->   "call fastcc void @polyveck_invntt_tomo([1024 x i32]* %w1_vec_coeffs) nounwind" [sign.c:131->sign.c:211]   --->   Operation 513 'call' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 38> <Delay = 0.00>
ST_58 : Operation 514 [1/2] (0.00ns)   --->   "call fastcc void @polyveck_invntt_tomo([1024 x i32]* %w1_vec_coeffs) nounwind" [sign.c:131->sign.c:211]   --->   Operation 514 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 39> <Delay = 1.35>
ST_59 : Operation 515 [2/2] (1.35ns)   --->   "call fastcc void @polyveck_caddq([1024 x i32]* %w1_vec_coeffs) nounwind" [sign.c:134->sign.c:211]   --->   Operation 515 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 40> <Delay = 1.35>
ST_60 : Operation 516 [1/2] (0.00ns)   --->   "call fastcc void @polyveck_caddq([1024 x i32]* %w1_vec_coeffs) nounwind" [sign.c:134->sign.c:211]   --->   Operation 516 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 517 [1/1] (1.35ns)   --->   "br label %poly_decompose.exit.i" [polyvec.c:371->sign.c:135->sign.c:211]   --->   Operation 517 'br' <Predicate = true> <Delay = 1.35>

State 61 <SV = 41> <Delay = 1.35>
ST_61 : Operation 518 [1/1] (0.00ns)   --->   "%i_0_i54 = phi i3 [ 0, %polyvec_matrix_pointwise_montgomery.exit ], [ %i_74, %poly_decompose.exit.i.loopexit ]"   --->   Operation 518 'phi' 'i_0_i54' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 519 [1/1] (1.00ns)   --->   "%icmp_ln371 = icmp eq i3 %i_0_i54, -4" [polyvec.c:371->sign.c:135->sign.c:211]   --->   Operation 519 'icmp' 'icmp_ln371' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 520 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 520 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 521 [1/1] (1.34ns)   --->   "%i_74 = add i3 %i_0_i54, 1" [polyvec.c:371->sign.c:135->sign.c:211]   --->   Operation 521 'add' 'i_74' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 522 [1/1] (0.00ns)   --->   "br i1 %icmp_ln371, label %polyveck_decompose.exit, label %20" [polyvec.c:371->sign.c:135->sign.c:211]   --->   Operation 522 'br' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_15 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0_i54, i8 0)" [poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 523 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_61 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln221 = zext i11 %tmp_15 to i12" [poly.c:221->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 524 'zext' 'zext_ln221' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_61 : Operation 525 [1/1] (1.35ns)   --->   "br label %21" [poly.c:225->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 525 'br' <Predicate = (!icmp_ln371)> <Delay = 1.35>
ST_61 : Operation 526 [2/2] (0.00ns)   --->   "call fastcc void @polyveck_pack_w1([5720 x i8]* %sm, [1024 x i32]* %w1_vec_coeffs) nounwind" [sign.c:136->sign.c:211]   --->   Operation 526 'call' <Predicate = (icmp_ln371)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 42> <Delay = 4.53>
ST_62 : Operation 527 [1/1] (0.00ns)   --->   "%i_0_i_i55 = phi i9 [ 0, %20 ], [ %i_76, %22 ]"   --->   Operation 527 'phi' 'i_0_i_i55' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 528 [1/1] (1.34ns)   --->   "%icmp_ln225 = icmp eq i9 %i_0_i_i55, -256" [poly.c:225->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 528 'icmp' 'icmp_ln225' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 529 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 529 'speclooptripcount' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 530 [1/1] (1.73ns)   --->   "%i_76 = add i9 %i_0_i_i55, 1" [poly.c:225->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 530 'add' 'i_76' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 531 [1/1] (0.00ns)   --->   "br i1 %icmp_ln225, label %poly_decompose.exit.i.loopexit, label %22" [poly.c:225->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 531 'br' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i9 %i_0_i_i55 to i12" [poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 532 'zext' 'zext_ln226' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_62 : Operation 533 [1/1] (1.76ns)   --->   "%add_ln226 = add i12 %zext_ln221, %zext_ln226" [poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 533 'add' 'add_ln226' <Predicate = (!icmp_ln225)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln226_1 = zext i12 %add_ln226 to i64" [poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 534 'zext' 'zext_ln226_1' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_62 : Operation 535 [1/1] (0.00ns)   --->   "%w1_vec_coeffs_addr = getelementptr [1024 x i32]* %w1_vec_coeffs, i64 0, i64 %zext_ln226_1" [poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 535 'getelementptr' 'w1_vec_coeffs_addr' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_62 : Operation 536 [2/2] (2.77ns)   --->   "%w1_vec_coeffs_load = load i32* %w1_vec_coeffs_addr, align 4" [poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 536 'load' 'w1_vec_coeffs_load' <Predicate = (!icmp_ln225)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_62 : Operation 537 [1/1] (0.00ns)   --->   "br label %poly_decompose.exit.i"   --->   Operation 537 'br' <Predicate = (icmp_ln225)> <Delay = 0.00>

State 63 <SV = 43> <Delay = 27.3>
ST_63 : Operation 538 [1/1] (0.00ns)   --->   "%w0_vec_coeffs_addr = getelementptr [1024 x i32]* %w0_vec_coeffs, i64 0, i64 %zext_ln226_1" [poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 538 'getelementptr' 'w0_vec_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 539 [1/2] (2.77ns)   --->   "%w1_vec_coeffs_load = load i32* %w1_vec_coeffs_addr, align 4" [poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 539 'load' 'w1_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_63 : Operation 540 [1/1] (2.18ns)   --->   "%add_ln42 = add nsw i32 127, %w1_vec_coeffs_load" [rounding.c:42->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 540 'add' 'add_ln42' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 541 [1/1] (0.00ns)   --->   "%trunc_ln11 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln42, i32 7, i32 31)" [rounding.c:42->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 541 'partselect' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 542 [1/1] (0.00ns)   --->   "%a1 = sext i25 %trunc_ln11 to i32" [rounding.c:42->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 542 'sext' 'a1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 543 [1/1] (2.82ns) (grouped into DSP with root node add_ln47)   --->   "%mul_ln47 = mul nsw i32 11275, %a1" [rounding.c:47->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 543 'mul' 'mul_ln47' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 544 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln47 = add nsw i32 8388608, %mul_ln47" [rounding.c:47->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 544 'add' 'add_ln47' <Predicate = true> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %add_ln47, i32 24, i32 31)" [rounding.c:47->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 545 'partselect' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i8 %trunc_ln12 to i9" [rounding.c:47->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 546 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 547 [1/1] (1.71ns)   --->   "%sub_ln48 = sub i9 43, %sext_ln47" [rounding.c:48->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 547 'sub' 'sub_ln48' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node a1_1)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sub_ln48, i32 8)" [rounding.c:48->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 548 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node a1_1)   --->   "%xor_ln48 = xor i1 %tmp, true" [rounding.c:48->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 549 'xor' 'xor_ln48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node a1_1)   --->   "%select_ln48 = select i1 %xor_ln48, i8 -1, i8 0" [rounding.c:48->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 550 'select' 'select_ln48' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 551 [1/1] (0.81ns) (out node of the LUT)   --->   "%a1_1 = and i8 %select_ln48, %trunc_ln12" [rounding.c:48->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 551 'and' 'a1_1' <Predicate = true> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i8 %a1_1 to i27" [rounding.c:48->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 552 'sext' 'sext_ln48' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln48_1 = sext i8 %a1_1 to i32" [rounding.c:48->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 553 'sext' 'sext_ln48_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 554 [1/1] (2.82ns) (grouped into DSP with root node add_ln51)   --->   "%mul_ln51 = mul i27 -190464, %sext_ln48" [rounding.c:51->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 554 'mul' 'mul_ln51' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 555 [1/1] (0.00ns) (grouped into DSP with root node add_ln51)   --->   "%sext_ln51 = sext i27 %mul_ln51 to i32" [rounding.c:51->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 555 'sext' 'sext_ln51' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 556 [1/1] (3.53ns) (root node of the DSP)   --->   "%add_ln51 = add i32 %sext_ln51, %w1_vec_coeffs_load" [rounding.c:51->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 556 'add' 'add_ln51' <Predicate = true> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 557 [1/1] (2.18ns)   --->   "%sub_ln52 = sub nsw i32 4190208, %add_ln51" [rounding.c:52->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 557 'sub' 'sub_ln52' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node sub_ln52_1)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sub_ln52, i32 31)" [rounding.c:52->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 558 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node sub_ln52_1)   --->   "%select_ln52 = select i1 %tmp_34, i32 8380417, i32 0" [rounding.c:52->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 559 'select' 'select_ln52' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 560 [1/1] (2.18ns) (out node of the LUT)   --->   "%sub_ln52_1 = sub nsw i32 %add_ln51, %select_ln52" [rounding.c:52->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 560 'sub' 'sub_ln52_1' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 561 [1/1] (2.77ns)   --->   "store i32 %sub_ln52_1, i32* %w0_vec_coeffs_addr, align 4" [poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 561 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_63 : Operation 562 [1/1] (2.77ns)   --->   "store i32 %sext_ln48_1, i32* %w1_vec_coeffs_addr, align 4" [poly.c:226->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 562 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_63 : Operation 563 [1/1] (0.00ns)   --->   "br label %21" [poly.c:225->polyvec.c:372->sign.c:135->sign.c:211]   --->   Operation 563 'br' <Predicate = true> <Delay = 0.00>

State 64 <SV = 42> <Delay = 1.35>
ST_64 : Operation 564 [1/2] (0.00ns)   --->   "call fastcc void @polyveck_pack_w1([5720 x i8]* %sm, [1024 x i32]* %w1_vec_coeffs) nounwind" [sign.c:136->sign.c:211]   --->   Operation 564 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 565 [1/1] (1.35ns)   --->   "br label %23" [fips202.c:362->fips202.c:648->sign.c:138->sign.c:211]   --->   Operation 565 'br' <Predicate = true> <Delay = 1.35>

State 65 <SV = 43> <Delay = 2.77>
ST_65 : Operation 566 [1/1] (0.00ns)   --->   "%i_0_i_i58 = phi i5 [ 0, %polyveck_decompose.exit ], [ %i_75, %24 ]"   --->   Operation 566 'phi' 'i_0_i_i58' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 567 [1/1] (1.21ns)   --->   "%icmp_ln362_2 = icmp eq i5 %i_0_i_i58, -7" [fips202.c:362->fips202.c:648->sign.c:138->sign.c:211]   --->   Operation 567 'icmp' 'icmp_ln362_2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 568 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25) nounwind"   --->   Operation 568 'speclooptripcount' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 569 [1/1] (1.54ns)   --->   "%i_75 = add i5 %i_0_i_i58, 1" [fips202.c:362->fips202.c:648->sign.c:138->sign.c:211]   --->   Operation 569 'add' 'i_75' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 570 [1/1] (0.00ns)   --->   "br i1 %icmp_ln362_2, label %shake256_init.1.exit63, label %24" [fips202.c:362->fips202.c:648->sign.c:138->sign.c:211]   --->   Operation 570 'br' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln363_2 = zext i5 %i_0_i_i58 to i64" [fips202.c:363->fips202.c:648->sign.c:138->sign.c:211]   --->   Operation 571 'zext' 'zext_ln363_2' <Predicate = (!icmp_ln362_2)> <Delay = 0.00>
ST_65 : Operation 572 [1/1] (0.00ns)   --->   "%state_s_addr_14 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln363_2" [fips202.c:363->fips202.c:648->sign.c:138->sign.c:211]   --->   Operation 572 'getelementptr' 'state_s_addr_14' <Predicate = (!icmp_ln362_2)> <Delay = 0.00>
ST_65 : Operation 573 [1/1] (2.77ns)   --->   "store i64 0, i64* %state_s_addr_14, align 8" [fips202.c:363->fips202.c:648->sign.c:138->sign.c:211]   --->   Operation 573 'store' <Predicate = (!icmp_ln362_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_65 : Operation 574 [1/1] (0.00ns)   --->   "br label %23" [fips202.c:362->fips202.c:648->sign.c:138->sign.c:211]   --->   Operation 574 'br' <Predicate = (!icmp_ln362_2)> <Delay = 0.00>
ST_65 : Operation 575 [2/2] (1.35ns)   --->   "call fastcc void @keccak_absorb.4203([25 x i64]* %state_s, [208 x i8]* %seedbuf, i8 112) nounwind" [fips202.c:663->sign.c:139->sign.c:211]   --->   Operation 575 'call' <Predicate = (icmp_ln362_2)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 44> <Delay = 0.00>
ST_66 : Operation 576 [1/2] (0.00ns)   --->   "call fastcc void @keccak_absorb.4203([25 x i64]* %state_s, [208 x i8]* %seedbuf, i8 112) nounwind" [fips202.c:663->sign.c:139->sign.c:211]   --->   Operation 576 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 45> <Delay = 1.35>
ST_67 : Operation 577 [2/2] (1.35ns)   --->   "%state_pos_write_assi_1 = call fastcc i10 @keccak_absorb.3([25 x i64]* %state_s, [5720 x i8]* %sm, i13 0, i64 768) nounwind" [fips202.c:663->sign.c:140->sign.c:211]   --->   Operation 577 'call' 'state_pos_write_assi_1' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 46> <Delay = 3.09>
ST_68 : Operation 578 [1/2] (3.09ns)   --->   "%state_pos_write_assi_1 = call fastcc i10 @keccak_absorb.3([25 x i64]* %state_s, [5720 x i8]* %sm, i13 0, i64 768) nounwind" [fips202.c:663->sign.c:140->sign.c:211]   --->   Operation 578 'call' 'state_pos_write_assi_1' <Predicate = true> <Delay = 3.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 579 [1/1] (0.00ns)   --->   "%trunc_ln448_1 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %state_pos_write_assi_1, i32 3, i32 9)" [fips202.c:448->fips202.c:675->sign.c:141->sign.c:211]   --->   Operation 579 'partselect' 'trunc_ln448_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln448_1 = sext i7 %trunc_ln448_1 to i29" [fips202.c:448->fips202.c:675->sign.c:141->sign.c:211]   --->   Operation 580 'sext' 'sext_ln448_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln450_5 = zext i29 %sext_ln448_1 to i64" [fips202.c:450->fips202.c:675->sign.c:141->sign.c:211]   --->   Operation 581 'zext' 'zext_ln450_5' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 582 [1/1] (0.00ns)   --->   "%state_s_addr_13 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln450_5" [fips202.c:450->fips202.c:675->sign.c:141->sign.c:211]   --->   Operation 582 'getelementptr' 'state_s_addr_13' <Predicate = true> <Delay = 0.00>

State 69 <SV = 47> <Delay = 2.77>
ST_69 : Operation 583 [2/2] (2.77ns)   --->   "%state_s_load_9 = load i64* %state_s_addr_13, align 8" [fips202.c:450->fips202.c:675->sign.c:141->sign.c:211]   --->   Operation 583 'load' 'state_s_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 70 <SV = 48> <Delay = 7.82>
ST_70 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450_2)   --->   "%trunc_ln450_1 = trunc i10 %state_pos_write_assi_1 to i3" [fips202.c:450->fips202.c:675->sign.c:141->sign.c:211]   --->   Operation 584 'trunc' 'trunc_ln450_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450_2)   --->   "%shl_ln450_4 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln450_1, i3 0)" [fips202.c:450->fips202.c:675->sign.c:141->sign.c:211]   --->   Operation 585 'bitconcatenate' 'shl_ln450_4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450_2)   --->   "%zext_ln450_4 = zext i6 %shl_ln450_4 to i64" [fips202.c:450->fips202.c:675->sign.c:141->sign.c:211]   --->   Operation 586 'zext' 'zext_ln450_4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450_2)   --->   "%shl_ln450_1 = shl i64 31, %zext_ln450_4" [fips202.c:450->fips202.c:675->sign.c:141->sign.c:211]   --->   Operation 587 'shl' 'shl_ln450_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 588 [1/2] (2.77ns)   --->   "%state_s_load_9 = load i64* %state_s_addr_13, align 8" [fips202.c:450->fips202.c:675->sign.c:141->sign.c:211]   --->   Operation 588 'load' 'state_s_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_70 : Operation 589 [1/1] (2.28ns) (out node of the LUT)   --->   "%xor_ln450_2 = xor i64 %state_s_load_9, %shl_ln450_1" [fips202.c:450->fips202.c:675->sign.c:141->sign.c:211]   --->   Operation 589 'xor' 'xor_ln450_2' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 590 [1/1] (2.77ns)   --->   "store i64 %xor_ln450_2, i64* %state_s_addr_13, align 8" [fips202.c:450->fips202.c:675->sign.c:141->sign.c:211]   --->   Operation 590 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 71 <SV = 49> <Delay = 2.77>
ST_71 : Operation 591 [2/2] (2.77ns)   --->   "%state_s_load_10 = load i64* %state_s_addr_10, align 8" [fips202.c:451->fips202.c:675->sign.c:141->sign.c:211]   --->   Operation 591 'load' 'state_s_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 72 <SV = 50> <Delay = 6.35>
ST_72 : Operation 592 [1/2] (2.77ns)   --->   "%state_s_load_10 = load i64* %state_s_addr_10, align 8" [fips202.c:451->fips202.c:675->sign.c:141->sign.c:211]   --->   Operation 592 'load' 'state_s_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_72 : Operation 593 [1/1] (0.80ns)   --->   "%xor_ln451_2 = xor i64 %state_s_load_10, -9223372036854775808" [fips202.c:451->fips202.c:675->sign.c:141->sign.c:211]   --->   Operation 593 'xor' 'xor_ln451_2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 594 [1/1] (2.77ns)   --->   "store i64 %xor_ln451_2, i64* %state_s_addr_10, align 8" [fips202.c:451->fips202.c:675->sign.c:141->sign.c:211]   --->   Operation 594 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 73 <SV = 51> <Delay = 1.35>
ST_73 : Operation 595 [2/2] (1.35ns)   --->   "call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %state_s) nounwind" [fips202.c:536->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 595 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 52> <Delay = 1.35>
ST_74 : Operation 596 [1/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %state_s) nounwind" [fips202.c:536->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 596 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_74 : Operation 597 [1/1] (1.35ns)   --->   "br label %25" [fips202.c:540->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 597 'br' <Predicate = true> <Delay = 1.35>

State 75 <SV = 53> <Delay = 2.77>
ST_75 : Operation 598 [1/1] (0.00ns)   --->   "%i_3_i47 = phi i3 [ 0, %shake256_init.1.exit63 ], [ %add_ln540_2, %26 ]" [fips202.c:540->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 598 'phi' 'i_3_i47' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln540_2 = zext i3 %i_3_i47 to i64" [fips202.c:540->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 599 'zext' 'zext_ln540_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 600 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 600 'speclooptripcount' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 601 [1/1] (1.00ns)   --->   "%icmp_ln540_2 = icmp eq i3 %i_3_i47, -4" [fips202.c:540->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 601 'icmp' 'icmp_ln540_2' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 602 [1/1] (1.34ns)   --->   "%add_ln540_2 = add i3 %i_3_i47, 1" [fips202.c:540->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 602 'add' 'add_ln540_2' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 603 [1/1] (0.00ns)   --->   "br i1 %icmp_ln540_2, label %keccak_squeeze.exit, label %26" [fips202.c:540->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 603 'br' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 604 [1/1] (0.00ns)   --->   "%state_s_addr_15 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln540_2" [fips202.c:541->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 604 'getelementptr' 'state_s_addr_15' <Predicate = (!icmp_ln540_2)> <Delay = 0.00>
ST_75 : Operation 605 [2/2] (2.77ns)   --->   "%state_s_load_11 = load i64* %state_s_addr_15, align 8" [fips202.c:541->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 605 'load' 'state_s_load_11' <Predicate = (!icmp_ln540_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 606 [1/1] (0.00ns)   --->   "%trunc_ln541_3 = trunc i3 %i_3_i47 to i2" [fips202.c:541->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 606 'trunc' 'trunc_ln541_3' <Predicate = (!icmp_ln540_2)> <Delay = 0.00>
ST_75 : Operation 607 [2/2] (0.00ns)   --->   "call fastcc void @poly_challenge([256 x i32]* %cp_coeffs, [5720 x i8]* %sm) nounwind" [sign.c:143->sign.c:211]   --->   Operation 607 'call' <Predicate = (icmp_ln540_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 54> <Delay = 5.54>
ST_76 : Operation 608 [1/2] (2.77ns)   --->   "%state_s_load_11 = load i64* %state_s_addr_15, align 8" [fips202.c:541->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 608 'load' 'state_s_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_76 : Operation 609 [1/1] (0.00ns)   --->   "%trunc_ln541_2 = trunc i64 %state_s_load_11 to i8" [fips202.c:541->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 609 'trunc' 'trunc_ln541_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 610 [1/1] (0.00ns)   --->   "%shl_ln541_2 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln541_3, i3 0)" [fips202.c:541->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 610 'bitconcatenate' 'shl_ln541_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln541_4 = zext i5 %shl_ln541_2 to i64" [fips202.c:541->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 611 'zext' 'zext_ln541_4' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 612 [1/1] (0.00ns)   --->   "%sm_addr_1 = getelementptr [5720 x i8]* %sm, i64 0, i64 %zext_ln541_4" [fips202.c:541->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 612 'getelementptr' 'sm_addr_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 613 [1/1] (2.77ns)   --->   "store i8 %trunc_ln541_2, i8* %sm_addr_1, align 1" [fips202.c:541->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 613 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_76 : Operation 614 [1/1] (0.00ns)   --->   "%trunc_ln542_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_11, i32 8, i32 15)" [fips202.c:542->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 614 'partselect' 'trunc_ln542_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 615 [1/1] (0.00ns)   --->   "%or_ln542_2 = or i5 %shl_ln541_2, 1" [fips202.c:542->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 615 'or' 'or_ln542_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln542_4 = zext i5 %or_ln542_2 to i64" [fips202.c:542->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 616 'zext' 'zext_ln542_4' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 617 [1/1] (0.00ns)   --->   "%sm_addr_2 = getelementptr [5720 x i8]* %sm, i64 0, i64 %zext_ln542_4" [fips202.c:542->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 617 'getelementptr' 'sm_addr_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 618 [1/1] (2.77ns)   --->   "store i8 %trunc_ln542_2, i8* %sm_addr_2, align 1" [fips202.c:542->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 618 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_76 : Operation 619 [1/1] (0.00ns)   --->   "%trunc_ln543_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_11, i32 16, i32 23)" [fips202.c:543->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 619 'partselect' 'trunc_ln543_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 620 [1/1] (0.00ns)   --->   "%trunc_ln544_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_11, i32 24, i32 31)" [fips202.c:544->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 620 'partselect' 'trunc_ln544_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 621 [1/1] (0.00ns)   --->   "%trunc_ln545_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_11, i32 32, i32 39)" [fips202.c:545->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 621 'partselect' 'trunc_ln545_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 622 [1/1] (0.00ns)   --->   "%trunc_ln546_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_11, i32 40, i32 47)" [fips202.c:546->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 622 'partselect' 'trunc_ln546_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 623 [1/1] (0.00ns)   --->   "%trunc_ln547_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_11, i32 48, i32 55)" [fips202.c:547->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 623 'partselect' 'trunc_ln547_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 624 [1/1] (0.00ns)   --->   "%trunc_ln548_2 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_11, i32 56, i32 63)" [fips202.c:548->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 624 'partselect' 'trunc_ln548_2' <Predicate = true> <Delay = 0.00>

State 77 <SV = 55> <Delay = 2.77>
ST_77 : Operation 625 [1/1] (0.00ns)   --->   "%or_ln543_2 = or i5 %shl_ln541_2, 2" [fips202.c:543->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 625 'or' 'or_ln543_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln543_4 = zext i5 %or_ln543_2 to i64" [fips202.c:543->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 626 'zext' 'zext_ln543_4' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 627 [1/1] (0.00ns)   --->   "%sm_addr_3 = getelementptr [5720 x i8]* %sm, i64 0, i64 %zext_ln543_4" [fips202.c:543->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 627 'getelementptr' 'sm_addr_3' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 628 [1/1] (2.77ns)   --->   "store i8 %trunc_ln543_2, i8* %sm_addr_3, align 1" [fips202.c:543->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 628 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_77 : Operation 629 [1/1] (0.00ns)   --->   "%or_ln544_2 = or i5 %shl_ln541_2, 3" [fips202.c:544->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 629 'or' 'or_ln544_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i5 %or_ln544_2 to i64" [fips202.c:544->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 630 'zext' 'zext_ln544_4' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 631 [1/1] (0.00ns)   --->   "%sm_addr_4 = getelementptr [5720 x i8]* %sm, i64 0, i64 %zext_ln544_4" [fips202.c:544->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 631 'getelementptr' 'sm_addr_4' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 632 [1/1] (2.77ns)   --->   "store i8 %trunc_ln544_2, i8* %sm_addr_4, align 1" [fips202.c:544->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 632 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 78 <SV = 56> <Delay = 2.77>
ST_78 : Operation 633 [1/1] (0.00ns)   --->   "%or_ln545_2 = or i5 %shl_ln541_2, 4" [fips202.c:545->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 633 'or' 'or_ln545_2' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln545_4 = zext i5 %or_ln545_2 to i64" [fips202.c:545->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 634 'zext' 'zext_ln545_4' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 635 [1/1] (0.00ns)   --->   "%sm_addr_5 = getelementptr [5720 x i8]* %sm, i64 0, i64 %zext_ln545_4" [fips202.c:545->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 635 'getelementptr' 'sm_addr_5' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 636 [1/1] (2.77ns)   --->   "store i8 %trunc_ln545_2, i8* %sm_addr_5, align 1" [fips202.c:545->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 636 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 637 [1/1] (0.00ns)   --->   "%or_ln546_2 = or i5 %shl_ln541_2, 5" [fips202.c:546->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 637 'or' 'or_ln546_2' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln546_4 = zext i5 %or_ln546_2 to i64" [fips202.c:546->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 638 'zext' 'zext_ln546_4' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 639 [1/1] (0.00ns)   --->   "%sm_addr_6 = getelementptr [5720 x i8]* %sm, i64 0, i64 %zext_ln546_4" [fips202.c:546->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 639 'getelementptr' 'sm_addr_6' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 640 [1/1] (2.77ns)   --->   "store i8 %trunc_ln546_2, i8* %sm_addr_6, align 1" [fips202.c:546->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 640 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 79 <SV = 57> <Delay = 2.77>
ST_79 : Operation 641 [1/1] (0.00ns)   --->   "%or_ln547_2 = or i5 %shl_ln541_2, 6" [fips202.c:547->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 641 'or' 'or_ln547_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln547_4 = zext i5 %or_ln547_2 to i64" [fips202.c:547->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 642 'zext' 'zext_ln547_4' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 643 [1/1] (0.00ns)   --->   "%sm_addr_7 = getelementptr [5720 x i8]* %sm, i64 0, i64 %zext_ln547_4" [fips202.c:547->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 643 'getelementptr' 'sm_addr_7' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 644 [1/1] (2.77ns)   --->   "store i8 %trunc_ln547_2, i8* %sm_addr_7, align 1" [fips202.c:547->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 644 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 645 [1/1] (0.00ns)   --->   "%or_ln548_2 = or i5 %shl_ln541_2, 7" [fips202.c:548->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 645 'or' 'or_ln548_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln548_4 = zext i5 %or_ln548_2 to i64" [fips202.c:548->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 646 'zext' 'zext_ln548_4' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 647 [1/1] (0.00ns)   --->   "%sm_addr_8 = getelementptr [5720 x i8]* %sm, i64 0, i64 %zext_ln548_4" [fips202.c:548->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 647 'getelementptr' 'sm_addr_8' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 648 [1/1] (2.77ns)   --->   "store i8 %trunc_ln548_2, i8* %sm_addr_8, align 1" [fips202.c:548->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 648 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 649 [1/1] (0.00ns)   --->   "br label %25" [fips202.c:540->fips202.c:710->sign.c:142->sign.c:211]   --->   Operation 649 'br' <Predicate = true> <Delay = 0.00>

State 80 <SV = 54> <Delay = 0.00>
ST_80 : Operation 650 [1/2] (0.00ns)   --->   "call fastcc void @poly_challenge([256 x i32]* %cp_coeffs, [5720 x i8]* %sm) nounwind" [sign.c:143->sign.c:211]   --->   Operation 650 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 55> <Delay = 0.00>
ST_81 : Operation 651 [2/2] (0.00ns)   --->   "call fastcc void @ntt.1([256 x i32]* %cp_coeffs) nounwind" [poly.c:143->sign.c:144->sign.c:211]   --->   Operation 651 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 56> <Delay = 1.35>
ST_82 : Operation 652 [1/2] (0.00ns)   --->   "call fastcc void @ntt.1([256 x i32]* %cp_coeffs) nounwind" [poly.c:143->sign.c:144->sign.c:211]   --->   Operation 652 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 653 [1/1] (1.35ns)   --->   "br label %poly_pointwise_montgomery.2.exit.i" [polyvec.c:114->sign.c:147->sign.c:211]   --->   Operation 653 'br' <Predicate = true> <Delay = 1.35>

State 83 <SV = 57> <Delay = 1.35>
ST_83 : Operation 654 [1/1] (0.00ns)   --->   "%i_0_i78 = phi i3 [ 0, %keccak_squeeze.exit ], [ %i_77, %poly_pointwise_montgomery.2.exit.i.loopexit ]"   --->   Operation 654 'phi' 'i_0_i78' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 655 [1/1] (1.00ns)   --->   "%icmp_ln114 = icmp eq i3 %i_0_i78, -4" [polyvec.c:114->sign.c:147->sign.c:211]   --->   Operation 655 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 656 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 656 'speclooptripcount' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 657 [1/1] (1.34ns)   --->   "%i_77 = add i3 %i_0_i78, 1" [polyvec.c:114->sign.c:147->sign.c:211]   --->   Operation 657 'add' 'i_77' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 658 [1/1] (0.00ns)   --->   "br i1 %icmp_ln114, label %polyvecl_pointwise_poly_montgomery.exit.preheader, label %27" [polyvec.c:114->sign.c:147->sign.c:211]   --->   Operation 658 'br' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_16 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0_i78, i8 0)" [poly.c:181->polyvec.c:115->sign.c:147->sign.c:211]   --->   Operation 659 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_83 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i11 %tmp_16 to i12" [poly.c:176->polyvec.c:115->sign.c:147->sign.c:211]   --->   Operation 660 'zext' 'zext_ln176' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_83 : Operation 661 [1/1] (1.35ns)   --->   "br label %28" [poly.c:180->polyvec.c:115->sign.c:147->sign.c:211]   --->   Operation 661 'br' <Predicate = (!icmp_ln114)> <Delay = 1.35>
ST_83 : Operation 662 [1/1] (1.35ns)   --->   "br label %polyvecl_pointwise_poly_montgomery.exit" [polyvec.c:107->sign.c:148->sign.c:211]   --->   Operation 662 'br' <Predicate = (icmp_ln114)> <Delay = 1.35>

State 84 <SV = 58> <Delay = 4.53>
ST_84 : Operation 663 [1/1] (0.00ns)   --->   "%i_0_i_i79 = phi i9 [ 0, %27 ], [ %i_79, %29 ]"   --->   Operation 663 'phi' 'i_0_i_i79' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 664 [1/1] (1.34ns)   --->   "%icmp_ln180 = icmp eq i9 %i_0_i_i79, -256" [poly.c:180->polyvec.c:115->sign.c:147->sign.c:211]   --->   Operation 664 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 665 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 665 'speclooptripcount' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 666 [1/1] (1.73ns)   --->   "%i_79 = add i9 %i_0_i_i79, 1" [poly.c:180->polyvec.c:115->sign.c:147->sign.c:211]   --->   Operation 666 'add' 'i_79' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 667 [1/1] (0.00ns)   --->   "br i1 %icmp_ln180, label %poly_pointwise_montgomery.2.exit.i.loopexit, label %29" [poly.c:180->polyvec.c:115->sign.c:147->sign.c:211]   --->   Operation 667 'br' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i9 %i_0_i_i79 to i64" [poly.c:181->polyvec.c:115->sign.c:147->sign.c:211]   --->   Operation 668 'zext' 'zext_ln181' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_84 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln181_16 = zext i9 %i_0_i_i79 to i12" [poly.c:181->polyvec.c:115->sign.c:147->sign.c:211]   --->   Operation 669 'zext' 'zext_ln181_16' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_84 : Operation 670 [1/1] (1.76ns)   --->   "%add_ln181 = add i12 %zext_ln181_16, %zext_ln176" [poly.c:181->polyvec.c:115->sign.c:147->sign.c:211]   --->   Operation 670 'add' 'add_ln181' <Predicate = (!icmp_ln180)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln181_17 = zext i12 %add_ln181 to i64" [poly.c:181->polyvec.c:115->sign.c:147->sign.c:211]   --->   Operation 671 'zext' 'zext_ln181_17' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_84 : Operation 672 [1/1] (0.00ns)   --->   "%s1_vec_coeffs_addr = getelementptr [1024 x i32]* %s1_vec_coeffs, i64 0, i64 %zext_ln181_17" [poly.c:181->polyvec.c:115->sign.c:147->sign.c:211]   --->   Operation 672 'getelementptr' 's1_vec_coeffs_addr' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_84 : Operation 673 [1/1] (0.00ns)   --->   "%cp_coeffs_addr = getelementptr [256 x i32]* %cp_coeffs, i64 0, i64 %zext_ln181" [poly.c:181->polyvec.c:115->sign.c:147->sign.c:211]   --->   Operation 673 'getelementptr' 'cp_coeffs_addr' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_84 : Operation 674 [2/2] (2.77ns)   --->   "%cp_coeffs_load = load i32* %cp_coeffs_addr, align 4" [poly.c:181->polyvec.c:115->sign.c:147->sign.c:211]   --->   Operation 674 'load' 'cp_coeffs_load' <Predicate = (!icmp_ln180)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 675 [2/2] (2.77ns)   --->   "%s1_vec_coeffs_load = load i32* %s1_vec_coeffs_addr, align 4" [poly.c:181->polyvec.c:115->sign.c:147->sign.c:211]   --->   Operation 675 'load' 's1_vec_coeffs_load' <Predicate = (!icmp_ln180)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 676 [1/1] (0.00ns)   --->   "br label %poly_pointwise_montgomery.2.exit.i"   --->   Operation 676 'br' <Predicate = (icmp_ln180)> <Delay = 0.00>

State 85 <SV = 59> <Delay = 29.1>
ST_85 : Operation 677 [1/1] (0.00ns)   --->   "%z_vec_coeffs_addr_4 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %zext_ln181_17" [poly.c:181->polyvec.c:115->sign.c:147->sign.c:211]   --->   Operation 677 'getelementptr' 'z_vec_coeffs_addr_4' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 678 [1/2] (2.77ns)   --->   "%cp_coeffs_load = load i32* %cp_coeffs_addr, align 4" [poly.c:181->polyvec.c:115->sign.c:147->sign.c:211]   --->   Operation 678 'load' 'cp_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln181 = sext i32 %cp_coeffs_load to i64" [poly.c:181->polyvec.c:115->sign.c:147->sign.c:211]   --->   Operation 679 'sext' 'sext_ln181' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 680 [1/2] (2.77ns)   --->   "%s1_vec_coeffs_load = load i32* %s1_vec_coeffs_addr, align 4" [poly.c:181->polyvec.c:115->sign.c:147->sign.c:211]   --->   Operation 680 'load' 's1_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 681 [1/1] (0.00ns)   --->   "%sext_ln181_5 = sext i32 %s1_vec_coeffs_load to i64" [poly.c:181->polyvec.c:115->sign.c:147->sign.c:211]   --->   Operation 681 'sext' 'sext_ln181_5' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 682 [1/1] (6.88ns)   --->   "%mul_ln181 = mul nsw i64 %sext_ln181_5, %sext_ln181" [poly.c:181->polyvec.c:115->sign.c:147->sign.c:211]   --->   Operation 682 'mul' 'mul_ln181' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i64 %mul_ln181 to i32" [reduce.c:18->poly.c:181->polyvec.c:115->sign.c:147->sign.c:211]   --->   Operation 683 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 684 [1/1] (6.88ns)   --->   "%t = mul nsw i32 58728449, %trunc_ln18" [reduce.c:18->poly.c:181->polyvec.c:115->sign.c:147->sign.c:211]   --->   Operation 684 'mul' 't' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i32 %t to i55" [reduce.c:19->poly.c:181->polyvec.c:115->sign.c:147->sign.c:211]   --->   Operation 685 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 686 [1/1] (6.88ns)   --->   "%mul_ln19 = mul i55 -8380417, %sext_ln19" [reduce.c:19->poly.c:181->polyvec.c:115->sign.c:147->sign.c:211]   --->   Operation 686 'mul' 'mul_ln19' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln19_14 = sext i55 %mul_ln19 to i64" [reduce.c:19->poly.c:181->polyvec.c:115->sign.c:147->sign.c:211]   --->   Operation 687 'sext' 'sext_ln19_14' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 688 [1/1] (2.99ns)   --->   "%add_ln19 = add i64 %sext_ln19_14, %mul_ln181" [reduce.c:19->poly.c:181->polyvec.c:115->sign.c:147->sign.c:211]   --->   Operation 688 'add' 'add_ln19' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 689 [1/1] (0.00ns)   --->   "%t_13 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %add_ln19, i32 32, i32 63)" [reduce.c:19->poly.c:181->polyvec.c:115->sign.c:147->sign.c:211]   --->   Operation 689 'partselect' 't_13' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 690 [1/1] (2.77ns)   --->   "store i32 %t_13, i32* %z_vec_coeffs_addr_4, align 4" [poly.c:181->polyvec.c:115->sign.c:147->sign.c:211]   --->   Operation 690 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 691 [1/1] (0.00ns)   --->   "br label %28" [poly.c:180->polyvec.c:115->sign.c:147->sign.c:211]   --->   Operation 691 'br' <Predicate = true> <Delay = 0.00>

State 86 <SV = 58> <Delay = 1.35>
ST_86 : Operation 692 [1/1] (0.00ns)   --->   "%i_0_i84 = phi i3 [ %i_78, %30 ], [ 0, %polyvecl_pointwise_poly_montgomery.exit.preheader ]"   --->   Operation 692 'phi' 'i_0_i84' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 693 [1/1] (1.00ns)   --->   "%icmp_ln107 = icmp eq i3 %i_0_i84, -4" [polyvec.c:107->sign.c:148->sign.c:211]   --->   Operation 693 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 694 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 694 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 695 [1/1] (1.34ns)   --->   "%i_78 = add i3 %i_0_i84, 1" [polyvec.c:107->sign.c:148->sign.c:211]   --->   Operation 695 'add' 'i_78' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 696 [1/1] (0.00ns)   --->   "br i1 %icmp_ln107, label %polyvecl_invntt_tomont.exit.preheader, label %30" [polyvec.c:107->sign.c:148->sign.c:211]   --->   Operation 696 'br' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 697 [2/2] (0.00ns)   --->   "call fastcc void @invntt_tomont([1024 x i32]* %z_vec_coeffs, i3 %i_0_i84) nounwind" [poly.c:160->polyvec.c:108->sign.c:148->sign.c:211]   --->   Operation 697 'call' <Predicate = (!icmp_ln107)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_86 : Operation 698 [1/1] (1.35ns)   --->   "br label %polyvecl_invntt_tomont.exit" [polyvec.c:85->sign.c:149->sign.c:211]   --->   Operation 698 'br' <Predicate = (icmp_ln107)> <Delay = 1.35>

State 87 <SV = 59> <Delay = 0.00>
ST_87 : Operation 699 [1/2] (0.00ns)   --->   "call fastcc void @invntt_tomont([1024 x i32]* %z_vec_coeffs, i3 %i_0_i84) nounwind" [poly.c:160->polyvec.c:108->sign.c:148->sign.c:211]   --->   Operation 699 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_87 : Operation 700 [1/1] (0.00ns)   --->   "br label %polyvecl_pointwise_poly_montgomery.exit" [polyvec.c:107->sign.c:148->sign.c:211]   --->   Operation 700 'br' <Predicate = true> <Delay = 0.00>

State 88 <SV = 59> <Delay = 1.35>
ST_88 : Operation 701 [1/1] (0.00ns)   --->   "%i_0_i86 = phi i3 [ %i_80, %polyvecl_invntt_tomont.exit.loopexit ], [ 0, %polyvecl_invntt_tomont.exit.preheader ]"   --->   Operation 701 'phi' 'i_0_i86' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 702 [1/1] (1.00ns)   --->   "%icmp_ln85 = icmp eq i3 %i_0_i86, -4" [polyvec.c:85->sign.c:149->sign.c:211]   --->   Operation 702 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 703 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 703 'speclooptripcount' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 704 [1/1] (1.34ns)   --->   "%i_80 = add i3 %i_0_i86, 1" [polyvec.c:85->sign.c:149->sign.c:211]   --->   Operation 704 'add' 'i_80' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 705 [1/1] (0.00ns)   --->   "br i1 %icmp_ln85, label %polyvecl_add.exit.preheader, label %31" [polyvec.c:85->sign.c:149->sign.c:211]   --->   Operation 705 'br' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_17 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0_i86, i8 0)" [poly.c:88->polyvec.c:86->sign.c:149->sign.c:211]   --->   Operation 706 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_88 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i11 %tmp_17 to i12" [poly.c:83->polyvec.c:86->sign.c:149->sign.c:211]   --->   Operation 707 'zext' 'zext_ln83' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_88 : Operation 708 [1/1] (1.35ns)   --->   "br label %32" [poly.c:87->polyvec.c:86->sign.c:149->sign.c:211]   --->   Operation 708 'br' <Predicate = (!icmp_ln85)> <Delay = 1.35>
ST_88 : Operation 709 [1/1] (1.35ns)   --->   "br label %polyvecl_add.exit" [polyvec.c:53->sign.c:150->sign.c:211]   --->   Operation 709 'br' <Predicate = (icmp_ln85)> <Delay = 1.35>

State 89 <SV = 60> <Delay = 4.53>
ST_89 : Operation 710 [1/1] (0.00ns)   --->   "%i_0_i_i87 = phi i9 [ 0, %31 ], [ %i_82, %33 ]"   --->   Operation 710 'phi' 'i_0_i_i87' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 711 [1/1] (1.34ns)   --->   "%icmp_ln87 = icmp eq i9 %i_0_i_i87, -256" [poly.c:87->polyvec.c:86->sign.c:149->sign.c:211]   --->   Operation 711 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 712 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 712 'speclooptripcount' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 713 [1/1] (1.73ns)   --->   "%i_82 = add i9 %i_0_i_i87, 1" [poly.c:87->polyvec.c:86->sign.c:149->sign.c:211]   --->   Operation 713 'add' 'i_82' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 714 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %polyvecl_invntt_tomont.exit.loopexit, label %33" [poly.c:87->polyvec.c:86->sign.c:149->sign.c:211]   --->   Operation 714 'br' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i9 %i_0_i_i87 to i12" [poly.c:88->polyvec.c:86->sign.c:149->sign.c:211]   --->   Operation 715 'zext' 'zext_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_89 : Operation 716 [1/1] (1.76ns)   --->   "%add_ln88_3 = add i12 %zext_ln83, %zext_ln88" [poly.c:88->polyvec.c:86->sign.c:149->sign.c:211]   --->   Operation 716 'add' 'add_ln88_3' <Predicate = (!icmp_ln87)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln88_4 = zext i12 %add_ln88_3 to i64" [poly.c:88->polyvec.c:86->sign.c:149->sign.c:211]   --->   Operation 717 'zext' 'zext_ln88_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_89 : Operation 718 [1/1] (0.00ns)   --->   "%y_vec_coeffs_addr_4 = getelementptr [1024 x i19]* %y_vec_coeffs, i64 0, i64 %zext_ln88_4" [poly.c:88->polyvec.c:86->sign.c:149->sign.c:211]   --->   Operation 718 'getelementptr' 'y_vec_coeffs_addr_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_89 : Operation 719 [1/1] (0.00ns)   --->   "%z_vec_coeffs_addr_5 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %zext_ln88_4" [poly.c:88->polyvec.c:86->sign.c:149->sign.c:211]   --->   Operation 719 'getelementptr' 'z_vec_coeffs_addr_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_89 : Operation 720 [2/2] (2.77ns)   --->   "%z_vec_coeffs_load = load i32* %z_vec_coeffs_addr_5, align 4" [poly.c:88->polyvec.c:86->sign.c:149->sign.c:211]   --->   Operation 720 'load' 'z_vec_coeffs_load' <Predicate = (!icmp_ln87)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_89 : Operation 721 [2/2] (2.77ns)   --->   "%y_vec_coeffs_load_4 = load i19* %y_vec_coeffs_addr_4, align 4" [poly.c:88->polyvec.c:86->sign.c:149->sign.c:211]   --->   Operation 721 'load' 'y_vec_coeffs_load_4' <Predicate = (!icmp_ln87)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_89 : Operation 722 [1/1] (0.00ns)   --->   "br label %polyvecl_invntt_tomont.exit"   --->   Operation 722 'br' <Predicate = (icmp_ln87)> <Delay = 0.00>

State 90 <SV = 61> <Delay = 7.72>
ST_90 : Operation 723 [1/2] (2.77ns)   --->   "%z_vec_coeffs_load = load i32* %z_vec_coeffs_addr_5, align 4" [poly.c:88->polyvec.c:86->sign.c:149->sign.c:211]   --->   Operation 723 'load' 'z_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_90 : Operation 724 [1/2] (2.77ns)   --->   "%y_vec_coeffs_load_4 = load i19* %y_vec_coeffs_addr_4, align 4" [poly.c:88->polyvec.c:86->sign.c:149->sign.c:211]   --->   Operation 724 'load' 'y_vec_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_90 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i19 %y_vec_coeffs_load_4 to i32" [poly.c:88->polyvec.c:86->sign.c:149->sign.c:211]   --->   Operation 725 'sext' 'sext_ln88' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 726 [1/1] (2.18ns)   --->   "%add_ln88 = add nsw i32 %z_vec_coeffs_load, %sext_ln88" [poly.c:88->polyvec.c:86->sign.c:149->sign.c:211]   --->   Operation 726 'add' 'add_ln88' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 727 [1/1] (2.77ns)   --->   "store i32 %add_ln88, i32* %z_vec_coeffs_addr_5, align 4" [poly.c:88->polyvec.c:86->sign.c:149->sign.c:211]   --->   Operation 727 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_90 : Operation 728 [1/1] (0.00ns)   --->   "br label %32" [poly.c:87->polyvec.c:86->sign.c:149->sign.c:211]   --->   Operation 728 'br' <Predicate = true> <Delay = 0.00>

State 91 <SV = 60> <Delay = 1.35>
ST_91 : Operation 729 [1/1] (0.00ns)   --->   "%i_0_i94 = phi i3 [ %i_81, %polyvecl_add.exit.loopexit ], [ 0, %polyvecl_add.exit.preheader ]"   --->   Operation 729 'phi' 'i_0_i94' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 730 [1/1] (1.00ns)   --->   "%icmp_ln53 = icmp eq i3 %i_0_i94, -4" [polyvec.c:53->sign.c:150->sign.c:211]   --->   Operation 730 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 731 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 731 'speclooptripcount' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 732 [1/1] (1.34ns)   --->   "%i_81 = add i3 %i_0_i94, 1" [polyvec.c:53->sign.c:150->sign.c:211]   --->   Operation 732 'add' 'i_81' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 733 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %polyvecl_reduce.exit.preheader, label %34" [polyvec.c:53->sign.c:150->sign.c:211]   --->   Operation 733 'br' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_18 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0_i94, i8 0)" [poly.c:33->polyvec.c:54->sign.c:150->sign.c:211]   --->   Operation 734 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_91 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i11 %tmp_18 to i12" [poly.c:28->polyvec.c:54->sign.c:150->sign.c:211]   --->   Operation 735 'zext' 'zext_ln28' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_91 : Operation 736 [1/1] (1.35ns)   --->   "br label %35" [poly.c:32->polyvec.c:54->sign.c:150->sign.c:211]   --->   Operation 736 'br' <Predicate = (!icmp_ln53)> <Delay = 1.35>
ST_91 : Operation 737 [1/1] (1.35ns)   --->   "br label %polyvecl_reduce.exit" [polyvec.c:158->sign.c:151->sign.c:211]   --->   Operation 737 'br' <Predicate = (icmp_ln53)> <Delay = 1.35>

State 92 <SV = 61> <Delay = 4.53>
ST_92 : Operation 738 [1/1] (0.00ns)   --->   "%i_0_i_i95 = phi i9 [ 0, %34 ], [ %i_84, %36 ]"   --->   Operation 738 'phi' 'i_0_i_i95' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 739 [1/1] (1.34ns)   --->   "%icmp_ln32 = icmp eq i9 %i_0_i_i95, -256" [poly.c:32->polyvec.c:54->sign.c:150->sign.c:211]   --->   Operation 739 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 740 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 740 'speclooptripcount' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 741 [1/1] (1.73ns)   --->   "%i_84 = add i9 %i_0_i_i95, 1" [poly.c:32->polyvec.c:54->sign.c:150->sign.c:211]   --->   Operation 741 'add' 'i_84' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 742 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %polyvecl_add.exit.loopexit, label %36" [poly.c:32->polyvec.c:54->sign.c:150->sign.c:211]   --->   Operation 742 'br' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i9 %i_0_i_i95 to i12" [poly.c:33->polyvec.c:54->sign.c:150->sign.c:211]   --->   Operation 743 'zext' 'zext_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_92 : Operation 744 [1/1] (1.76ns)   --->   "%add_ln33 = add i12 %zext_ln28, %zext_ln33" [poly.c:33->polyvec.c:54->sign.c:150->sign.c:211]   --->   Operation 744 'add' 'add_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i12 %add_ln33 to i64" [poly.c:33->polyvec.c:54->sign.c:150->sign.c:211]   --->   Operation 745 'zext' 'zext_ln33_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_92 : Operation 746 [1/1] (0.00ns)   --->   "%z_vec_coeffs_addr_6 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %zext_ln33_2" [poly.c:33->polyvec.c:54->sign.c:150->sign.c:211]   --->   Operation 746 'getelementptr' 'z_vec_coeffs_addr_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_92 : Operation 747 [2/2] (2.77ns)   --->   "%z_vec_coeffs_load_1 = load i32* %z_vec_coeffs_addr_6, align 4" [poly.c:33->polyvec.c:54->sign.c:150->sign.c:211]   --->   Operation 747 'load' 'z_vec_coeffs_load_1' <Predicate = (!icmp_ln32)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_92 : Operation 748 [1/1] (0.00ns)   --->   "br label %polyvecl_add.exit"   --->   Operation 748 'br' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 93 <SV = 62> <Delay = 14.0>
ST_93 : Operation 749 [1/2] (2.77ns)   --->   "%z_vec_coeffs_load_1 = load i32* %z_vec_coeffs_addr_6, align 4" [poly.c:33->polyvec.c:54->sign.c:150->sign.c:211]   --->   Operation 749 'load' 'z_vec_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_93 : Operation 750 [1/1] (2.18ns)   --->   "%add_ln36 = add nsw i32 %z_vec_coeffs_load_1, 4194304" [reduce.c:36->poly.c:33->polyvec.c:54->sign.c:150->sign.c:211]   --->   Operation 750 'add' 'add_ln36' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 751 [1/1] (0.00ns)   --->   "%trunc_ln13 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %add_ln36, i32 23, i32 31)" [reduce.c:36->poly.c:33->polyvec.c:54->sign.c:150->sign.c:211]   --->   Operation 751 'partselect' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 752 [1/1] (0.00ns)   --->   "%t_14 = sext i9 %trunc_ln13 to i32" [reduce.c:36->poly.c:33->polyvec.c:54->sign.c:150->sign.c:211]   --->   Operation 752 'sext' 't_14' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 753 [1/1] (2.82ns) (grouped into DSP with root node t_15)   --->   "%mul_ln37 = mul i32 %t_14, -8380417" [reduce.c:37->poly.c:33->polyvec.c:54->sign.c:150->sign.c:211]   --->   Operation 753 'mul' 'mul_ln37' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 754 [1/1] (3.53ns) (root node of the DSP)   --->   "%t_15 = add i32 %mul_ln37, %z_vec_coeffs_load_1" [reduce.c:37->poly.c:33->polyvec.c:54->sign.c:150->sign.c:211]   --->   Operation 754 'add' 't_15' <Predicate = true> <Delay = 3.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 755 [1/1] (2.77ns)   --->   "store i32 %t_15, i32* %z_vec_coeffs_addr_6, align 4" [poly.c:33->polyvec.c:54->sign.c:150->sign.c:211]   --->   Operation 755 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_93 : Operation 756 [1/1] (0.00ns)   --->   "br label %35" [poly.c:32->polyvec.c:54->sign.c:150->sign.c:211]   --->   Operation 756 'br' <Predicate = true> <Delay = 0.00>

State 94 <SV = 61> <Delay = 1.35>
ST_94 : Operation 757 [1/1] (0.00ns)   --->   "%i_0_i85 = phi i3 [ %i_83, %polyvecl_reduce.exit.loopexit ], [ 0, %polyvecl_reduce.exit.preheader ]"   --->   Operation 757 'phi' 'i_0_i85' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 758 [1/1] (1.00ns)   --->   "%icmp_ln158 = icmp eq i3 %i_0_i85, -4" [polyvec.c:158->sign.c:151->sign.c:211]   --->   Operation 758 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 759 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4, i64 2) nounwind"   --->   Operation 759 'speclooptripcount' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 760 [1/1] (1.34ns)   --->   "%i_83 = add i3 %i_0_i85, 1" [polyvec.c:158->sign.c:151->sign.c:211]   --->   Operation 760 'add' 'i_83' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 761 [1/1] (0.00ns)   --->   "br i1 %icmp_ln158, label %polyvecl_chknorm.exit, label %37" [polyvec.c:158->sign.c:151->sign.c:211]   --->   Operation 761 'br' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 762 [1/1] (0.00ns)   --->   "%tmp_19 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0_i85, i8 0)" [poly.c:300->polyvec.c:159->sign.c:151->sign.c:211]   --->   Operation 762 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_94 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln287 = zext i11 %tmp_19 to i12" [poly.c:287->polyvec.c:159->sign.c:151->sign.c:211]   --->   Operation 763 'zext' 'zext_ln287' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_94 : Operation 764 [1/1] (1.35ns)   --->   "br label %.preheader.i.i"   --->   Operation 764 'br' <Predicate = (!icmp_ln158)> <Delay = 1.35>
ST_94 : Operation 765 [2/2] (1.35ns)   --->   "call fastcc void @polyveck_pointwise_p([1024 x i32]* %h_vec_coeffs, [256 x i32]* %cp_coeffs, [1024 x i32]* %s2_vec_coeffs) nounwind" [sign.c:156->sign.c:211]   --->   Operation 765 'call' <Predicate = (icmp_ln158)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 95 <SV = 62> <Delay = 4.53>
ST_95 : Operation 766 [1/1] (0.00ns)   --->   "%i_0_i_i86 = phi i9 [ 0, %37 ], [ %i_86, %38 ]"   --->   Operation 766 'phi' 'i_0_i_i86' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 767 [1/1] (1.34ns)   --->   "%icmp_ln298 = icmp eq i9 %i_0_i_i86, -256" [poly.c:298->polyvec.c:159->sign.c:151->sign.c:211]   --->   Operation 767 'icmp' 'icmp_ln298' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 768 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 256, i64 128) nounwind"   --->   Operation 768 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 769 [1/1] (1.73ns)   --->   "%i_86 = add i9 %i_0_i_i86, 1" [poly.c:298->polyvec.c:159->sign.c:151->sign.c:211]   --->   Operation 769 'add' 'i_86' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 770 [1/1] (0.00ns)   --->   "br i1 %icmp_ln298, label %polyvecl_reduce.exit.loopexit, label %38" [poly.c:298->polyvec.c:159->sign.c:151->sign.c:211]   --->   Operation 770 'br' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i9 %i_0_i_i86 to i12" [poly.c:300->polyvec.c:159->sign.c:151->sign.c:211]   --->   Operation 771 'zext' 'zext_ln300' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_95 : Operation 772 [1/1] (1.76ns)   --->   "%add_ln300 = add i12 %zext_ln287, %zext_ln300" [poly.c:300->polyvec.c:159->sign.c:151->sign.c:211]   --->   Operation 772 'add' 'add_ln300' <Predicate = (!icmp_ln298)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 773 [1/1] (0.00ns)   --->   "%zext_ln300_2 = zext i12 %add_ln300 to i64" [poly.c:300->polyvec.c:159->sign.c:151->sign.c:211]   --->   Operation 773 'zext' 'zext_ln300_2' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_95 : Operation 774 [1/1] (0.00ns)   --->   "%z_vec_coeffs_addr_7 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %zext_ln300_2" [poly.c:300->polyvec.c:159->sign.c:151->sign.c:211]   --->   Operation 774 'getelementptr' 'z_vec_coeffs_addr_7' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_95 : Operation 775 [2/2] (2.77ns)   --->   "%z_vec_coeffs_load_2 = load i32* %z_vec_coeffs_addr_7, align 4" [poly.c:300->polyvec.c:159->sign.c:151->sign.c:211]   --->   Operation 775 'load' 'z_vec_coeffs_load_2' <Predicate = (!icmp_ln298)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_95 : Operation 776 [1/1] (0.00ns)   --->   "br label %polyvecl_reduce.exit"   --->   Operation 776 'br' <Predicate = (icmp_ln298)> <Delay = 0.00>

State 96 <SV = 63> <Delay = 7.06>
ST_96 : Operation 777 [1/2] (2.77ns)   --->   "%z_vec_coeffs_load_2 = load i32* %z_vec_coeffs_addr_7, align 4" [poly.c:300->polyvec.c:159->sign.c:151->sign.c:211]   --->   Operation 777 'load' 'z_vec_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_96 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node t_17)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %z_vec_coeffs_load_2, i32 31)" [poly.c:300->polyvec.c:159->sign.c:151->sign.c:211]   --->   Operation 778 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node t_17)   --->   "%t_16 = select i1 %tmp_35, i32 -1, i32 0" [poly.c:300->polyvec.c:159->sign.c:151->sign.c:211]   --->   Operation 779 'select' 't_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node t_17)   --->   "%shl_ln301 = shl i32 %z_vec_coeffs_load_2, 1" [poly.c:301->polyvec.c:159->sign.c:151->sign.c:211]   --->   Operation 780 'shl' 'shl_ln301' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node t_17)   --->   "%and_ln301 = and i32 %shl_ln301, %t_16" [poly.c:301->polyvec.c:159->sign.c:151->sign.c:211]   --->   Operation 781 'and' 'and_ln301' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 782 [1/1] (2.18ns) (out node of the LUT)   --->   "%t_17 = sub nsw i32 %z_vec_coeffs_load_2, %and_ln301" [poly.c:301->polyvec.c:159->sign.c:151->sign.c:211]   --->   Operation 782 'sub' 't_17' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 783 [1/1] (2.11ns)   --->   "%icmp_ln303 = icmp slt i32 %t_17, 130994" [poly.c:303->polyvec.c:159->sign.c:151->sign.c:211]   --->   Operation 783 'icmp' 'icmp_ln303' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 784 [1/1] (0.00ns)   --->   "br i1 %icmp_ln303, label %.preheader.i.i, label %.backedge.i.loopexit" [poly.c:303->polyvec.c:159->sign.c:151->sign.c:211]   --->   Operation 784 'br' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 785 [1/1] (0.00ns)   --->   "br label %.backedge.i"   --->   Operation 785 'br' <Predicate = (!icmp_ln303)> <Delay = 0.00>

State 97 <SV = 62> <Delay = 0.00>
ST_97 : Operation 786 [1/2] (0.00ns)   --->   "call fastcc void @polyveck_pointwise_p([1024 x i32]* %h_vec_coeffs, [256 x i32]* %cp_coeffs, [1024 x i32]* %s2_vec_coeffs) nounwind" [sign.c:156->sign.c:211]   --->   Operation 786 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 98 <SV = 63> <Delay = 1.45>
ST_98 : Operation 787 [2/2] (1.45ns)   --->   "call fastcc void @polyveck_invntt_tomo([1024 x i32]* %h_vec_coeffs) nounwind" [sign.c:157->sign.c:211]   --->   Operation 787 'call' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 99 <SV = 64> <Delay = 1.35>
ST_99 : Operation 788 [1/2] (0.00ns)   --->   "call fastcc void @polyveck_invntt_tomo([1024 x i32]* %h_vec_coeffs) nounwind" [sign.c:157->sign.c:211]   --->   Operation 788 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_99 : Operation 789 [1/1] (1.35ns)   --->   "br label %poly_sub.exit.i" [polyvec.c:252->sign.c:158->sign.c:211]   --->   Operation 789 'br' <Predicate = true> <Delay = 1.35>

State 100 <SV = 65> <Delay = 1.45>
ST_100 : Operation 790 [1/1] (0.00ns)   --->   "%i_0_i101 = phi i3 [ 0, %polyvecl_chknorm.exit ], [ %i_85, %poly_sub.exit.i.loopexit ]"   --->   Operation 790 'phi' 'i_0_i101' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 791 [1/1] (1.00ns)   --->   "%icmp_ln252 = icmp eq i3 %i_0_i101, -4" [polyvec.c:252->sign.c:158->sign.c:211]   --->   Operation 791 'icmp' 'icmp_ln252' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 792 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 792 'speclooptripcount' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 793 [1/1] (1.34ns)   --->   "%i_85 = add i3 %i_0_i101, 1" [polyvec.c:252->sign.c:158->sign.c:211]   --->   Operation 793 'add' 'i_85' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 794 [1/1] (0.00ns)   --->   "br i1 %icmp_ln252, label %polyveck_sub.exit, label %39" [polyvec.c:252->sign.c:158->sign.c:211]   --->   Operation 794 'br' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 795 [1/1] (0.00ns)   --->   "%tmp_20 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0_i101, i8 0)" [poly.c:109->polyvec.c:253->sign.c:158->sign.c:211]   --->   Operation 795 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_100 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i11 %tmp_20 to i12" [poly.c:104->polyvec.c:253->sign.c:158->sign.c:211]   --->   Operation 796 'zext' 'zext_ln104' <Predicate = (!icmp_ln252)> <Delay = 0.00>
ST_100 : Operation 797 [1/1] (1.35ns)   --->   "br label %40" [poly.c:108->polyvec.c:253->sign.c:158->sign.c:211]   --->   Operation 797 'br' <Predicate = (!icmp_ln252)> <Delay = 1.35>
ST_100 : Operation 798 [2/2] (1.45ns)   --->   "call fastcc void @polyveck_reduce([1024 x i32]* %w0_vec_coeffs) nounwind" [sign.c:159->sign.c:211]   --->   Operation 798 'call' <Predicate = (icmp_ln252)> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 101 <SV = 66> <Delay = 4.53>
ST_101 : Operation 799 [1/1] (0.00ns)   --->   "%i_0_i_i102 = phi i9 [ 0, %39 ], [ %i_87, %41 ]"   --->   Operation 799 'phi' 'i_0_i_i102' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 800 [1/1] (1.34ns)   --->   "%icmp_ln108 = icmp eq i9 %i_0_i_i102, -256" [poly.c:108->polyvec.c:253->sign.c:158->sign.c:211]   --->   Operation 800 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 801 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 801 'speclooptripcount' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 802 [1/1] (1.73ns)   --->   "%i_87 = add i9 %i_0_i_i102, 1" [poly.c:108->polyvec.c:253->sign.c:158->sign.c:211]   --->   Operation 802 'add' 'i_87' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 803 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108, label %poly_sub.exit.i.loopexit, label %41" [poly.c:108->polyvec.c:253->sign.c:158->sign.c:211]   --->   Operation 803 'br' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i9 %i_0_i_i102 to i12" [poly.c:109->polyvec.c:253->sign.c:158->sign.c:211]   --->   Operation 804 'zext' 'zext_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_101 : Operation 805 [1/1] (1.76ns)   --->   "%add_ln109 = add i12 %zext_ln104, %zext_ln109" [poly.c:109->polyvec.c:253->sign.c:158->sign.c:211]   --->   Operation 805 'add' 'add_ln109' <Predicate = (!icmp_ln108)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 806 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i12 %add_ln109 to i64" [poly.c:109->polyvec.c:253->sign.c:158->sign.c:211]   --->   Operation 806 'zext' 'zext_ln109_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_101 : Operation 807 [1/1] (0.00ns)   --->   "%w0_vec_coeffs_addr_1 = getelementptr [1024 x i32]* %w0_vec_coeffs, i64 0, i64 %zext_ln109_1" [poly.c:109->polyvec.c:253->sign.c:158->sign.c:211]   --->   Operation 807 'getelementptr' 'w0_vec_coeffs_addr_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_101 : Operation 808 [1/1] (0.00ns)   --->   "%h_vec_coeffs_addr = getelementptr [1024 x i32]* %h_vec_coeffs, i64 0, i64 %zext_ln109_1" [poly.c:109->polyvec.c:253->sign.c:158->sign.c:211]   --->   Operation 808 'getelementptr' 'h_vec_coeffs_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_101 : Operation 809 [2/2] (2.77ns)   --->   "%w0_vec_coeffs_load = load i32* %w0_vec_coeffs_addr_1, align 4" [poly.c:109->polyvec.c:253->sign.c:158->sign.c:211]   --->   Operation 809 'load' 'w0_vec_coeffs_load' <Predicate = (!icmp_ln108)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_101 : Operation 810 [2/2] (2.77ns)   --->   "%h_vec_coeffs_load = load i32* %h_vec_coeffs_addr, align 4" [poly.c:109->polyvec.c:253->sign.c:158->sign.c:211]   --->   Operation 810 'load' 'h_vec_coeffs_load' <Predicate = (!icmp_ln108)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_101 : Operation 811 [1/1] (0.00ns)   --->   "br label %poly_sub.exit.i"   --->   Operation 811 'br' <Predicate = (icmp_ln108)> <Delay = 0.00>

State 102 <SV = 67> <Delay = 7.72>
ST_102 : Operation 812 [1/2] (2.77ns)   --->   "%w0_vec_coeffs_load = load i32* %w0_vec_coeffs_addr_1, align 4" [poly.c:109->polyvec.c:253->sign.c:158->sign.c:211]   --->   Operation 812 'load' 'w0_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_102 : Operation 813 [1/2] (2.77ns)   --->   "%h_vec_coeffs_load = load i32* %h_vec_coeffs_addr, align 4" [poly.c:109->polyvec.c:253->sign.c:158->sign.c:211]   --->   Operation 813 'load' 'h_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_102 : Operation 814 [1/1] (2.18ns)   --->   "%sub_ln109 = sub nsw i32 %w0_vec_coeffs_load, %h_vec_coeffs_load" [poly.c:109->polyvec.c:253->sign.c:158->sign.c:211]   --->   Operation 814 'sub' 'sub_ln109' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 815 [1/1] (2.77ns)   --->   "store i32 %sub_ln109, i32* %w0_vec_coeffs_addr_1, align 4" [poly.c:109->polyvec.c:253->sign.c:158->sign.c:211]   --->   Operation 815 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_102 : Operation 816 [1/1] (0.00ns)   --->   "br label %40" [poly.c:108->polyvec.c:253->sign.c:158->sign.c:211]   --->   Operation 816 'br' <Predicate = true> <Delay = 0.00>

State 103 <SV = 66> <Delay = 0.00>
ST_103 : Operation 817 [1/2] (0.00ns)   --->   "call fastcc void @polyveck_reduce([1024 x i32]* %w0_vec_coeffs) nounwind" [sign.c:159->sign.c:211]   --->   Operation 817 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 104 <SV = 67> <Delay = 1.35>
ST_104 : Operation 818 [2/2] (1.35ns)   --->   "%tmp_s = call fastcc i1 @polyveck_chknorm([1024 x i32]* %w0_vec_coeffs, i18 95154) nounwind" [sign.c:160->sign.c:211]   --->   Operation 818 'call' 'tmp_s' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 105 <SV = 68> <Delay = 1.35>
ST_105 : Operation 819 [1/2] (1.35ns)   --->   "%tmp_s = call fastcc i1 @polyveck_chknorm([1024 x i32]* %w0_vec_coeffs, i18 95154) nounwind" [sign.c:160->sign.c:211]   --->   Operation 819 'call' 'tmp_s' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_105 : Operation 820 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.backedge.i, label %42" [sign.c:160->sign.c:211]   --->   Operation 820 'br' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 821 [2/2] (1.35ns)   --->   "call fastcc void @polyveck_pointwise_p([1024 x i32]* %h_vec_coeffs, [256 x i32]* %cp_coeffs, [1024 x i32]* %t0_vec_coeffs) nounwind" [sign.c:164->sign.c:211]   --->   Operation 821 'call' <Predicate = (!tmp_s)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 106 <SV = 69> <Delay = 0.00>
ST_106 : Operation 822 [1/2] (0.00ns)   --->   "call fastcc void @polyveck_pointwise_p([1024 x i32]* %h_vec_coeffs, [256 x i32]* %cp_coeffs, [1024 x i32]* %t0_vec_coeffs) nounwind" [sign.c:164->sign.c:211]   --->   Operation 822 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 107 <SV = 70> <Delay = 1.45>
ST_107 : Operation 823 [2/2] (1.45ns)   --->   "call fastcc void @polyveck_invntt_tomo([1024 x i32]* %h_vec_coeffs) nounwind" [sign.c:165->sign.c:211]   --->   Operation 823 'call' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 108 <SV = 71> <Delay = 0.00>
ST_108 : Operation 824 [1/2] (0.00ns)   --->   "call fastcc void @polyveck_invntt_tomo([1024 x i32]* %h_vec_coeffs) nounwind" [sign.c:165->sign.c:211]   --->   Operation 824 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 109 <SV = 72> <Delay = 1.45>
ST_109 : Operation 825 [2/2] (1.45ns)   --->   "call fastcc void @polyveck_reduce([1024 x i32]* %h_vec_coeffs) nounwind" [sign.c:166->sign.c:211]   --->   Operation 825 'call' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 110 <SV = 73> <Delay = 0.00>
ST_110 : Operation 826 [1/2] (0.00ns)   --->   "call fastcc void @polyveck_reduce([1024 x i32]* %h_vec_coeffs) nounwind" [sign.c:166->sign.c:211]   --->   Operation 826 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 111 <SV = 74> <Delay = 1.35>
ST_111 : Operation 827 [2/2] (1.35ns)   --->   "%tmp_5 = call fastcc i1 @polyveck_chknorm([1024 x i32]* %h_vec_coeffs, i18 95232) nounwind" [sign.c:167->sign.c:211]   --->   Operation 827 'call' 'tmp_5' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 112 <SV = 75> <Delay = 1.35>
ST_112 : Operation 828 [1/2] (1.35ns)   --->   "%tmp_5 = call fastcc i1 @polyveck_chknorm([1024 x i32]* %h_vec_coeffs, i18 95232) nounwind" [sign.c:167->sign.c:211]   --->   Operation 828 'call' 'tmp_5' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_112 : Operation 829 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %.backedge.i, label %.preheader.preheader" [sign.c:167->sign.c:211]   --->   Operation 829 'br' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 830 [1/1] (1.35ns)   --->   "br label %.preheader" [polyvec.c:234->sign.c:170->sign.c:211]   --->   Operation 830 'br' <Predicate = (!tmp_5)> <Delay = 1.35>

State 113 <SV = 76> <Delay = 1.35>
ST_113 : Operation 831 [1/1] (0.00ns)   --->   "%i_0_i109 = phi i3 [ %i_88, %.preheader.loopexit ], [ 0, %.preheader.preheader ]"   --->   Operation 831 'phi' 'i_0_i109' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 832 [1/1] (1.00ns)   --->   "%icmp_ln234 = icmp eq i3 %i_0_i109, -4" [polyvec.c:234->sign.c:170->sign.c:211]   --->   Operation 832 'icmp' 'icmp_ln234' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 833 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 833 'speclooptripcount' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 834 [1/1] (1.34ns)   --->   "%i_88 = add i3 %i_0_i109, 1" [polyvec.c:234->sign.c:170->sign.c:211]   --->   Operation 834 'add' 'i_88' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 835 [1/1] (0.00ns)   --->   "br i1 %icmp_ln234, label %polyveck_add.exit, label %43" [polyvec.c:234->sign.c:170->sign.c:211]   --->   Operation 835 'br' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 836 [1/1] (0.00ns)   --->   "%tmp_21 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0_i109, i8 0)" [poly.c:88->polyvec.c:235->sign.c:170->sign.c:211]   --->   Operation 836 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_113 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i11 %tmp_21 to i12" [poly.c:83->polyvec.c:235->sign.c:170->sign.c:211]   --->   Operation 837 'zext' 'zext_ln83_1' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_113 : Operation 838 [1/1] (1.35ns)   --->   "br label %44" [poly.c:87->polyvec.c:235->sign.c:170->sign.c:211]   --->   Operation 838 'br' <Predicate = (!icmp_ln234)> <Delay = 1.35>
ST_113 : Operation 839 [2/2] (1.35ns)   --->   "call fastcc void @polyveck_caddq([1024 x i32]* %w0_vec_coeffs) nounwind" [sign.c:171->sign.c:211]   --->   Operation 839 'call' <Predicate = (icmp_ln234)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 114 <SV = 77> <Delay = 4.53>
ST_114 : Operation 840 [1/1] (0.00ns)   --->   "%i_0_i_i110 = phi i9 [ 0, %43 ], [ %i_89, %45 ]"   --->   Operation 840 'phi' 'i_0_i_i110' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 841 [1/1] (1.34ns)   --->   "%icmp_ln87_1 = icmp eq i9 %i_0_i_i110, -256" [poly.c:87->polyvec.c:235->sign.c:170->sign.c:211]   --->   Operation 841 'icmp' 'icmp_ln87_1' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 842 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 842 'speclooptripcount' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 843 [1/1] (1.73ns)   --->   "%i_89 = add i9 %i_0_i_i110, 1" [poly.c:87->polyvec.c:235->sign.c:170->sign.c:211]   --->   Operation 843 'add' 'i_89' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 844 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87_1, label %.preheader.loopexit, label %45" [poly.c:87->polyvec.c:235->sign.c:170->sign.c:211]   --->   Operation 844 'br' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln88_5 = zext i9 %i_0_i_i110 to i12" [poly.c:88->polyvec.c:235->sign.c:170->sign.c:211]   --->   Operation 845 'zext' 'zext_ln88_5' <Predicate = (!icmp_ln87_1)> <Delay = 0.00>
ST_114 : Operation 846 [1/1] (1.76ns)   --->   "%add_ln88_4 = add i12 %zext_ln83_1, %zext_ln88_5" [poly.c:88->polyvec.c:235->sign.c:170->sign.c:211]   --->   Operation 846 'add' 'add_ln88_4' <Predicate = (!icmp_ln87_1)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln88_6 = zext i12 %add_ln88_4 to i64" [poly.c:88->polyvec.c:235->sign.c:170->sign.c:211]   --->   Operation 847 'zext' 'zext_ln88_6' <Predicate = (!icmp_ln87_1)> <Delay = 0.00>
ST_114 : Operation 848 [1/1] (0.00ns)   --->   "%w0_vec_coeffs_addr_2 = getelementptr [1024 x i32]* %w0_vec_coeffs, i64 0, i64 %zext_ln88_6" [poly.c:88->polyvec.c:235->sign.c:170->sign.c:211]   --->   Operation 848 'getelementptr' 'w0_vec_coeffs_addr_2' <Predicate = (!icmp_ln87_1)> <Delay = 0.00>
ST_114 : Operation 849 [1/1] (0.00ns)   --->   "%h_vec_coeffs_addr_1 = getelementptr [1024 x i32]* %h_vec_coeffs, i64 0, i64 %zext_ln88_6" [poly.c:88->polyvec.c:235->sign.c:170->sign.c:211]   --->   Operation 849 'getelementptr' 'h_vec_coeffs_addr_1' <Predicate = (!icmp_ln87_1)> <Delay = 0.00>
ST_114 : Operation 850 [2/2] (2.77ns)   --->   "%w0_vec_coeffs_load_1 = load i32* %w0_vec_coeffs_addr_2, align 4" [poly.c:88->polyvec.c:235->sign.c:170->sign.c:211]   --->   Operation 850 'load' 'w0_vec_coeffs_load_1' <Predicate = (!icmp_ln87_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_114 : Operation 851 [2/2] (2.77ns)   --->   "%h_vec_coeffs_load_1 = load i32* %h_vec_coeffs_addr_1, align 4" [poly.c:88->polyvec.c:235->sign.c:170->sign.c:211]   --->   Operation 851 'load' 'h_vec_coeffs_load_1' <Predicate = (!icmp_ln87_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_114 : Operation 852 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 852 'br' <Predicate = (icmp_ln87_1)> <Delay = 0.00>

State 115 <SV = 78> <Delay = 7.72>
ST_115 : Operation 853 [1/2] (2.77ns)   --->   "%w0_vec_coeffs_load_1 = load i32* %w0_vec_coeffs_addr_2, align 4" [poly.c:88->polyvec.c:235->sign.c:170->sign.c:211]   --->   Operation 853 'load' 'w0_vec_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_115 : Operation 854 [1/2] (2.77ns)   --->   "%h_vec_coeffs_load_1 = load i32* %h_vec_coeffs_addr_1, align 4" [poly.c:88->polyvec.c:235->sign.c:170->sign.c:211]   --->   Operation 854 'load' 'h_vec_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_115 : Operation 855 [1/1] (2.18ns)   --->   "%add_ln88_2 = add nsw i32 %w0_vec_coeffs_load_1, %h_vec_coeffs_load_1" [poly.c:88->polyvec.c:235->sign.c:170->sign.c:211]   --->   Operation 855 'add' 'add_ln88_2' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 856 [1/1] (2.77ns)   --->   "store i32 %add_ln88_2, i32* %w0_vec_coeffs_addr_2, align 4" [poly.c:88->polyvec.c:235->sign.c:170->sign.c:211]   --->   Operation 856 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_115 : Operation 857 [1/1] (0.00ns)   --->   "br label %44" [poly.c:87->polyvec.c:235->sign.c:170->sign.c:211]   --->   Operation 857 'br' <Predicate = true> <Delay = 0.00>

State 116 <SV = 77> <Delay = 1.35>
ST_116 : Operation 858 [1/2] (0.00ns)   --->   "call fastcc void @polyveck_caddq([1024 x i32]* %w0_vec_coeffs) nounwind" [sign.c:171->sign.c:211]   --->   Operation 858 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_116 : Operation 859 [1/1] (1.35ns)   --->   "br label %46" [polyvec.c:392->sign.c:172->sign.c:211]   --->   Operation 859 'br' <Predicate = true> <Delay = 1.35>

State 117 <SV = 78> <Delay = 2.99>
ST_117 : Operation 860 [1/1] (0.00ns)   --->   "%i_0_i87 = phi i3 [ 0, %polyveck_add.exit ], [ %i_90, %poly_make_hint.exit.i ]"   --->   Operation 860 'phi' 'i_0_i87' <Predicate = (icmp_ln158 & !tmp_s & !tmp_5)> <Delay = 0.00>
ST_117 : Operation 861 [1/1] (0.00ns)   --->   "%n = phi i11 [ 0, %polyveck_add.exit ], [ %s, %poly_make_hint.exit.i ]"   --->   Operation 861 'phi' 'n' <Predicate = (icmp_ln158 & !tmp_s & !tmp_5)> <Delay = 0.00>
ST_117 : Operation 862 [1/1] (1.00ns)   --->   "%icmp_ln392 = icmp eq i3 %i_0_i87, -4" [polyvec.c:392->sign.c:172->sign.c:211]   --->   Operation 862 'icmp' 'icmp_ln392' <Predicate = (icmp_ln158 & !tmp_s & !tmp_5)> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 863 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 863 'speclooptripcount' 'empty_117' <Predicate = (icmp_ln158 & !tmp_s & !tmp_5)> <Delay = 0.00>
ST_117 : Operation 864 [1/1] (1.34ns)   --->   "%i_90 = add i3 %i_0_i87, 1" [polyvec.c:392->sign.c:172->sign.c:211]   --->   Operation 864 'add' 'i_90' <Predicate = (icmp_ln158 & !tmp_s & !tmp_5)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 865 [1/1] (0.00ns)   --->   "br i1 %icmp_ln392, label %polyveck_make_hint.exit, label %47" [polyvec.c:392->sign.c:172->sign.c:211]   --->   Operation 865 'br' <Predicate = (icmp_ln158 & !tmp_s & !tmp_5)> <Delay = 0.00>
ST_117 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_22 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0_i87, i8 0)" [poly.c:249->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 866 'bitconcatenate' 'tmp_22' <Predicate = (icmp_ln158 & !tmp_s & !tmp_5 & !icmp_ln392)> <Delay = 0.00>
ST_117 : Operation 867 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i11 %tmp_22 to i12" [poly.c:244->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 867 'zext' 'zext_ln244' <Predicate = (icmp_ln158 & !tmp_s & !tmp_5 & !icmp_ln392)> <Delay = 0.00>
ST_117 : Operation 868 [1/1] (1.35ns)   --->   "br label %48" [poly.c:248->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 868 'br' <Predicate = (icmp_ln158 & !tmp_s & !tmp_5 & !icmp_ln392)> <Delay = 1.35>
ST_117 : Operation 869 [1/1] (1.52ns)   --->   "%icmp_ln173 = icmp ugt i11 %n, 80" [sign.c:173->sign.c:211]   --->   Operation 869 'icmp' 'icmp_ln173' <Predicate = (icmp_ln158 & !tmp_s & !tmp_5 & icmp_ln392)> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 870 [1/1] (0.00ns)   --->   "br i1 %icmp_ln173, label %.backedge.i, label %crypto_sign_signature.exit" [sign.c:173->sign.c:211]   --->   Operation 870 'br' <Predicate = (icmp_ln158 & !tmp_s & !tmp_5 & icmp_ln392)> <Delay = 0.00>
ST_117 : Operation 871 [2/2] (0.00ns)   --->   "call fastcc void @pack_sig([5720 x i8]* %sm, [1024 x i32]* %z_vec_coeffs, [1024 x i32]* %h_vec_coeffs) nounwind" [sign.c:177->sign.c:211]   --->   Operation 871 'call' <Predicate = (icmp_ln158 & !tmp_s & !tmp_5 & icmp_ln392 & !icmp_ln173)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_117 : Operation 872 [1/1] (2.99ns)   --->   "%add_ln212 = add i64 %mlen_read, 2420" [sign.c:212]   --->   Operation 872 'add' 'add_ln212' <Predicate = (icmp_ln158 & !tmp_s & !tmp_5 & icmp_ln392 & !icmp_ln173)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 873 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i64P(i64* %smlen, i64 %add_ln212) nounwind" [sign.c:212]   --->   Operation 873 'write' <Predicate = (icmp_ln158 & !tmp_s & !tmp_5 & icmp_ln392 & !icmp_ln173)> <Delay = 0.00>
ST_117 : Operation 874 [1/1] (0.00ns)   --->   "br label %polyveck_ntt.exit46"   --->   Operation 874 'br' <Predicate = (icmp_ln392 & icmp_ln173) | (tmp_5) | (tmp_s) | (!icmp_ln158)> <Delay = 0.00>

State 118 <SV = 79> <Delay = 4.53>
ST_118 : Operation 875 [1/1] (0.00ns)   --->   "%i_0_i_i88 = phi i9 [ 0, %47 ], [ %i_91, %_ifconv.i ]"   --->   Operation 875 'phi' 'i_0_i_i88' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 876 [1/1] (0.00ns)   --->   "%s_0_i_i = phi i9 [ 0, %47 ], [ %s_1, %_ifconv.i ]"   --->   Operation 876 'phi' 's_0_i_i' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 877 [1/1] (1.34ns)   --->   "%icmp_ln248 = icmp eq i9 %i_0_i_i88, -256" [poly.c:248->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 877 'icmp' 'icmp_ln248' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 878 [1/1] (0.00ns)   --->   "%empty_118 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 878 'speclooptripcount' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 879 [1/1] (1.73ns)   --->   "%i_91 = add i9 %i_0_i_i88, 1" [poly.c:248->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 879 'add' 'i_91' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 880 [1/1] (0.00ns)   --->   "br i1 %icmp_ln248, label %poly_make_hint.exit.i, label %_ifconv.i" [poly.c:248->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 880 'br' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i9 %i_0_i_i88 to i12" [poly.c:249->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 881 'zext' 'zext_ln249' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_118 : Operation 882 [1/1] (1.76ns)   --->   "%add_ln249 = add i12 %zext_ln244, %zext_ln249" [poly.c:249->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 882 'add' 'add_ln249' <Predicate = (!icmp_ln248)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 883 [1/1] (0.00ns)   --->   "%zext_ln249_1 = zext i12 %add_ln249 to i64" [poly.c:249->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 883 'zext' 'zext_ln249_1' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_118 : Operation 884 [1/1] (0.00ns)   --->   "%w1_vec_coeffs_addr_4 = getelementptr [1024 x i32]* %w1_vec_coeffs, i64 0, i64 %zext_ln249_1" [poly.c:249->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 884 'getelementptr' 'w1_vec_coeffs_addr_4' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_118 : Operation 885 [1/1] (0.00ns)   --->   "%w0_vec_coeffs_addr_3 = getelementptr [1024 x i32]* %w0_vec_coeffs, i64 0, i64 %zext_ln249_1" [poly.c:249->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 885 'getelementptr' 'w0_vec_coeffs_addr_3' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_118 : Operation 886 [2/2] (2.77ns)   --->   "%w0_vec_coeffs_load_2 = load i32* %w0_vec_coeffs_addr_3, align 4" [poly.c:249->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 886 'load' 'w0_vec_coeffs_load_2' <Predicate = (!icmp_ln248)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_118 : Operation 887 [2/2] (2.77ns)   --->   "%w1_vec_coeffs_load_4 = load i32* %w1_vec_coeffs_addr_4, align 4" [poly.c:249->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 887 'load' 'w1_vec_coeffs_load_4' <Predicate = (!icmp_ln248)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_118 : Operation 888 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i9 %s_0_i_i to i11" [poly.c:248->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 888 'zext' 'zext_ln248' <Predicate = (icmp_ln248)> <Delay = 0.00>
ST_118 : Operation 889 [1/1] (1.76ns)   --->   "%s = add i11 %zext_ln248, %n" [polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 889 'add' 's' <Predicate = (icmp_ln248)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 890 [1/1] (0.00ns)   --->   "br label %46" [polyvec.c:392->sign.c:172->sign.c:211]   --->   Operation 890 'br' <Predicate = (icmp_ln248)> <Delay = 0.00>

State 119 <SV = 80> <Delay = 8.45>
ST_119 : Operation 891 [1/1] (0.00ns)   --->   "%h_vec_coeffs_addr_2 = getelementptr [1024 x i32]* %h_vec_coeffs, i64 0, i64 %zext_ln249_1" [poly.c:249->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 891 'getelementptr' 'h_vec_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 892 [1/2] (2.77ns)   --->   "%w0_vec_coeffs_load_2 = load i32* %w0_vec_coeffs_addr_3, align 4" [poly.c:249->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 892 'load' 'w0_vec_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_119 : Operation 893 [1/2] (2.77ns)   --->   "%w1_vec_coeffs_load_4 = load i32* %w1_vec_coeffs_addr_4, align 4" [poly.c:249->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 893 'load' 'w1_vec_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_119 : Operation 894 [1/1] (2.11ns)   --->   "%icmp_ln69 = icmp slt i32 %w0_vec_coeffs_load_2, 95233" [rounding.c:69->poly.c:249->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 894 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 895 [1/1] (2.11ns)   --->   "%icmp_ln69_1 = icmp sgt i32 %w0_vec_coeffs_load_2, 8285185" [rounding.c:69->poly.c:249->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 895 'icmp' 'icmp_ln69_1' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 896 [1/1] (2.11ns)   --->   "%icmp_ln69_2 = icmp eq i32 %w0_vec_coeffs_load_2, 8285185" [rounding.c:69->poly.c:249->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 896 'icmp' 'icmp_ln69_2' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 897 [1/1] (2.11ns)   --->   "%icmp_ln69_3 = icmp eq i32 %w1_vec_coeffs_load_4, 0" [rounding.c:69->poly.c:249->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 897 'icmp' 'icmp_ln69_3' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node xor_ln69)   --->   "%and_ln69 = and i1 %icmp_ln69_2, %icmp_ln69_3" [rounding.c:69->poly.c:249->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 898 'and' 'and_ln69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node xor_ln69)   --->   "%or_ln69 = or i1 %icmp_ln69_1, %and_ln69" [rounding.c:69->poly.c:249->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 899 'or' 'or_ln69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node xor_ln69)   --->   "%or_ln69_1 = or i1 %or_ln69, %icmp_ln69" [rounding.c:69->poly.c:249->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 900 'or' 'or_ln69_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 901 [1/1] (0.80ns) (out node of the LUT)   --->   "%xor_ln69 = xor i1 %or_ln69_1, true" [rounding.c:69->poly.c:249->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 901 'xor' 'xor_ln69' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 902 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i1 %xor_ln69 to i9" [rounding.c:69->poly.c:249->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 902 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 903 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i1 %xor_ln69 to i32" [rounding.c:69->poly.c:249->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 903 'zext' 'zext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 904 [1/1] (2.77ns)   --->   "store i32 %zext_ln69_1, i32* %h_vec_coeffs_addr_2, align 4" [poly.c:249->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 904 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_119 : Operation 905 [1/1] (1.73ns)   --->   "%s_1 = add i9 %s_0_i_i, %zext_ln69" [poly.c:250->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 905 'add' 's_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 906 [1/1] (0.00ns)   --->   "br label %48" [poly.c:248->polyvec.c:393->sign.c:172->sign.c:211]   --->   Operation 906 'br' <Predicate = true> <Delay = 0.00>

State 120 <SV = 79> <Delay = 0.00>
ST_120 : Operation 907 [1/2] (0.00ns)   --->   "call fastcc void @pack_sig([5720 x i8]* %sm, [1024 x i32]* %z_vec_coeffs, [1024 x i32]* %h_vec_coeffs) nounwind" [sign.c:177->sign.c:211]   --->   Operation 907 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_120 : Operation 908 [1/1] (0.00ns)   --->   "ret i32 0" [sign.c:213]   --->   Operation 908 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 1e+04ns, clock uncertainty: 1.25e+03ns.

 <State 1>: 1.81ns
The critical path consists of the following:
	wire read on port 'mlen' [10]  (0 ns)
	'add' operation ('add_ln208_1', sign.c:208) [34]  (1.81 ns)

 <State 2>: 4.57ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sign.c:207) [37]  (0 ns)
	'sub' operation ('sub_ln208', sign.c:208) [44]  (1.79 ns)
	'getelementptr' operation ('m_addr', sign.c:208) [46]  (0 ns)
	'load' operation ('m_load', sign.c:208) on array 'm' [47]  (2.77 ns)

 <State 3>: 5.54ns
The critical path consists of the following:
	'load' operation ('m_load', sign.c:208) on array 'm' [47]  (2.77 ns)
	'store' operation ('store_ln208', sign.c:208) of variable 'm_load', sign.c:208 on array 'sm' [51]  (2.77 ns)

 <State 4>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', fips202.c:362->fips202.c:648->sign.c:104->sign.c:211) [57]  (1.35 ns)

 <State 5>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fips202.c:362->fips202.c:648->sign.c:104->sign.c:211) [57]  (0 ns)
	'getelementptr' operation ('state_s_addr_11', fips202.c:363->fips202.c:648->sign.c:104->sign.c:211) [64]  (0 ns)
	'store' operation ('store_ln363', fips202.c:363->fips202.c:648->sign.c:104->sign.c:211) of constant 0 on array 'state.s', sign.c:94->sign.c:211 [65]  (2.77 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 1.35ns
The critical path consists of the following:
	'call' operation ('state_pos_write_assi', fips202.c:663->sign.c:106->sign.c:211) to 'keccak_absorb.3' [69]  (1.35 ns)

 <State 8>: 3.1ns
The critical path consists of the following:
	'call' operation ('state_pos_write_assi', fips202.c:663->sign.c:106->sign.c:211) to 'keccak_absorb.3' [69]  (3.1 ns)

 <State 9>: 2.77ns
The critical path consists of the following:
	'load' operation ('state_s_load', fips202.c:450->fips202.c:675->sign.c:107->sign.c:211) on array 'state.s', sign.c:94->sign.c:211 [78]  (2.77 ns)

 <State 10>: 7.82ns
The critical path consists of the following:
	'load' operation ('state_s_load', fips202.c:450->fips202.c:675->sign.c:107->sign.c:211) on array 'state.s', sign.c:94->sign.c:211 [78]  (2.77 ns)
	'xor' operation ('xor_ln450', fips202.c:450->fips202.c:675->sign.c:107->sign.c:211) [79]  (2.28 ns)
	'store' operation ('store_ln450', fips202.c:450->fips202.c:675->sign.c:107->sign.c:211) of variable 'xor_ln450', fips202.c:450->fips202.c:675->sign.c:107->sign.c:211 on array 'state.s', sign.c:94->sign.c:211 [80]  (2.77 ns)

 <State 11>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('state_s_addr_10', fips202.c:451->fips202.c:675->sign.c:107->sign.c:211) [81]  (0 ns)
	'load' operation ('state_s_load_7', fips202.c:451->fips202.c:675->sign.c:107->sign.c:211) on array 'state.s', sign.c:94->sign.c:211 [82]  (2.77 ns)

 <State 12>: 6.35ns
The critical path consists of the following:
	'load' operation ('state_s_load_7', fips202.c:451->fips202.c:675->sign.c:107->sign.c:211) on array 'state.s', sign.c:94->sign.c:211 [82]  (2.77 ns)
	'xor' operation ('xor_ln451', fips202.c:451->fips202.c:675->sign.c:107->sign.c:211) [83]  (0.808 ns)
	'store' operation ('store_ln451', fips202.c:451->fips202.c:675->sign.c:107->sign.c:211) of variable 'xor_ln451', fips202.c:451->fips202.c:675->sign.c:107->sign.c:211 on array 'state.s', sign.c:94->sign.c:211 [84]  (2.77 ns)

 <State 13>: 1.35ns
The critical path consists of the following:
	'call' operation ('call_ln536', fips202.c:536->fips202.c:710->sign.c:108->sign.c:211) to 'KeccakF1600_StatePer.1' [85]  (1.35 ns)

 <State 14>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_3_i', fips202.c:540->fips202.c:710->sign.c:108->sign.c:211) with incoming values : ('add_ln540', fips202.c:540->fips202.c:710->sign.c:108->sign.c:211) [88]  (1.35 ns)

 <State 15>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i_3_i', fips202.c:540->fips202.c:710->sign.c:108->sign.c:211) with incoming values : ('add_ln540', fips202.c:540->fips202.c:710->sign.c:108->sign.c:211) [88]  (0 ns)
	'getelementptr' operation ('state_s_addr_12', fips202.c:541->fips202.c:710->sign.c:108->sign.c:211) [95]  (0 ns)
	'load' operation ('state_s_load_8', fips202.c:541->fips202.c:710->sign.c:108->sign.c:211) on array 'state.s', sign.c:94->sign.c:211 [96]  (2.77 ns)

 <State 16>: 5.54ns
The critical path consists of the following:
	'load' operation ('state_s_load_8', fips202.c:541->fips202.c:710->sign.c:108->sign.c:211) on array 'state.s', sign.c:94->sign.c:211 [96]  (2.77 ns)
	'store' operation ('store_ln541', fips202.c:541->fips202.c:710->sign.c:108->sign.c:211) of variable 'trunc_ln541', fips202.c:541->fips202.c:710->sign.c:108->sign.c:211 on array 'rho', sign.c:88->sign.c:211 [103]  (2.77 ns)

 <State 17>: 4.49ns
The critical path consists of the following:
	'or' operation ('or_ln543', fips202.c:543->fips202.c:710->sign.c:108->sign.c:211) [112]  (0 ns)
	'add' operation ('add_ln543', fips202.c:543->fips202.c:710->sign.c:108->sign.c:211) [114]  (1.72 ns)
	'getelementptr' operation ('seedbuf_addr_2', fips202.c:543->fips202.c:710->sign.c:108->sign.c:211) [116]  (0 ns)
	'store' operation ('store_ln543', fips202.c:543->fips202.c:710->sign.c:108->sign.c:211) of variable 'trunc_ln5', fips202.c:543->fips202.c:710->sign.c:108->sign.c:211 on array 'rho', sign.c:88->sign.c:211 [117]  (2.77 ns)

 <State 18>: 4.49ns
The critical path consists of the following:
	'or' operation ('or_ln545', fips202.c:545->fips202.c:710->sign.c:108->sign.c:211) [126]  (0 ns)
	'add' operation ('add_ln545', fips202.c:545->fips202.c:710->sign.c:108->sign.c:211) [128]  (1.72 ns)
	'getelementptr' operation ('seedbuf_addr_4', fips202.c:545->fips202.c:710->sign.c:108->sign.c:211) [130]  (0 ns)
	'store' operation ('store_ln545', fips202.c:545->fips202.c:710->sign.c:108->sign.c:211) of variable 'trunc_ln7', fips202.c:545->fips202.c:710->sign.c:108->sign.c:211 on array 'rho', sign.c:88->sign.c:211 [131]  (2.77 ns)

 <State 19>: 4.49ns
The critical path consists of the following:
	'or' operation ('or_ln547', fips202.c:547->fips202.c:710->sign.c:108->sign.c:211) [140]  (0 ns)
	'add' operation ('add_ln547', fips202.c:547->fips202.c:710->sign.c:108->sign.c:211) [142]  (1.72 ns)
	'getelementptr' operation ('seedbuf_addr_6', fips202.c:547->fips202.c:710->sign.c:108->sign.c:211) [144]  (0 ns)
	'store' operation ('store_ln547', fips202.c:547->fips202.c:710->sign.c:108->sign.c:211) of variable 'trunc_ln9', fips202.c:547->fips202.c:710->sign.c:108->sign.c:211 on array 'rho', sign.c:88->sign.c:211 [145]  (2.77 ns)

 <State 20>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fips202.c:362->fips202.c:648->fips202.c:747->sign.c:113->sign.c:211) [157]  (0 ns)
	'getelementptr' operation ('state_0_s_addr', fips202.c:363->fips202.c:648->fips202.c:747->sign.c:113->sign.c:211) [164]  (0 ns)
	'store' operation ('store_ln363', fips202.c:363->fips202.c:648->fips202.c:747->sign.c:113->sign.c:211) of constant 0 on array 'state[0].s', fips202.c:745->sign.c:113->sign.c:211 [165]  (2.77 ns)

 <State 21>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('state_0_s_addr_1', fips202.c:450->fips202.c:675->fips202.c:749->sign.c:113->sign.c:211) [209]  (0 ns)
	'load' operation ('state_0_s_load', fips202.c:450->fips202.c:675->fips202.c:749->sign.c:113->sign.c:211) on array 'state[0].s', fips202.c:745->sign.c:113->sign.c:211 [210]  (2.77 ns)

 <State 22>: 4.43ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fips202.c:30->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211) [182]  (0 ns)
	'add' operation ('add_ln31', fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211) [191]  (1.66 ns)
	'getelementptr' operation ('seedbuf_addr_16', fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211) [193]  (0 ns)
	'load' operation ('seedbuf_load', fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211) on array 'rho', sign.c:88->sign.c:211 [194]  (2.77 ns)

 <State 23>: 5.19ns
The critical path consists of the following:
	'load' operation ('seedbuf_load', fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211) on array 'rho', sign.c:88->sign.c:211 [194]  (2.77 ns)
	'shl' operation ('shl_ln31', fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211) [199]  (0 ns)
	'or' operation ('r', fips202.c:31->fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211) [200]  (2.42 ns)

 <State 24>: 6.35ns
The critical path consists of the following:
	'load' operation ('state_0_s_load_3', fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211) on array 'state[0].s', fips202.c:745->sign.c:113->sign.c:211 [204]  (2.77 ns)
	'xor' operation ('xor_ln417', fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211) [205]  (0.808 ns)
	'store' operation ('store_ln417', fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211) of variable 'xor_ln417', fips202.c:417->fips202.c:663->fips202.c:748->sign.c:113->sign.c:211 on array 'state[0].s', fips202.c:745->sign.c:113->sign.c:211 [206]  (2.77 ns)

 <State 25>: 6.35ns
The critical path consists of the following:
	'load' operation ('state_0_s_load', fips202.c:450->fips202.c:675->fips202.c:749->sign.c:113->sign.c:211) on array 'state[0].s', fips202.c:745->sign.c:113->sign.c:211 [210]  (2.77 ns)
	'xor' operation ('xor_ln450_1', fips202.c:450->fips202.c:675->fips202.c:749->sign.c:113->sign.c:211) [211]  (0.808 ns)
	'store' operation ('store_ln450', fips202.c:450->fips202.c:675->fips202.c:749->sign.c:113->sign.c:211) of variable 'xor_ln450_1', fips202.c:450->fips202.c:675->fips202.c:749->sign.c:113->sign.c:211 on array 'state[0].s', fips202.c:745->sign.c:113->sign.c:211 [212]  (2.77 ns)

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_3_i3', fips202.c:540->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211) with incoming values : ('add_ln540_1', fips202.c:540->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211) [220]  (1.35 ns)

 <State 28>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i_3_i3', fips202.c:540->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211) with incoming values : ('add_ln540_1', fips202.c:540->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211) [220]  (0 ns)
	'getelementptr' operation ('state_0_s_addr_3', fips202.c:541->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211) [227]  (0 ns)
	'load' operation ('state_0_s_load_2', fips202.c:541->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211) on array 'state[0].s', fips202.c:745->sign.c:113->sign.c:211 [228]  (2.77 ns)

 <State 29>: 5.54ns
The critical path consists of the following:
	'load' operation ('state_0_s_load_2', fips202.c:541->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211) on array 'state[0].s', fips202.c:745->sign.c:113->sign.c:211 [228]  (2.77 ns)
	'store' operation ('store_ln541', fips202.c:541->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211) of variable 'trunc_ln541_1', fips202.c:541->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211 on array 'rho', sign.c:88->sign.c:211 [235]  (2.77 ns)

 <State 30>: 4.49ns
The critical path consists of the following:
	'or' operation ('or_ln543_1', fips202.c:543->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211) [244]  (0 ns)
	'add' operation ('add_ln543_1', fips202.c:543->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211) [246]  (1.72 ns)
	'getelementptr' operation ('seedbuf_addr_10', fips202.c:543->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211) [248]  (0 ns)
	'store' operation ('store_ln543', fips202.c:543->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211) of variable 'trunc_ln543_1', fips202.c:543->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211 on array 'rho', sign.c:88->sign.c:211 [249]  (2.77 ns)

 <State 31>: 4.49ns
The critical path consists of the following:
	'or' operation ('or_ln545_1', fips202.c:545->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211) [258]  (0 ns)
	'add' operation ('add_ln545_1', fips202.c:545->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211) [260]  (1.72 ns)
	'getelementptr' operation ('seedbuf_addr_12', fips202.c:545->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211) [262]  (0 ns)
	'store' operation ('store_ln545', fips202.c:545->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211) of variable 'trunc_ln545_1', fips202.c:545->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211 on array 'rho', sign.c:88->sign.c:211 [263]  (2.77 ns)

 <State 32>: 4.49ns
The critical path consists of the following:
	'or' operation ('or_ln547_1', fips202.c:547->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211) [272]  (0 ns)
	'add' operation ('add_ln547_1', fips202.c:547->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211) [274]  (1.72 ns)
	'getelementptr' operation ('seedbuf_addr_14', fips202.c:547->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211) [276]  (0 ns)
	'store' operation ('store_ln547', fips202.c:547->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211) of variable 'trunc_ln547_1', fips202.c:547->fips202.c:710->fips202.c:750->sign.c:113->sign.c:211 on array 'rho', sign.c:88->sign.c:211 [277]  (2.77 ns)

 <State 33>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', polyvec.c:21->sign.c:117->sign.c:211) [297]  (1.35 ns)

 <State 34>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', polyvec.c:21->sign.c:117->sign.c:211) [297]  (0 ns)
	'add' operation ('j', polyvec.c:21->sign.c:117->sign.c:211) [300]  (1.35 ns)

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 1.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', polyvec.c:100->sign.c:118->sign.c:211) [312]  (0 ns)
	'call' operation ('call_ln143', poly.c:143->polyvec.c:101->sign.c:118->sign.c:211) to 'ntt' [318]  (1.55 ns)

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 1.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', polyvec.c:282->sign.c:119->sign.c:211) [323]  (0 ns)
	'call' operation ('call_ln143', poly.c:143->polyvec.c:283->sign.c:119->sign.c:211) to 'ntt' [329]  (1.55 ns)

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 1.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', polyvec.c:282->sign.c:120->sign.c:211) [334]  (0 ns)
	'call' operation ('call_ln143', poly.c:143->polyvec.c:283->sign.c:120->sign.c:211) to 'ntt' [340]  (1.55 ns)

 <State 41>: 0ns
The critical path consists of the following:

 <State 42>: 1.84ns
The critical path consists of the following:
	'phi' operation ('nonce') with incoming values : ('nonce', sign.c:124->sign.c:211) [345]  (0 ns)
	'add' operation ('nonce', sign.c:124->sign.c:211) [346]  (1.84 ns)

 <State 43>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln125', sign.c:125->sign.c:211) with incoming values : ('add_ln125', sign.c:125->sign.c:211) [350]  (1.35 ns)

 <State 44>: 2.77ns
The critical path consists of the following:
	'phi' operation ('phi_ln125', sign.c:125->sign.c:211) with incoming values : ('add_ln125', sign.c:125->sign.c:211) [350]  (0 ns)
	'getelementptr' operation ('y_vec_coeffs_addr', sign.c:125->sign.c:211) [353]  (0 ns)
	'load' operation ('y_vec_coeffs_load', sign.c:125->sign.c:211) on array 'y_vec_coeffs' [355]  (2.77 ns)

 <State 45>: 5.54ns
The critical path consists of the following:
	'load' operation ('y_vec_coeffs_load', sign.c:125->sign.c:211) on array 'y_vec_coeffs' [355]  (2.77 ns)
	'store' operation ('store_ln125', sign.c:125->sign.c:211) of variable 'sext_ln125', sign.c:125->sign.c:211 on array 'v.vec.coeffs', sign.c:91->sign.c:211 [357]  (2.77 ns)

 <State 46>: 2.77ns
The critical path consists of the following:
	'phi' operation ('phi_ln125_1', sign.c:125->sign.c:211) with incoming values : ('add_ln125_1', sign.c:125->sign.c:211) [364]  (0 ns)
	'getelementptr' operation ('y_vec_coeffs_addr_1', sign.c:125->sign.c:211) [367]  (0 ns)
	'load' operation ('y_vec_coeffs_load_1', sign.c:125->sign.c:211) on array 'y_vec_coeffs' [369]  (2.77 ns)

 <State 47>: 5.54ns
The critical path consists of the following:
	'load' operation ('y_vec_coeffs_load_1', sign.c:125->sign.c:211) on array 'y_vec_coeffs' [369]  (2.77 ns)
	'store' operation ('store_ln125', sign.c:125->sign.c:211) of variable 'sext_ln125_1', sign.c:125->sign.c:211 on array 'v.vec.coeffs', sign.c:91->sign.c:211 [371]  (2.77 ns)

 <State 48>: 2.77ns
The critical path consists of the following:
	'phi' operation ('phi_ln125_2', sign.c:125->sign.c:211) with incoming values : ('add_ln125_2', sign.c:125->sign.c:211) [378]  (0 ns)
	'getelementptr' operation ('y_vec_coeffs_addr_2', sign.c:125->sign.c:211) [381]  (0 ns)
	'load' operation ('y_vec_coeffs_load_2', sign.c:125->sign.c:211) on array 'y_vec_coeffs' [383]  (2.77 ns)

 <State 49>: 5.54ns
The critical path consists of the following:
	'load' operation ('y_vec_coeffs_load_2', sign.c:125->sign.c:211) on array 'y_vec_coeffs' [383]  (2.77 ns)
	'store' operation ('store_ln125', sign.c:125->sign.c:211) of variable 'sext_ln125_2', sign.c:125->sign.c:211 on array 'v.vec.coeffs', sign.c:91->sign.c:211 [385]  (2.77 ns)

 <State 50>: 2.77ns
The critical path consists of the following:
	'phi' operation ('phi_ln125_3', sign.c:125->sign.c:211) with incoming values : ('add_ln125_3', sign.c:125->sign.c:211) [392]  (0 ns)
	'getelementptr' operation ('y_vec_coeffs_addr_3', sign.c:125->sign.c:211) [395]  (0 ns)
	'load' operation ('y_vec_coeffs_load_3', sign.c:125->sign.c:211) on array 'y_vec_coeffs' [397]  (2.77 ns)

 <State 51>: 5.54ns
The critical path consists of the following:
	'load' operation ('y_vec_coeffs_load_3', sign.c:125->sign.c:211) on array 'y_vec_coeffs' [397]  (2.77 ns)
	'store' operation ('store_ln125', sign.c:125->sign.c:211) of variable 'sext_ln125_3', sign.c:125->sign.c:211 on array 'v.vec.coeffs', sign.c:91->sign.c:211 [399]  (2.77 ns)

 <State 52>: 1.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', polyvec.c:100->sign.c:126->sign.c:211) [406]  (0 ns)
	'call' operation ('call_ln143', poly.c:143->polyvec.c:101->sign.c:126->sign.c:211) to 'ntt' [412]  (1.55 ns)

 <State 53>: 0ns
The critical path consists of the following:

 <State 54>: 1.45ns
The critical path consists of the following:
	'call' operation ('call_ln130', sign.c:130->sign.c:211) to 'polyveck_reduce' [426]  (1.45 ns)

 <State 55>: 0ns
The critical path consists of the following:

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 1.45ns
The critical path consists of the following:
	'call' operation ('call_ln131', sign.c:131->sign.c:211) to 'polyveck_invntt_tomo' [427]  (1.45 ns)

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 1.35ns
The critical path consists of the following:
	'call' operation ('call_ln134', sign.c:134->sign.c:211) to 'polyveck_caddq' [428]  (1.35 ns)

 <State 60>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', polyvec.c:371->sign.c:135->sign.c:211) [431]  (1.35 ns)

 <State 61>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:225->polyvec.c:372->sign.c:135->sign.c:211) [441]  (1.35 ns)

 <State 62>: 4.54ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:225->polyvec.c:372->sign.c:135->sign.c:211) [441]  (0 ns)
	'add' operation ('add_ln226', poly.c:226->polyvec.c:372->sign.c:135->sign.c:211) [448]  (1.76 ns)
	'getelementptr' operation ('w1_vec_coeffs_addr', poly.c:226->polyvec.c:372->sign.c:135->sign.c:211) [450]  (0 ns)
	'load' operation ('a', poly.c:226->polyvec.c:372->sign.c:135->sign.c:211) on array 't.vec.coeffs', sign.c:92->sign.c:211 [452]  (2.77 ns)

 <State 63>: 27.3ns
The critical path consists of the following:
	'load' operation ('a', poly.c:226->polyvec.c:372->sign.c:135->sign.c:211) on array 't.vec.coeffs', sign.c:92->sign.c:211 [452]  (2.77 ns)
	'add' operation ('add_ln42', rounding.c:42->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211) [453]  (2.18 ns)
	'mul' operation of DSP[457] ('mul_ln47', rounding.c:47->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211) [456]  (2.82 ns)
	'add' operation of DSP[457] ('add_ln47', rounding.c:47->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211) [457]  (3.53 ns)
	'sub' operation ('sub_ln48', rounding.c:48->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211) [460]  (1.72 ns)
	'xor' operation ('xor_ln48', rounding.c:48->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211) [462]  (0 ns)
	'select' operation ('select_ln48', rounding.c:48->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211) [463]  (0 ns)
	'and' operation ('a1', rounding.c:48->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211) [464]  (0.813 ns)
	'mul' operation of DSP[469] ('mul_ln51', rounding.c:51->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211) [467]  (2.82 ns)
	'add' operation of DSP[469] ('add_ln51', rounding.c:51->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211) [469]  (3.53 ns)
	'sub' operation ('sub_ln52', rounding.c:52->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211) [470]  (2.18 ns)
	'select' operation ('select_ln52', rounding.c:52->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211) [472]  (0 ns)
	'sub' operation ('a0', rounding.c:52->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211) [473]  (2.18 ns)
	'store' operation ('store_ln226', poly.c:226->polyvec.c:372->sign.c:135->sign.c:211) of variable 'a0', rounding.c:52->poly.c:226->polyvec.c:372->sign.c:135->sign.c:211 on array 'u.vec.coeffs', sign.c:92->sign.c:211 [474]  (2.77 ns)

 <State 64>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', fips202.c:362->fips202.c:648->sign.c:138->sign.c:211) [483]  (1.35 ns)

 <State 65>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fips202.c:362->fips202.c:648->sign.c:138->sign.c:211) [483]  (0 ns)
	'getelementptr' operation ('state_s_addr_14', fips202.c:363->fips202.c:648->sign.c:138->sign.c:211) [490]  (0 ns)
	'store' operation ('store_ln363', fips202.c:363->fips202.c:648->sign.c:138->sign.c:211) of constant 0 on array 'state.s', sign.c:94->sign.c:211 [491]  (2.77 ns)

 <State 66>: 0ns
The critical path consists of the following:

 <State 67>: 1.35ns
The critical path consists of the following:
	'call' operation ('state_pos_write_assi_1', fips202.c:663->sign.c:140->sign.c:211) to 'keccak_absorb.3' [495]  (1.35 ns)

 <State 68>: 3.1ns
The critical path consists of the following:
	'call' operation ('state_pos_write_assi_1', fips202.c:663->sign.c:140->sign.c:211) to 'keccak_absorb.3' [495]  (3.1 ns)

 <State 69>: 2.77ns
The critical path consists of the following:
	'load' operation ('state_s_load_9', fips202.c:450->fips202.c:675->sign.c:141->sign.c:211) on array 'state.s', sign.c:94->sign.c:211 [504]  (2.77 ns)

 <State 70>: 7.82ns
The critical path consists of the following:
	'load' operation ('state_s_load_9', fips202.c:450->fips202.c:675->sign.c:141->sign.c:211) on array 'state.s', sign.c:94->sign.c:211 [504]  (2.77 ns)
	'xor' operation ('xor_ln450_2', fips202.c:450->fips202.c:675->sign.c:141->sign.c:211) [505]  (2.28 ns)
	'store' operation ('store_ln450', fips202.c:450->fips202.c:675->sign.c:141->sign.c:211) of variable 'xor_ln450_2', fips202.c:450->fips202.c:675->sign.c:141->sign.c:211 on array 'state.s', sign.c:94->sign.c:211 [506]  (2.77 ns)

 <State 71>: 2.77ns
The critical path consists of the following:
	'load' operation ('state_s_load_10', fips202.c:451->fips202.c:675->sign.c:141->sign.c:211) on array 'state.s', sign.c:94->sign.c:211 [507]  (2.77 ns)

 <State 72>: 6.35ns
The critical path consists of the following:
	'load' operation ('state_s_load_10', fips202.c:451->fips202.c:675->sign.c:141->sign.c:211) on array 'state.s', sign.c:94->sign.c:211 [507]  (2.77 ns)
	'xor' operation ('xor_ln451_2', fips202.c:451->fips202.c:675->sign.c:141->sign.c:211) [508]  (0.808 ns)
	'store' operation ('store_ln451', fips202.c:451->fips202.c:675->sign.c:141->sign.c:211) of variable 'xor_ln451_2', fips202.c:451->fips202.c:675->sign.c:141->sign.c:211 on array 'state.s', sign.c:94->sign.c:211 [509]  (2.77 ns)

 <State 73>: 1.35ns
The critical path consists of the following:
	'call' operation ('call_ln536', fips202.c:536->fips202.c:710->sign.c:142->sign.c:211) to 'KeccakF1600_StatePer.1' [510]  (1.35 ns)

 <State 74>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_3_i47', fips202.c:540->fips202.c:710->sign.c:142->sign.c:211) with incoming values : ('add_ln540_2', fips202.c:540->fips202.c:710->sign.c:142->sign.c:211) [513]  (1.35 ns)

 <State 75>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i_3_i47', fips202.c:540->fips202.c:710->sign.c:142->sign.c:211) with incoming values : ('add_ln540_2', fips202.c:540->fips202.c:710->sign.c:142->sign.c:211) [513]  (0 ns)
	'getelementptr' operation ('state_s_addr_15', fips202.c:541->fips202.c:710->sign.c:142->sign.c:211) [520]  (0 ns)
	'load' operation ('state_s_load_11', fips202.c:541->fips202.c:710->sign.c:142->sign.c:211) on array 'state.s', sign.c:94->sign.c:211 [521]  (2.77 ns)

 <State 76>: 5.54ns
The critical path consists of the following:
	'load' operation ('state_s_load_11', fips202.c:541->fips202.c:710->sign.c:142->sign.c:211) on array 'state.s', sign.c:94->sign.c:211 [521]  (2.77 ns)
	'store' operation ('store_ln541', fips202.c:541->fips202.c:710->sign.c:142->sign.c:211) of variable 'trunc_ln541_2', fips202.c:541->fips202.c:710->sign.c:142->sign.c:211 on array 'sm' [527]  (2.77 ns)

 <State 77>: 2.77ns
The critical path consists of the following:
	'or' operation ('or_ln543_2', fips202.c:543->fips202.c:710->sign.c:142->sign.c:211) [534]  (0 ns)
	'getelementptr' operation ('sm_addr_3', fips202.c:543->fips202.c:710->sign.c:142->sign.c:211) [536]  (0 ns)
	'store' operation ('store_ln543', fips202.c:543->fips202.c:710->sign.c:142->sign.c:211) of variable 'trunc_ln543_2', fips202.c:543->fips202.c:710->sign.c:142->sign.c:211 on array 'sm' [537]  (2.77 ns)

 <State 78>: 2.77ns
The critical path consists of the following:
	'or' operation ('or_ln545_2', fips202.c:545->fips202.c:710->sign.c:142->sign.c:211) [544]  (0 ns)
	'getelementptr' operation ('sm_addr_5', fips202.c:545->fips202.c:710->sign.c:142->sign.c:211) [546]  (0 ns)
	'store' operation ('store_ln545', fips202.c:545->fips202.c:710->sign.c:142->sign.c:211) of variable 'trunc_ln545_2', fips202.c:545->fips202.c:710->sign.c:142->sign.c:211 on array 'sm' [547]  (2.77 ns)

 <State 79>: 2.77ns
The critical path consists of the following:
	'or' operation ('or_ln547_2', fips202.c:547->fips202.c:710->sign.c:142->sign.c:211) [554]  (0 ns)
	'getelementptr' operation ('sm_addr_7', fips202.c:547->fips202.c:710->sign.c:142->sign.c:211) [556]  (0 ns)
	'store' operation ('store_ln547', fips202.c:547->fips202.c:710->sign.c:142->sign.c:211) of variable 'trunc_ln547_2', fips202.c:547->fips202.c:710->sign.c:142->sign.c:211 on array 'sm' [557]  (2.77 ns)

 <State 80>: 0ns
The critical path consists of the following:

 <State 81>: 0ns
The critical path consists of the following:

 <State 82>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', polyvec.c:114->sign.c:147->sign.c:211) [569]  (1.35 ns)

 <State 83>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:180->polyvec.c:115->sign.c:147->sign.c:211) [579]  (1.35 ns)

 <State 84>: 4.54ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:180->polyvec.c:115->sign.c:147->sign.c:211) [579]  (0 ns)
	'add' operation ('add_ln181', poly.c:181->polyvec.c:115->sign.c:147->sign.c:211) [587]  (1.76 ns)
	'getelementptr' operation ('s1_vec_coeffs_addr', poly.c:181->polyvec.c:115->sign.c:147->sign.c:211) [589]  (0 ns)
	'load' operation ('s1_vec_coeffs_load', poly.c:181->polyvec.c:115->sign.c:147->sign.c:211) on array 'v.vec.coeffs', sign.c:91->sign.c:211 [594]  (2.77 ns)

 <State 85>: 29.2ns
The critical path consists of the following:
	'load' operation ('cp_coeffs_load', poly.c:181->polyvec.c:115->sign.c:147->sign.c:211) on array 'cp.coeffs', sign.c:93->sign.c:211 [592]  (2.77 ns)
	'mul' operation ('a', poly.c:181->polyvec.c:115->sign.c:147->sign.c:211) [596]  (6.88 ns)
	'mul' operation ('t', reduce.c:18->poly.c:181->polyvec.c:115->sign.c:147->sign.c:211) [598]  (6.88 ns)
	'mul' operation ('mul_ln19', reduce.c:19->poly.c:181->polyvec.c:115->sign.c:147->sign.c:211) [600]  (6.88 ns)
	'add' operation ('add_ln19', reduce.c:19->poly.c:181->polyvec.c:115->sign.c:147->sign.c:211) [602]  (3 ns)
	'store' operation ('store_ln181', poly.c:181->polyvec.c:115->sign.c:147->sign.c:211) of variable 't', reduce.c:19->poly.c:181->polyvec.c:115->sign.c:147->sign.c:211 on array 'v.vec.coeffs', sign.c:91->sign.c:211 [604]  (2.77 ns)

 <State 86>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', polyvec.c:85->sign.c:149->sign.c:211) [622]  (1.35 ns)

 <State 87>: 0ns
The critical path consists of the following:

 <State 88>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:87->polyvec.c:86->sign.c:149->sign.c:211) [632]  (1.35 ns)

 <State 89>: 4.54ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:87->polyvec.c:86->sign.c:149->sign.c:211) [632]  (0 ns)
	'add' operation ('add_ln88_3', poly.c:88->polyvec.c:86->sign.c:149->sign.c:211) [639]  (1.76 ns)
	'getelementptr' operation ('z_vec_coeffs_addr_5', poly.c:88->polyvec.c:86->sign.c:149->sign.c:211) [642]  (0 ns)
	'load' operation ('z_vec_coeffs_load', poly.c:88->polyvec.c:86->sign.c:149->sign.c:211) on array 'v.vec.coeffs', sign.c:91->sign.c:211 [643]  (2.77 ns)

 <State 90>: 7.72ns
The critical path consists of the following:
	'load' operation ('z_vec_coeffs_load', poly.c:88->polyvec.c:86->sign.c:149->sign.c:211) on array 'v.vec.coeffs', sign.c:91->sign.c:211 [643]  (2.77 ns)
	'add' operation ('add_ln88', poly.c:88->polyvec.c:86->sign.c:149->sign.c:211) [646]  (2.18 ns)
	'store' operation ('store_ln88', poly.c:88->polyvec.c:86->sign.c:149->sign.c:211) of variable 'add_ln88', poly.c:88->polyvec.c:86->sign.c:149->sign.c:211 on array 'v.vec.coeffs', sign.c:91->sign.c:211 [647]  (2.77 ns)

 <State 91>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:32->polyvec.c:54->sign.c:150->sign.c:211) [664]  (1.35 ns)

 <State 92>: 4.54ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:32->polyvec.c:54->sign.c:150->sign.c:211) [664]  (0 ns)
	'add' operation ('add_ln33', poly.c:33->polyvec.c:54->sign.c:150->sign.c:211) [671]  (1.76 ns)
	'getelementptr' operation ('z_vec_coeffs_addr_6', poly.c:33->polyvec.c:54->sign.c:150->sign.c:211) [673]  (0 ns)
	'load' operation ('a', poly.c:33->polyvec.c:54->sign.c:150->sign.c:211) on array 'v.vec.coeffs', sign.c:91->sign.c:211 [674]  (2.77 ns)

 <State 93>: 14.1ns
The critical path consists of the following:
	'load' operation ('a', poly.c:33->polyvec.c:54->sign.c:150->sign.c:211) on array 'v.vec.coeffs', sign.c:91->sign.c:211 [674]  (2.77 ns)
	'add' operation ('add_ln36', reduce.c:36->poly.c:33->polyvec.c:54->sign.c:150->sign.c:211) [675]  (2.18 ns)
	'mul' operation of DSP[679] ('mul_ln37', reduce.c:37->poly.c:33->polyvec.c:54->sign.c:150->sign.c:211) [678]  (2.82 ns)
	'add' operation of DSP[679] ('t', reduce.c:37->poly.c:33->polyvec.c:54->sign.c:150->sign.c:211) [679]  (3.53 ns)
	'store' operation ('store_ln33', poly.c:33->polyvec.c:54->sign.c:150->sign.c:211) of variable 't', reduce.c:37->poly.c:33->polyvec.c:54->sign.c:150->sign.c:211 on array 'v.vec.coeffs', sign.c:91->sign.c:211 [680]  (2.77 ns)

 <State 94>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:298->polyvec.c:159->sign.c:151->sign.c:211) [697]  (1.35 ns)

 <State 95>: 4.54ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:298->polyvec.c:159->sign.c:151->sign.c:211) [697]  (0 ns)
	'add' operation ('add_ln300', poly.c:300->polyvec.c:159->sign.c:151->sign.c:211) [704]  (1.76 ns)
	'getelementptr' operation ('z_vec_coeffs_addr_7', poly.c:300->polyvec.c:159->sign.c:151->sign.c:211) [706]  (0 ns)
	'load' operation ('z_vec_coeffs_load_2', poly.c:300->polyvec.c:159->sign.c:151->sign.c:211) on array 'v.vec.coeffs', sign.c:91->sign.c:211 [707]  (2.77 ns)

 <State 96>: 7.06ns
The critical path consists of the following:
	'load' operation ('z_vec_coeffs_load_2', poly.c:300->polyvec.c:159->sign.c:151->sign.c:211) on array 'v.vec.coeffs', sign.c:91->sign.c:211 [707]  (2.77 ns)
	'sub' operation ('t', poly.c:301->polyvec.c:159->sign.c:151->sign.c:211) [712]  (2.18 ns)
	'icmp' operation ('icmp_ln303', poly.c:303->polyvec.c:159->sign.c:151->sign.c:211) [713]  (2.11 ns)

 <State 97>: 0ns
The critical path consists of the following:

 <State 98>: 1.45ns
The critical path consists of the following:
	'call' operation ('call_ln157', sign.c:157->sign.c:211) to 'polyveck_invntt_tomo' [721]  (1.45 ns)

 <State 99>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', polyvec.c:252->sign.c:158->sign.c:211) [724]  (1.35 ns)

 <State 100>: 1.45ns
The critical path consists of the following:
	'call' operation ('call_ln159', sign.c:159->sign.c:211) to 'polyveck_reduce' [753]  (1.45 ns)

 <State 101>: 4.54ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:108->polyvec.c:253->sign.c:158->sign.c:211) [734]  (0 ns)
	'add' operation ('add_ln109', poly.c:109->polyvec.c:253->sign.c:158->sign.c:211) [741]  (1.76 ns)
	'getelementptr' operation ('w0_vec_coeffs_addr_1', poly.c:109->polyvec.c:253->sign.c:158->sign.c:211) [743]  (0 ns)
	'load' operation ('w0_vec_coeffs_load', poly.c:109->polyvec.c:253->sign.c:158->sign.c:211) on array 'u.vec.coeffs', sign.c:92->sign.c:211 [745]  (2.77 ns)

 <State 102>: 7.72ns
The critical path consists of the following:
	'load' operation ('w0_vec_coeffs_load', poly.c:109->polyvec.c:253->sign.c:158->sign.c:211) on array 'u.vec.coeffs', sign.c:92->sign.c:211 [745]  (2.77 ns)
	'sub' operation ('sub_ln109', poly.c:109->polyvec.c:253->sign.c:158->sign.c:211) [747]  (2.18 ns)
	'store' operation ('store_ln109', poly.c:109->polyvec.c:253->sign.c:158->sign.c:211) of variable 'sub_ln109', poly.c:109->polyvec.c:253->sign.c:158->sign.c:211 on array 'u.vec.coeffs', sign.c:92->sign.c:211 [748]  (2.77 ns)

 <State 103>: 0ns
The critical path consists of the following:

 <State 104>: 1.35ns
The critical path consists of the following:
	'call' operation ('tmp_s', sign.c:160->sign.c:211) to 'polyveck_chknorm' [754]  (1.35 ns)

 <State 105>: 1.35ns
The critical path consists of the following:
	'call' operation ('tmp_s', sign.c:160->sign.c:211) to 'polyveck_chknorm' [754]  (1.35 ns)

 <State 106>: 0ns
The critical path consists of the following:

 <State 107>: 1.45ns
The critical path consists of the following:
	'call' operation ('call_ln165', sign.c:165->sign.c:211) to 'polyveck_invntt_tomo' [758]  (1.45 ns)

 <State 108>: 0ns
The critical path consists of the following:

 <State 109>: 1.45ns
The critical path consists of the following:
	'call' operation ('call_ln166', sign.c:166->sign.c:211) to 'polyveck_reduce' [759]  (1.45 ns)

 <State 110>: 0ns
The critical path consists of the following:

 <State 111>: 1.35ns
The critical path consists of the following:
	'call' operation ('tmp_5', sign.c:167->sign.c:211) to 'polyveck_chknorm' [760]  (1.35 ns)

 <State 112>: 1.35ns
The critical path consists of the following:
	'call' operation ('tmp_5', sign.c:167->sign.c:211) to 'polyveck_chknorm' [760]  (1.35 ns)

 <State 113>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:87->polyvec.c:235->sign.c:170->sign.c:211) [775]  (1.35 ns)

 <State 114>: 4.54ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:87->polyvec.c:235->sign.c:170->sign.c:211) [775]  (0 ns)
	'add' operation ('add_ln88_4', poly.c:88->polyvec.c:235->sign.c:170->sign.c:211) [782]  (1.76 ns)
	'getelementptr' operation ('w0_vec_coeffs_addr_2', poly.c:88->polyvec.c:235->sign.c:170->sign.c:211) [784]  (0 ns)
	'load' operation ('w0_vec_coeffs_load_1', poly.c:88->polyvec.c:235->sign.c:170->sign.c:211) on array 'u.vec.coeffs', sign.c:92->sign.c:211 [786]  (2.77 ns)

 <State 115>: 7.72ns
The critical path consists of the following:
	'load' operation ('w0_vec_coeffs_load_1', poly.c:88->polyvec.c:235->sign.c:170->sign.c:211) on array 'u.vec.coeffs', sign.c:92->sign.c:211 [786]  (2.77 ns)
	'add' operation ('add_ln88_2', poly.c:88->polyvec.c:235->sign.c:170->sign.c:211) [788]  (2.18 ns)
	'store' operation ('store_ln88', poly.c:88->polyvec.c:235->sign.c:170->sign.c:211) of variable 'add_ln88_2', poly.c:88->polyvec.c:235->sign.c:170->sign.c:211 on array 'u.vec.coeffs', sign.c:92->sign.c:211 [789]  (2.77 ns)

 <State 116>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', polyvec.c:392->sign.c:172->sign.c:211) [797]  (1.35 ns)

 <State 117>: 3ns
The critical path consists of the following:
	'add' operation ('add_ln212', sign.c:212) [845]  (3 ns)

 <State 118>: 4.54ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:248->polyvec.c:393->sign.c:172->sign.c:211) [808]  (0 ns)
	'add' operation ('add_ln249', poly.c:249->polyvec.c:393->sign.c:172->sign.c:211) [816]  (1.76 ns)
	'getelementptr' operation ('w0_vec_coeffs_addr_3', poly.c:249->polyvec.c:393->sign.c:172->sign.c:211) [819]  (0 ns)
	'load' operation ('a0', poly.c:249->polyvec.c:393->sign.c:172->sign.c:211) on array 'u.vec.coeffs', sign.c:92->sign.c:211 [821]  (2.77 ns)

 <State 119>: 8.46ns
The critical path consists of the following:
	'load' operation ('a0', poly.c:249->polyvec.c:393->sign.c:172->sign.c:211) on array 'u.vec.coeffs', sign.c:92->sign.c:211 [821]  (2.77 ns)
	'icmp' operation ('icmp_ln69', rounding.c:69->poly.c:249->polyvec.c:393->sign.c:172->sign.c:211) [823]  (2.11 ns)
	'or' operation ('or_ln69_1', rounding.c:69->poly.c:249->polyvec.c:393->sign.c:172->sign.c:211) [829]  (0 ns)
	'xor' operation ('xor_ln69', rounding.c:69->poly.c:249->polyvec.c:393->sign.c:172->sign.c:211) [830]  (0.8 ns)
	'store' operation ('store_ln249', poly.c:249->polyvec.c:393->sign.c:172->sign.c:211) of variable 'zext_ln69_1', rounding.c:69->poly.c:249->polyvec.c:393->sign.c:172->sign.c:211 on array 'v.vec.coeffs', sign.c:92->sign.c:211 [833]  (2.77 ns)

 <State 120>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
