

================================================================
== Vitis HLS Report for 'kernel_matmul_Pipeline_VITIS_LOOP_26_3'
================================================================
* Date:           Mon Sep 15 13:34:07 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        matmul_simple_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      782|      782|  7.820 us|  7.820 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_3  |      780|      780|        14|          1|          1|   768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.65>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [kernel_matmul.cpp:25]   --->   Operation 17 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [kernel_matmul.cpp:26]   --->   Operation 18 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_mat_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %i_mat"   --->   Operation 20 'read' 'i_mat_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%phi_mul_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %phi_mul"   --->   Operation 21 'read' 'phi_mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%select_ln17_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %select_ln17_1"   --->   Operation 22 'read' 'select_ln17_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln26 = store i10 0, i10 %j" [kernel_matmul.cpp:26]   --->   Operation 23 'store' 'store_ln26' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln25 = store i32 0, i32 %sum" [kernel_matmul.cpp:25]   --->   Operation 24 'store' 'store_ln25' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond12"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j_1 = load i10 %j" [kernel_matmul.cpp:26]   --->   Operation 26 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i10 %j_1" [kernel_matmul.cpp:26]   --->   Operation 28 'zext' 'zext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.88ns)   --->   "%icmp_ln26 = icmp_eq  i32 %zext_ln26_2, i32 %select_ln17_1_read" [kernel_matmul.cpp:26]   --->   Operation 29 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.72ns)   --->   "%add_ln26 = add i10 %j_1, i10 1" [kernel_matmul.cpp:26]   --->   Operation 30 'add' 'add_ln26' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc25, void %for.inc30.exitStub" [kernel_matmul.cpp:26]   --->   Operation 31 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i10 %j_1" [kernel_matmul.cpp:26]   --->   Operation 32 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.12ns)   --->   "%add_ln29 = add i62 %zext_ln26_1, i62 %phi_mul_read" [kernel_matmul.cpp:29]   --->   Operation 33 'add' 'add_ln29' <Predicate = (!icmp_ln26)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln29, i2 0" [kernel_matmul.cpp:29]   --->   Operation 34 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.14ns)   --->   "%add_ln29_1 = add i64 %shl_ln2, i64 %i_mat_read" [kernel_matmul.cpp:29]   --->   Operation 35 'add' 'add_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln29_1, i32 2, i32 63" [kernel_matmul.cpp:29]   --->   Operation 36 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i62 %trunc_ln3" [kernel_matmul.cpp:29]   --->   Operation 37 'sext' 'sext_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln29" [kernel_matmul.cpp:29]   --->   Operation 38 'getelementptr' 'gmem1_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln26 = store i10 %add_ln26, i10 %j" [kernel_matmul.cpp:26]   --->   Operation 39 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 40 [8/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [kernel_matmul.cpp:29]   --->   Operation 40 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 41 [7/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [kernel_matmul.cpp:29]   --->   Operation 41 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 42 [6/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [kernel_matmul.cpp:29]   --->   Operation 42 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 43 [5/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [kernel_matmul.cpp:29]   --->   Operation 43 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 44 [4/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [kernel_matmul.cpp:29]   --->   Operation 44 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 45 [3/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [kernel_matmul.cpp:29]   --->   Operation 45 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 46 [2/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [kernel_matmul.cpp:29]   --->   Operation 46 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 47 [1/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [kernel_matmul.cpp:29]   --->   Operation 47 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i10 %j_1" [kernel_matmul.cpp:26]   --->   Operation 48 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%vec_local_addr = getelementptr i32 %vec_local, i64 0, i64 %zext_ln26" [kernel_matmul.cpp:29]   --->   Operation 49 'getelementptr' 'vec_local_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [2/2] (1.20ns)   --->   "%vec_local_load = load i10 %vec_local_addr" [kernel_matmul.cpp:29]   --->   Operation 50 'load' 'vec_local_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_10 : Operation 51 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr" [kernel_matmul.cpp:29]   --->   Operation 51 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 6.10>
ST_11 : Operation 52 [1/2] ( I:1.20ns O:1.20ns )   --->   "%vec_local_load = load i10 %vec_local_addr" [kernel_matmul.cpp:29]   --->   Operation 52 'load' 'vec_local_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i32 %gmem1_addr_read" [kernel_matmul.cpp:29]   --->   Operation 53 'bitcast' 'bitcast_ln29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 54 [2/2] (4.90ns)   --->   "%mul = fmul i32 %vec_local_load, i32 %bitcast_ln29" [kernel_matmul.cpp:29]   --->   Operation 54 'fmul' 'mul' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.90>
ST_12 : Operation 55 [1/2] (4.90ns)   --->   "%mul = fmul i32 %vec_local_load, i32 %bitcast_ln29" [kernel_matmul.cpp:29]   --->   Operation 55 'fmul' 'mul' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.30>
ST_13 : Operation 56 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [kernel_matmul.cpp:29]   --->   Operation 56 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 57 [2/2] (6.30ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul" [kernel_matmul.cpp:29]   --->   Operation 57 'fadd' 'sum_1' <Predicate = true> <Delay = 6.30> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum"   --->   Operation 64 'load' 'sum_load_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load_1"   --->   Operation 65 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.38>

State 14 <SV = 13> <Delay = 6.69>
ST_14 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [kernel_matmul.cpp:27]   --->   Operation 58 'specpipeline' 'specpipeline_ln27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_matmul.cpp:28]   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [kernel_matmul.cpp:26]   --->   Operation 60 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 61 [1/2] (6.30ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul" [kernel_matmul.cpp:29]   --->   Operation 61 'fadd' 'sum_1' <Predicate = true> <Delay = 6.30> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln25 = store i32 %sum_1, i32 %sum" [kernel_matmul.cpp:25]   --->   Operation 62 'store' 'store_ln25' <Predicate = true> <Delay = 0.38>
ST_14 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.cond12" [kernel_matmul.cpp:26]   --->   Operation 63 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.654ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln26', kernel_matmul.cpp:26) of constant 0 on local variable 'j', kernel_matmul.cpp:26 [13]  (0.387 ns)
	'load' operation 10 bit ('j', kernel_matmul.cpp:26) on local variable 'j', kernel_matmul.cpp:26 [17]  (0.000 ns)
	'add' operation 62 bit ('add_ln29', kernel_matmul.cpp:29) [32]  (1.120 ns)
	'add' operation 64 bit ('add_ln29_1', kernel_matmul.cpp:29) [34]  (1.147 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_load_req', kernel_matmul.cpp:29) on port 'gmem1' (kernel_matmul.cpp:29) [38]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_load_req', kernel_matmul.cpp:29) on port 'gmem1' (kernel_matmul.cpp:29) [38]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_load_req', kernel_matmul.cpp:29) on port 'gmem1' (kernel_matmul.cpp:29) [38]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_load_req', kernel_matmul.cpp:29) on port 'gmem1' (kernel_matmul.cpp:29) [38]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_load_req', kernel_matmul.cpp:29) on port 'gmem1' (kernel_matmul.cpp:29) [38]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_load_req', kernel_matmul.cpp:29) on port 'gmem1' (kernel_matmul.cpp:29) [38]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_load_req', kernel_matmul.cpp:29) on port 'gmem1' (kernel_matmul.cpp:29) [38]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_load_req', kernel_matmul.cpp:29) on port 'gmem1' (kernel_matmul.cpp:29) [38]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem1_addr_read', kernel_matmul.cpp:29) on port 'gmem1' (kernel_matmul.cpp:29) [39]  (7.300 ns)

 <State 11>: 6.101ns
The critical path consists of the following:
	'load' operation 32 bit ('vec_local_load', kernel_matmul.cpp:29) on array 'vec_local' [31]  (1.200 ns)
	'fmul' operation 32 bit ('mul', kernel_matmul.cpp:29) [41]  (4.901 ns)

 <State 12>: 4.901ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', kernel_matmul.cpp:29) [41]  (4.901 ns)

 <State 13>: 6.305ns
The critical path consists of the following:
	'load' operation 32 bit ('sum_load', kernel_matmul.cpp:29) on local variable 'sum', kernel_matmul.cpp:25 [24]  (0.000 ns)
	'fadd' operation 32 bit ('sum', kernel_matmul.cpp:29) [42]  (6.305 ns)

 <State 14>: 6.692ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', kernel_matmul.cpp:29) [42]  (6.305 ns)
	'store' operation 0 bit ('store_ln25', kernel_matmul.cpp:25) of variable 'sum', kernel_matmul.cpp:29 on local variable 'sum', kernel_matmul.cpp:25 [44]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
