<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW2A-18C" package="PBGA256" speed="8" partNumber="GW2A-LV18PG256C8/I7"/>
    <FileList>
        <File path="C:\Users\1\Downloads\GW2A_test\src\DAC.v" type="verilog"/>
        <File path="C:\Users\1\Downloads\GW2A_test\src\LCD.v" type="verilog"/>
        <File path="C:\Users\1\Downloads\GW2A_test\src\ad9288.v" type="verilog"/>
        <File path="C:\Users\1\Downloads\GW2A_test\src\bcd_8421.v" type="verilog"/>
        <File path="C:\Users\1\Downloads\GW2A_test\src\data_handler.v" type="verilog"/>
        <File path="C:\Users\1\Downloads\GW2A_test\src\dds_ii\dds_ii.v" type="verilog"/>
        <File path="C:\Users\1\Downloads\GW2A_test\src\filter.sv" type="verilog"/>
        <File path="C:\Users\1\Downloads\GW2A_test\src\freq_measure.v" type="verilog"/>
        <File path="C:\Users\1\Downloads\GW2A_test\src\gowin_rpll\gowin_rpll.v" type="verilog"/>
        <File path="C:\Users\1\Downloads\GW2A_test\src\gowin_sdpb\gowin_sdpb.v" type="verilog"/>
        <File path="C:\Users\1\Downloads\GW2A_test\src\reg_decode.v" type="verilog"/>
        <File path="C:\Users\1\Downloads\GW2A_test\src\spi.sv" type="verilog"/>
        <File path="C:\Users\1\Downloads\GW2A_test\src\top.v" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="0"/>
        <Option type="global_freq" value="100.000"/>
        <Option type="looplimit" value="2000"/>
        <Option type="output_file" value="C:\Users\1\Downloads\GW2A_test\impl\gwsynthesis\GW2A_test.vg"/>
        <Option type="print_all_synthesis_warning" value="0"/>
        <Option type="ram_rw_check" value="0"/>
        <Option type="vcc" value="1.0"/>
        <Option type="verilog_language" value="sysv-2017"/>
        <Option type="vhdl_language" value="vhdl-1993"/>
    </OptionList>
</Project>
