library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Mux2to1 is
    Port (
        sel     : in  STD_LOGIC;
        data0   : in  STD_LOGIC_VECTOR (31 downto 0);
        data1   : in  STD_LOGIC_VECTOR (31 downto 0);
        result  : out STD_LOGIC_VECTOR (31 downto 0)
    );
end Mux2to1;

architecture Behavioral of Mux2to1 is
begin
    process(sel, data0, data1)
    begin
        if sel = '0' then
            result <= data0;
        else
            result <= data1;
        end if;
    end process;
end Behavioral;
