// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mac_muladd_11s_5s_18ns_18_1_1.h"
#include "myproject_mac_mul_sub_11s_5s_20ns_20_1_1.h"
#include "myproject_am_submul_7s_5s_5s_12_1_1.h"
#include "myproject_mac_mulsub_10s_5s_14ns_14_1_1.h"
#include "myproject_mac_mulsub_10s_5s_18s_19_1_1.h"
#include "myproject_am_addmul_8s_6s_5s_13_1_1.h"
#include "myproject_am_addmul_8s_5s_5s_13_1_1.h"
#include "myproject_am_submul_8s_6s_5s_13_1_1.h"
#include "myproject_am_submul_8s_5s_5s_13_1_1.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > x_V_ap_vld;
    sc_in< sc_lv<80> > x_V;
    sc_out< sc_lv<5> > y_0_V;
    sc_out< sc_logic > y_0_V_ap_vld;
    sc_out< sc_lv<5> > y_1_V;
    sc_out< sc_logic > y_1_V_ap_vld;
    sc_out< sc_lv<5> > y_2_V;
    sc_out< sc_logic > y_2_V_ap_vld;
    sc_out< sc_lv<5> > y_3_V;
    sc_out< sc_logic > y_3_V_ap_vld;
    sc_out< sc_lv<5> > y_4_V;
    sc_out< sc_logic > y_4_V_ap_vld;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    myproject_mac_muladd_11s_5s_18ns_18_1_1<1,1,11,5,18,18>* myproject_mac_muladd_11s_5s_18ns_18_1_1_U1;
    myproject_mac_mul_sub_11s_5s_20ns_20_1_1<1,1,11,5,20,20>* myproject_mac_mul_sub_11s_5s_20ns_20_1_1_U2;
    myproject_am_submul_7s_5s_5s_12_1_1<1,1,7,5,5,12>* myproject_am_submul_7s_5s_5s_12_1_1_U3;
    myproject_am_submul_7s_5s_5s_12_1_1<1,1,7,5,5,12>* myproject_am_submul_7s_5s_5s_12_1_1_U4;
    myproject_mac_mulsub_10s_5s_14ns_14_1_1<1,1,10,5,14,14>* myproject_mac_mulsub_10s_5s_14ns_14_1_1_U5;
    myproject_mac_mulsub_10s_5s_18s_19_1_1<1,1,10,5,18,19>* myproject_mac_mulsub_10s_5s_18s_19_1_1_U6;
    myproject_am_addmul_8s_6s_5s_13_1_1<1,1,8,6,5,13>* myproject_am_addmul_8s_6s_5s_13_1_1_U7;
    myproject_am_addmul_8s_5s_5s_13_1_1<1,1,8,5,5,13>* myproject_am_addmul_8s_5s_5s_13_1_1_U8;
    myproject_am_submul_8s_6s_5s_13_1_1<1,1,8,6,5,13>* myproject_am_submul_8s_6s_5s_13_1_1_U9;
    myproject_am_submul_8s_5s_5s_13_1_1<1,1,8,5,5,13>* myproject_am_submul_8s_5s_5s_13_1_1_U10;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > x_V_ap_vld_in_sig;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<80> > x_V_preg;
    sc_signal< sc_lv<80> > x_V_in_sig;
    sc_signal< sc_logic > x_V_ap_vld_preg;
    sc_signal< sc_logic > x_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > tmp_1_fu_177_p4;
    sc_signal< sc_lv<5> > tmp_1_reg_1554;
    sc_signal< sc_lv<5> > tmp_1_reg_1554_pp0_iter1_reg;
    sc_signal< sc_lv<5> > tmp_1_reg_1554_pp0_iter2_reg;
    sc_signal< sc_lv<5> > tmp_2_fu_191_p4;
    sc_signal< sc_lv<5> > tmp_2_reg_1567;
    sc_signal< sc_lv<5> > tmp_2_reg_1567_pp0_iter1_reg;
    sc_signal< sc_lv<5> > tmp_2_reg_1567_pp0_iter2_reg;
    sc_signal< sc_lv<10> > sext_ln1118_4_fu_231_p1;
    sc_signal< sc_lv<10> > sext_ln1118_4_reg_1580;
    sc_signal< sc_lv<16> > ret_V_fu_253_p2;
    sc_signal< sc_lv<16> > ret_V_reg_1585;
    sc_signal< sc_lv<5> > p_Val2_26_fu_259_p4;
    sc_signal< sc_lv<5> > p_Val2_26_reg_1590;
    sc_signal< sc_lv<5> > p_Val2_26_reg_1590_pp0_iter1_reg;
    sc_signal< sc_lv<6> > r_V_4_fu_269_p3;
    sc_signal< sc_lv<6> > r_V_4_reg_1605;
    sc_signal< sc_lv<6> > r_V_4_reg_1605_pp0_iter1_reg;
    sc_signal< sc_lv<11> > r_V_60_fu_281_p2;
    sc_signal< sc_lv<11> > r_V_60_reg_1610;
    sc_signal< sc_lv<10> > sext_ln1118_16_fu_287_p1;
    sc_signal< sc_lv<10> > sext_ln1118_16_reg_1616;
    sc_signal< sc_lv<5> > tmp_4_reg_1622;
    sc_signal< sc_lv<5> > tmp_4_reg_1622_pp0_iter1_reg;
    sc_signal< sc_lv<5> > tmp_5_reg_1632;
    sc_signal< sc_lv<5> > tmp_5_reg_1632_pp0_iter1_reg;
    sc_signal< sc_lv<10> > mul_ln1118_fu_311_p2;
    sc_signal< sc_lv<10> > mul_ln1118_reg_1644;
    sc_signal< sc_lv<14> > mul_ln1192_1_fu_331_p2;
    sc_signal< sc_lv<14> > mul_ln1192_1_reg_1649;
    sc_signal< sc_lv<7> > r_V_20_fu_349_p3;
    sc_signal< sc_lv<7> > r_V_20_reg_1654;
    sc_signal< sc_lv<8> > r_V_59_fu_360_p2;
    sc_signal< sc_lv<8> > r_V_59_reg_1659;
    sc_signal< sc_lv<18> > ret_V_3_fu_400_p2;
    sc_signal< sc_lv<18> > ret_V_3_reg_1664;
    sc_signal< sc_lv<10> > r_V_10_fu_405_p2;
    sc_signal< sc_lv<10> > r_V_10_reg_1669;
    sc_signal< sc_lv<7> > r_V_2_fu_413_p3;
    sc_signal< sc_lv<7> > r_V_2_reg_1674;
    sc_signal< sc_lv<7> > r_V_2_reg_1674_pp0_iter2_reg;
    sc_signal< sc_lv<12> > sext_ln1118_19_fu_430_p1;
    sc_signal< sc_lv<12> > sext_ln1118_19_reg_1679;
    sc_signal< sc_lv<6> > r_V_27_fu_468_p3;
    sc_signal< sc_lv<6> > r_V_27_reg_1684;
    sc_signal< sc_lv<21> > ret_V_9_fu_513_p2;
    sc_signal< sc_lv<21> > ret_V_9_reg_1689;
    sc_signal< sc_lv<8> > r_V_65_fu_519_p2;
    sc_signal< sc_lv<8> > r_V_65_reg_1694;
    sc_signal< sc_lv<10> > r_V_66_fu_525_p2;
    sc_signal< sc_lv<10> > r_V_66_reg_1700;
    sc_signal< sc_lv<8> > r_V_48_fu_530_p3;
    sc_signal< sc_lv<8> > r_V_48_reg_1705;
    sc_signal< sc_lv<10> > r_V_44_fu_537_p1;
    sc_signal< sc_lv<10> > r_V_44_reg_1710;
    sc_signal< sc_lv<20> > grp_fu_1477_p3;
    sc_signal< sc_lv<20> > sub_ln1192_3_reg_1718;
    sc_signal< sc_lv<12> > grp_fu_1485_p3;
    sc_signal< sc_lv<12> > mul_ln728_8_reg_1723;
    sc_signal< sc_lv<12> > grp_fu_1493_p3;
    sc_signal< sc_lv<12> > mul_ln728_9_reg_1728;
    sc_signal< sc_lv<18> > ret_V_21_fu_666_p2;
    sc_signal< sc_lv<18> > ret_V_21_reg_1733;
    sc_signal< sc_lv<15> > ret_V_28_fu_678_p2;
    sc_signal< sc_lv<15> > ret_V_28_reg_1738;
    sc_signal< sc_lv<10> > r_V_53_fu_684_p2;
    sc_signal< sc_lv<10> > r_V_53_reg_1743;
    sc_signal< sc_lv<19> > ret_V_5_fu_739_p2;
    sc_signal< sc_lv<19> > ret_V_5_reg_1748;
    sc_signal< sc_lv<24> > ret_V_14_fu_871_p2;
    sc_signal< sc_lv<24> > ret_V_14_reg_1753;
    sc_signal< sc_lv<10> > r_V_67_fu_888_p2;
    sc_signal< sc_lv<10> > r_V_67_reg_1758;
    sc_signal< sc_lv<5> > trunc_ln708_2_reg_1763;
    sc_signal< sc_lv<5> > trunc_ln708_3_reg_1768;
    sc_signal< sc_lv<5> > trunc_ln708_4_reg_1773;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<5> > trunc_ln1117_fu_173_p1;
    sc_signal< sc_lv<6> > r_V_fu_201_p3;
    sc_signal< sc_lv<6> > r_V_57_fu_213_p0;
    sc_signal< sc_lv<5> > r_V_57_fu_213_p1;
    sc_signal< sc_lv<11> > sext_ln1117_1_fu_187_p1;
    sc_signal< sc_lv<11> > r_V_57_fu_213_p2;
    sc_signal< sc_lv<5> > r_V_58_fu_235_p0;
    sc_signal< sc_lv<10> > sext_ln1116_1_fu_227_p1;
    sc_signal< sc_lv<5> > r_V_58_fu_235_p1;
    sc_signal< sc_lv<10> > r_V_58_fu_235_p2;
    sc_signal< sc_lv<15> > rhs_V_1_fu_241_p3;
    sc_signal< sc_lv<16> > sext_ln728_2_fu_249_p1;
    sc_signal< sc_lv<16> > rhs_V_fu_219_p3;
    sc_signal< sc_lv<6> > r_V_60_fu_281_p0;
    sc_signal< sc_lv<5> > r_V_60_fu_281_p1;
    sc_signal< sc_lv<5> > mul_ln1118_fu_311_p0;
    sc_signal< sc_lv<5> > mul_ln1118_fu_311_p1;
    sc_signal< sc_lv<5> > r_V_47_fu_317_p0;
    sc_signal< sc_lv<5> > r_V_47_fu_317_p1;
    sc_signal< sc_lv<10> > r_V_47_fu_317_p2;
    sc_signal< sc_lv<10> > mul_ln1192_1_fu_331_p0;
    sc_signal< sc_lv<5> > mul_ln1192_1_fu_331_p1;
    sc_signal< sc_lv<8> > sext_ln1118_8_fu_356_p1;
    sc_signal< sc_lv<8> > sext_ln1118_6_fu_346_p1;
    sc_signal< sc_lv<18> > rhs_V_2_fu_369_p3;
    sc_signal< sc_lv<18> > sext_ln703_fu_366_p1;
    sc_signal< sc_lv<16> > rhs_V_3_fu_389_p3;
    sc_signal< sc_lv<18> > sext_ln728_3_fu_396_p1;
    sc_signal< sc_lv<18> > grp_fu_1468_p3;
    sc_signal< sc_lv<5> > r_V_10_fu_405_p0;
    sc_signal< sc_lv<10> > sext_ln1117_fu_337_p1;
    sc_signal< sc_lv<5> > r_V_10_fu_405_p1;
    sc_signal< sc_lv<7> > r_V_22_fu_440_p0;
    sc_signal< sc_lv<5> > r_V_22_fu_440_p1;
    sc_signal< sc_lv<12> > r_V_22_fu_440_p2;
    sc_signal< sc_lv<12> > mul_ln728_1_fu_450_p0;
    sc_signal< sc_lv<5> > mul_ln728_1_fu_450_p1;
    sc_signal< sc_lv<15> > mul_ln728_1_fu_450_p2;
    sc_signal< sc_lv<20> > rhs_V_8_fu_456_p3;
    sc_signal< sc_lv<6> > r_V_28_fu_479_p0;
    sc_signal< sc_lv<11> > sext_ln1116_6_fu_475_p1;
    sc_signal< sc_lv<5> > r_V_28_fu_479_p1;
    sc_signal< sc_lv<11> > r_V_28_fu_479_p2;
    sc_signal< sc_lv<11> > mul_ln728_2_fu_495_p0;
    sc_signal< sc_lv<5> > mul_ln728_2_fu_495_p1;
    sc_signal< sc_lv<14> > mul_ln728_2_fu_495_p2;
    sc_signal< sc_lv<19> > rhs_V_9_fu_501_p3;
    sc_signal< sc_lv<21> > sext_ln728_10_fu_509_p1;
    sc_signal< sc_lv<21> > sext_ln728_9_fu_464_p1;
    sc_signal< sc_lv<5> > r_V_66_fu_525_p0;
    sc_signal< sc_lv<5> > r_V_66_fu_525_p1;
    sc_signal< sc_lv<6> > r_V_39_fu_543_p0;
    sc_signal< sc_lv<5> > r_V_39_fu_543_p1;
    sc_signal< sc_lv<11> > r_V_39_fu_543_p2;
    sc_signal< sc_lv<7> > shl_ln1118_6_fu_560_p3;
    sc_signal< sc_lv<8> > r_V_71_fu_584_p0;
    sc_signal< sc_lv<5> > r_V_71_fu_584_p1;
    sc_signal< sc_lv<14> > grp_fu_1501_p3;
    sc_signal< sc_lv<13> > r_V_71_fu_584_p2;
    sc_signal< sc_lv<18> > sext_ln703_8_fu_590_p1;
    sc_signal< sc_lv<18> > rhs_V_22_fu_593_p3;
    sc_signal< sc_lv<15> > rhs_V_23_fu_607_p3;
    sc_signal< sc_lv<18> > sext_ln728_20_fu_615_p1;
    sc_signal< sc_lv<18> > ret_V_18_fu_601_p2;
    sc_signal< sc_lv<6> > r_V_72_fu_625_p0;
    sc_signal< sc_lv<5> > r_V_72_fu_625_p1;
    sc_signal< sc_lv<11> > r_V_72_fu_625_p2;
    sc_signal< sc_lv<16> > rhs_V_24_fu_631_p3;
    sc_signal< sc_lv<18> > ret_V_19_fu_619_p2;
    sc_signal< sc_lv<18> > sext_ln728_21_fu_639_p1;
    sc_signal< sc_lv<5> > r_V_73_fu_649_p0;
    sc_signal< sc_lv<5> > r_V_73_fu_649_p1;
    sc_signal< sc_lv<10> > r_V_73_fu_649_p2;
    sc_signal< sc_lv<15> > rhs_V_25_fu_654_p3;
    sc_signal< sc_lv<18> > sext_ln728_22_fu_662_p1;
    sc_signal< sc_lv<18> > ret_V_20_fu_643_p2;
    sc_signal< sc_lv<15> > ret_V_27_fu_672_p2;
    sc_signal< sc_lv<5> > r_V_53_fu_684_p0;
    sc_signal< sc_lv<5> > r_V_53_fu_684_p1;
    sc_signal< sc_lv<8> > r_V_74_fu_717_p3;
    sc_signal< sc_lv<13> > grp_fu_1518_p3;
    sc_signal< sc_lv<18> > rhs_V_4_fu_728_p3;
    sc_signal< sc_lv<19> > grp_fu_1509_p3;
    sc_signal< sc_lv<19> > sext_ln728_5_fu_735_p1;
    sc_signal< sc_lv<8> > mul_ln728_3_fu_753_p0;
    sc_signal< sc_lv<5> > mul_ln728_3_fu_753_p1;
    sc_signal< sc_lv<12> > mul_ln728_3_fu_753_p2;
    sc_signal< sc_lv<22> > rhs_V_10_fu_758_p3;
    sc_signal< sc_lv<22> > sext_ln703_5_fu_750_p1;
    sc_signal< sc_lv<22> > ret_V_10_fu_766_p2;
    sc_signal< sc_lv<10> > mul_ln728_4_fu_779_p0;
    sc_signal< sc_lv<13> > sext_ln1118_25_fu_772_p1;
    sc_signal< sc_lv<5> > mul_ln728_4_fu_779_p1;
    sc_signal< sc_lv<13> > sext_ln728_fu_690_p1;
    sc_signal< sc_lv<13> > mul_ln728_4_fu_779_p2;
    sc_signal< sc_lv<18> > rhs_V_11_fu_785_p3;
    sc_signal< sc_lv<23> > sext_ln703_6_fu_775_p1;
    sc_signal< sc_lv<23> > sext_ln728_11_fu_793_p1;
    sc_signal< sc_lv<10> > mul_ln728_5_fu_806_p0;
    sc_signal< sc_lv<5> > mul_ln728_5_fu_806_p1;
    sc_signal< sc_lv<13> > sext_ln1118_26_fu_803_p1;
    sc_signal< sc_lv<13> > mul_ln728_5_fu_806_p2;
    sc_signal< sc_lv<18> > rhs_V_12_fu_812_p3;
    sc_signal< sc_lv<23> > sext_ln728_12_fu_820_p1;
    sc_signal< sc_lv<23> > ret_V_11_fu_797_p2;
    sc_signal< sc_lv<23> > ret_V_12_fu_824_p2;
    sc_signal< sc_lv<13> > grp_fu_1527_p3;
    sc_signal< sc_lv<23> > rhs_V_13_fu_837_p3;
    sc_signal< sc_lv<24> > sext_ln728_14_fu_844_p1;
    sc_signal< sc_lv<24> > sext_ln703_7_fu_833_p1;
    sc_signal< sc_lv<13> > grp_fu_1536_p3;
    sc_signal< sc_lv<23> > rhs_V_14_fu_860_p3;
    sc_signal< sc_lv<24> > ret_V_13_fu_848_p2;
    sc_signal< sc_lv<24> > sext_ln728_17_fu_867_p1;
    sc_signal< sc_lv<9> > shl_ln1118_5_fu_877_p3;
    sc_signal< sc_lv<10> > sext_ln1118_29_fu_884_p1;
    sc_signal< sc_lv<10> > sext_ln1118_7_fu_702_p1;
    sc_signal< sc_lv<17> > rhs_V_17_fu_897_p3;
    sc_signal< sc_lv<20> > sext_ln1192_3_fu_904_p1;
    sc_signal< sc_lv<17> > rhs_V_18_fu_913_p3;
    sc_signal< sc_lv<20> > sext_ln1192_4_fu_920_p1;
    sc_signal< sc_lv<20> > sub_ln1192_4_fu_908_p2;
    sc_signal< sc_lv<5> > r_V_43_fu_933_p1;
    sc_signal< sc_lv<10> > r_V_43_fu_933_p2;
    sc_signal< sc_lv<10> > mul_ln728_10_fu_942_p0;
    sc_signal< sc_lv<5> > mul_ln728_10_fu_942_p1;
    sc_signal< sc_lv<13> > sext_ln728_18_fu_894_p1;
    sc_signal< sc_lv<13> > mul_ln728_10_fu_942_p2;
    sc_signal< sc_lv<18> > rhs_V_19_fu_948_p3;
    sc_signal< sc_lv<20> > add_ln1192_fu_924_p2;
    sc_signal< sc_lv<20> > sext_ln1192_5_fu_956_p1;
    sc_signal< sc_lv<5> > r_V_69_fu_966_p0;
    sc_signal< sc_lv<5> > r_V_69_fu_966_p1;
    sc_signal< sc_lv<10> > r_V_69_fu_966_p2;
    sc_signal< sc_lv<15> > rhs_V_20_fu_971_p3;
    sc_signal< sc_lv<20> > sub_ln1192_5_fu_960_p2;
    sc_signal< sc_lv<20> > sext_ln1192_6_fu_979_p1;
    sc_signal< sc_lv<8> > r_V_75_fu_989_p3;
    sc_signal< sc_lv<6> > shl_ln1118_8_fu_1000_p3;
    sc_signal< sc_lv<9> > sext_ln1118_38_fu_1007_p1;
    sc_signal< sc_lv<9> > sext_ln1118_37_fu_996_p1;
    sc_signal< sc_lv<9> > r_V_70_fu_1011_p2;
    sc_signal< sc_lv<19> > rhs_V_21_fu_1017_p3;
    sc_signal< sc_lv<20> > sext_ln1192_7_fu_1025_p1;
    sc_signal< sc_lv<20> > sub_ln1192_6_fu_983_p2;
    sc_signal< sc_lv<20> > add_ln1192_1_fu_1029_p2;
    sc_signal< sc_lv<20> > ret_V_16_fu_1035_p2;
    sc_signal< sc_lv<8> > mul_ln728_11_fu_1054_p0;
    sc_signal< sc_lv<5> > mul_ln728_11_fu_1054_p1;
    sc_signal< sc_lv<12> > mul_ln728_11_fu_1054_p2;
    sc_signal< sc_lv<17> > rhs_V_26_fu_1063_p3;
    sc_signal< sc_lv<19> > sext_ln728_24_fu_1071_p1;
    sc_signal< sc_lv<19> > sext_ln703_9_fu_1060_p1;
    sc_signal< sc_lv<18> > rhs_V_27_fu_1081_p3;
    sc_signal< sc_lv<19> > sext_ln728_25_fu_1088_p1;
    sc_signal< sc_lv<19> > ret_V_22_fu_1075_p2;
    sc_signal< sc_lv<19> > ret_V_23_fu_1092_p2;
    sc_signal< sc_lv<18> > rhs_V_28_fu_1102_p3;
    sc_signal< sc_lv<20> > sext_ln703_10_fu_1098_p1;
    sc_signal< sc_lv<20> > sext_ln728_26_fu_1109_p1;
    sc_signal< sc_lv<18> > rhs_V_29_fu_1119_p3;
    sc_signal< sc_lv<20> > ret_V_24_fu_1113_p2;
    sc_signal< sc_lv<20> > sext_ln728_27_fu_1126_p1;
    sc_signal< sc_lv<15> > rhs_V_30_fu_1136_p3;
    sc_signal< sc_lv<20> > ret_V_25_fu_1130_p2;
    sc_signal< sc_lv<20> > sext_ln1192_10_fu_1143_p1;
    sc_signal< sc_lv<20> > sub_ln1192_8_fu_1147_p2;
    sc_signal< sc_lv<20> > ret_V_26_fu_1153_p2;
    sc_signal< sc_lv<9> > sext_ln1118_27_fu_830_p1;
    sc_signal< sc_lv<9> > sext_ln1118_5_fu_699_p1;
    sc_signal< sc_lv<9> > r_V_76_fu_1169_p2;
    sc_signal< sc_lv<19> > rhs_V_31_fu_1178_p3;
    sc_signal< sc_lv<19> > sext_ln703_11_fu_1175_p1;
    sc_signal< sc_lv<19> > ret_V_29_fu_1186_p2;
    sc_signal< sc_lv<10> > mul_ln728_12_fu_1203_p0;
    sc_signal< sc_lv<5> > mul_ln728_12_fu_1203_p1;
    sc_signal< sc_lv<13> > mul_ln728_12_fu_1203_p2;
    sc_signal< sc_lv<18> > rhs_V_32_fu_1209_p3;
    sc_signal< sc_lv<24> > sext_ln728_28_fu_1217_p1;
    sc_signal< sc_lv<24> > lhs_V_fu_1192_p3;
    sc_signal< sc_lv<9> > sext_ln1118_11_fu_724_p1;
    sc_signal< sc_lv<9> > sext_ln700_fu_705_p1;
    sc_signal< sc_lv<24> > ret_V_30_fu_1221_p2;
    sc_signal< sc_lv<9> > r_V_77_fu_1227_p2;
    sc_signal< sc_lv<24> > rhs_V_33_fu_1237_p3;
    sc_signal< sc_lv<25> > sext_ln703_12_fu_1233_p1;
    sc_signal< sc_lv<25> > sext_ln728_29_fu_1245_p1;
    sc_signal< sc_lv<5> > r_V_55_fu_1255_p0;
    sc_signal< sc_lv<5> > r_V_55_fu_1255_p1;
    sc_signal< sc_lv<10> > r_V_55_fu_1255_p2;
    sc_signal< sc_lv<10> > mul_ln728_13_fu_1263_p0;
    sc_signal< sc_lv<5> > mul_ln728_13_fu_1263_p1;
    sc_signal< sc_lv<13> > mul_ln728_13_fu_1263_p2;
    sc_signal< sc_lv<18> > rhs_V_34_fu_1269_p3;
    sc_signal< sc_lv<25> > sext_ln728_30_fu_1277_p1;
    sc_signal< sc_lv<25> > ret_V_31_fu_1249_p2;
    sc_signal< sc_lv<13> > grp_fu_1545_p3;
    sc_signal< sc_lv<23> > rhs_V_35_fu_1287_p3;
    sc_signal< sc_lv<25> > ret_V_32_fu_1281_p2;
    sc_signal< sc_lv<25> > sext_ln1192_11_fu_1294_p1;
    sc_signal< sc_lv<25> > sub_ln1192_9_fu_1298_p2;
    sc_signal< sc_lv<25> > ret_V_33_fu_1304_p2;
    sc_signal< sc_lv<9> > shl_ln1118_3_fu_1323_p3;
    sc_signal< sc_lv<10> > sext_ln1118_12_fu_1330_p1;
    sc_signal< sc_lv<10> > r_V_63_fu_1334_p2;
    sc_signal< sc_lv<20> > rhs_V_5_fu_1343_p3;
    sc_signal< sc_lv<20> > sext_ln703_4_fu_1340_p1;
    sc_signal< sc_lv<7> > r_V_64_fu_1360_p0;
    sc_signal< sc_lv<5> > r_V_64_fu_1360_p1;
    sc_signal< sc_lv<12> > r_V_64_fu_1360_p2;
    sc_signal< sc_lv<17> > rhs_V_6_fu_1366_p3;
    sc_signal< sc_lv<20> > sext_ln728_6_fu_1374_p1;
    sc_signal< sc_lv<20> > ret_V_6_fu_1351_p2;
    sc_signal< sc_lv<9> > sext_ln1118_15_fu_1391_p1;
    sc_signal< sc_lv<9> > shl_ln1118_7_fu_1384_p3;
    sc_signal< sc_lv<9> > sub_ln728_fu_1394_p2;
    sc_signal< sc_lv<19> > rhs_V_7_fu_1400_p3;
    sc_signal< sc_lv<20> > ret_V_7_fu_1378_p2;
    sc_signal< sc_lv<20> > sext_ln1192_fu_1408_p1;
    sc_signal< sc_lv<20> > sub_ln1192_fu_1412_p2;
    sc_signal< sc_lv<20> > ret_V_8_fu_1418_p2;
    sc_signal< sc_lv<25> > sext_ln1192_1_fu_1435_p1;
    sc_signal< sc_lv<25> > rhs_V_15_fu_1438_p3;
    sc_signal< sc_lv<25> > sub_ln1192_2_fu_1445_p2;
    sc_signal< sc_lv<25> > ret_V_15_fu_1451_p2;
    sc_signal< sc_lv<18> > grp_fu_1468_p2;
    sc_signal< sc_lv<20> > grp_fu_1477_p2;
    sc_signal< sc_lv<5> > grp_fu_1485_p2;
    sc_signal< sc_lv<12> > sext_ln1118_33_fu_571_p1;
    sc_signal< sc_lv<5> > grp_fu_1493_p2;
    sc_signal< sc_lv<8> > grp_fu_1518_p0;
    sc_signal< sc_lv<8> > grp_fu_1527_p0;
    sc_signal< sc_lv<5> > grp_fu_1527_p1;
    sc_signal< sc_lv<5> > grp_fu_1527_p2;
    sc_signal< sc_lv<8> > grp_fu_1536_p0;
    sc_signal< sc_lv<5> > grp_fu_1536_p2;
    sc_signal< sc_lv<8> > grp_fu_1545_p0;
    sc_signal< sc_lv<5> > grp_fu_1545_p2;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to2;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<80> ap_const_lv80_0;
    static const sc_lv<32> ap_const_lv32_4B;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_46;
    static const sc_lv<32> ap_const_lv32_4A;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<10> ap_const_lv10_B;
    static const sc_lv<20> ap_const_lv20_B0000;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<20> ap_const_lv20_88000;
    static const sc_lv<25> ap_const_lv25_1300000;
    static const sc_lv<20> ap_const_lv20_50000;
    static const sc_lv<25> ap_const_lv25_600000;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1192_1_fu_1029_p2();
    void thread_add_ln1192_fu_924_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to2();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_grp_fu_1468_p2();
    void thread_grp_fu_1477_p2();
    void thread_grp_fu_1485_p2();
    void thread_grp_fu_1493_p2();
    void thread_grp_fu_1518_p0();
    void thread_grp_fu_1527_p0();
    void thread_grp_fu_1527_p1();
    void thread_grp_fu_1527_p2();
    void thread_grp_fu_1536_p0();
    void thread_grp_fu_1536_p2();
    void thread_grp_fu_1545_p0();
    void thread_grp_fu_1545_p2();
    void thread_lhs_V_fu_1192_p3();
    void thread_mul_ln1118_fu_311_p0();
    void thread_mul_ln1118_fu_311_p1();
    void thread_mul_ln1118_fu_311_p2();
    void thread_mul_ln1192_1_fu_331_p0();
    void thread_mul_ln1192_1_fu_331_p1();
    void thread_mul_ln1192_1_fu_331_p2();
    void thread_mul_ln728_10_fu_942_p0();
    void thread_mul_ln728_10_fu_942_p1();
    void thread_mul_ln728_10_fu_942_p2();
    void thread_mul_ln728_11_fu_1054_p0();
    void thread_mul_ln728_11_fu_1054_p1();
    void thread_mul_ln728_11_fu_1054_p2();
    void thread_mul_ln728_12_fu_1203_p0();
    void thread_mul_ln728_12_fu_1203_p1();
    void thread_mul_ln728_12_fu_1203_p2();
    void thread_mul_ln728_13_fu_1263_p0();
    void thread_mul_ln728_13_fu_1263_p1();
    void thread_mul_ln728_13_fu_1263_p2();
    void thread_mul_ln728_1_fu_450_p0();
    void thread_mul_ln728_1_fu_450_p1();
    void thread_mul_ln728_1_fu_450_p2();
    void thread_mul_ln728_2_fu_495_p0();
    void thread_mul_ln728_2_fu_495_p1();
    void thread_mul_ln728_2_fu_495_p2();
    void thread_mul_ln728_3_fu_753_p0();
    void thread_mul_ln728_3_fu_753_p1();
    void thread_mul_ln728_3_fu_753_p2();
    void thread_mul_ln728_4_fu_779_p0();
    void thread_mul_ln728_4_fu_779_p1();
    void thread_mul_ln728_4_fu_779_p2();
    void thread_mul_ln728_5_fu_806_p0();
    void thread_mul_ln728_5_fu_806_p1();
    void thread_mul_ln728_5_fu_806_p2();
    void thread_p_Val2_26_fu_259_p4();
    void thread_r_V_10_fu_405_p0();
    void thread_r_V_10_fu_405_p1();
    void thread_r_V_10_fu_405_p2();
    void thread_r_V_20_fu_349_p3();
    void thread_r_V_22_fu_440_p0();
    void thread_r_V_22_fu_440_p1();
    void thread_r_V_22_fu_440_p2();
    void thread_r_V_27_fu_468_p3();
    void thread_r_V_28_fu_479_p0();
    void thread_r_V_28_fu_479_p1();
    void thread_r_V_28_fu_479_p2();
    void thread_r_V_2_fu_413_p3();
    void thread_r_V_39_fu_543_p0();
    void thread_r_V_39_fu_543_p1();
    void thread_r_V_39_fu_543_p2();
    void thread_r_V_43_fu_933_p1();
    void thread_r_V_43_fu_933_p2();
    void thread_r_V_44_fu_537_p1();
    void thread_r_V_47_fu_317_p0();
    void thread_r_V_47_fu_317_p1();
    void thread_r_V_47_fu_317_p2();
    void thread_r_V_48_fu_530_p3();
    void thread_r_V_4_fu_269_p3();
    void thread_r_V_53_fu_684_p0();
    void thread_r_V_53_fu_684_p1();
    void thread_r_V_53_fu_684_p2();
    void thread_r_V_55_fu_1255_p0();
    void thread_r_V_55_fu_1255_p1();
    void thread_r_V_55_fu_1255_p2();
    void thread_r_V_57_fu_213_p0();
    void thread_r_V_57_fu_213_p1();
    void thread_r_V_57_fu_213_p2();
    void thread_r_V_58_fu_235_p0();
    void thread_r_V_58_fu_235_p1();
    void thread_r_V_58_fu_235_p2();
    void thread_r_V_59_fu_360_p2();
    void thread_r_V_60_fu_281_p0();
    void thread_r_V_60_fu_281_p1();
    void thread_r_V_60_fu_281_p2();
    void thread_r_V_63_fu_1334_p2();
    void thread_r_V_64_fu_1360_p0();
    void thread_r_V_64_fu_1360_p1();
    void thread_r_V_64_fu_1360_p2();
    void thread_r_V_65_fu_519_p2();
    void thread_r_V_66_fu_525_p0();
    void thread_r_V_66_fu_525_p1();
    void thread_r_V_66_fu_525_p2();
    void thread_r_V_67_fu_888_p2();
    void thread_r_V_69_fu_966_p0();
    void thread_r_V_69_fu_966_p1();
    void thread_r_V_69_fu_966_p2();
    void thread_r_V_70_fu_1011_p2();
    void thread_r_V_71_fu_584_p0();
    void thread_r_V_71_fu_584_p1();
    void thread_r_V_71_fu_584_p2();
    void thread_r_V_72_fu_625_p0();
    void thread_r_V_72_fu_625_p1();
    void thread_r_V_72_fu_625_p2();
    void thread_r_V_73_fu_649_p0();
    void thread_r_V_73_fu_649_p1();
    void thread_r_V_73_fu_649_p2();
    void thread_r_V_74_fu_717_p3();
    void thread_r_V_75_fu_989_p3();
    void thread_r_V_76_fu_1169_p2();
    void thread_r_V_77_fu_1227_p2();
    void thread_r_V_fu_201_p3();
    void thread_ret_V_10_fu_766_p2();
    void thread_ret_V_11_fu_797_p2();
    void thread_ret_V_12_fu_824_p2();
    void thread_ret_V_13_fu_848_p2();
    void thread_ret_V_14_fu_871_p2();
    void thread_ret_V_15_fu_1451_p2();
    void thread_ret_V_16_fu_1035_p2();
    void thread_ret_V_18_fu_601_p2();
    void thread_ret_V_19_fu_619_p2();
    void thread_ret_V_20_fu_643_p2();
    void thread_ret_V_21_fu_666_p2();
    void thread_ret_V_22_fu_1075_p2();
    void thread_ret_V_23_fu_1092_p2();
    void thread_ret_V_24_fu_1113_p2();
    void thread_ret_V_25_fu_1130_p2();
    void thread_ret_V_26_fu_1153_p2();
    void thread_ret_V_27_fu_672_p2();
    void thread_ret_V_28_fu_678_p2();
    void thread_ret_V_29_fu_1186_p2();
    void thread_ret_V_30_fu_1221_p2();
    void thread_ret_V_31_fu_1249_p2();
    void thread_ret_V_32_fu_1281_p2();
    void thread_ret_V_33_fu_1304_p2();
    void thread_ret_V_3_fu_400_p2();
    void thread_ret_V_5_fu_739_p2();
    void thread_ret_V_6_fu_1351_p2();
    void thread_ret_V_7_fu_1378_p2();
    void thread_ret_V_8_fu_1418_p2();
    void thread_ret_V_9_fu_513_p2();
    void thread_ret_V_fu_253_p2();
    void thread_rhs_V_10_fu_758_p3();
    void thread_rhs_V_11_fu_785_p3();
    void thread_rhs_V_12_fu_812_p3();
    void thread_rhs_V_13_fu_837_p3();
    void thread_rhs_V_14_fu_860_p3();
    void thread_rhs_V_15_fu_1438_p3();
    void thread_rhs_V_17_fu_897_p3();
    void thread_rhs_V_18_fu_913_p3();
    void thread_rhs_V_19_fu_948_p3();
    void thread_rhs_V_1_fu_241_p3();
    void thread_rhs_V_20_fu_971_p3();
    void thread_rhs_V_21_fu_1017_p3();
    void thread_rhs_V_22_fu_593_p3();
    void thread_rhs_V_23_fu_607_p3();
    void thread_rhs_V_24_fu_631_p3();
    void thread_rhs_V_25_fu_654_p3();
    void thread_rhs_V_26_fu_1063_p3();
    void thread_rhs_V_27_fu_1081_p3();
    void thread_rhs_V_28_fu_1102_p3();
    void thread_rhs_V_29_fu_1119_p3();
    void thread_rhs_V_2_fu_369_p3();
    void thread_rhs_V_30_fu_1136_p3();
    void thread_rhs_V_31_fu_1178_p3();
    void thread_rhs_V_32_fu_1209_p3();
    void thread_rhs_V_33_fu_1237_p3();
    void thread_rhs_V_34_fu_1269_p3();
    void thread_rhs_V_35_fu_1287_p3();
    void thread_rhs_V_3_fu_389_p3();
    void thread_rhs_V_4_fu_728_p3();
    void thread_rhs_V_5_fu_1343_p3();
    void thread_rhs_V_6_fu_1366_p3();
    void thread_rhs_V_7_fu_1400_p3();
    void thread_rhs_V_8_fu_456_p3();
    void thread_rhs_V_9_fu_501_p3();
    void thread_rhs_V_fu_219_p3();
    void thread_sext_ln1116_1_fu_227_p1();
    void thread_sext_ln1116_6_fu_475_p1();
    void thread_sext_ln1117_1_fu_187_p1();
    void thread_sext_ln1117_fu_337_p1();
    void thread_sext_ln1118_11_fu_724_p1();
    void thread_sext_ln1118_12_fu_1330_p1();
    void thread_sext_ln1118_15_fu_1391_p1();
    void thread_sext_ln1118_16_fu_287_p1();
    void thread_sext_ln1118_19_fu_430_p1();
    void thread_sext_ln1118_25_fu_772_p1();
    void thread_sext_ln1118_26_fu_803_p1();
    void thread_sext_ln1118_27_fu_830_p1();
    void thread_sext_ln1118_29_fu_884_p1();
    void thread_sext_ln1118_33_fu_571_p1();
    void thread_sext_ln1118_37_fu_996_p1();
    void thread_sext_ln1118_38_fu_1007_p1();
    void thread_sext_ln1118_4_fu_231_p1();
    void thread_sext_ln1118_5_fu_699_p1();
    void thread_sext_ln1118_6_fu_346_p1();
    void thread_sext_ln1118_7_fu_702_p1();
    void thread_sext_ln1118_8_fu_356_p1();
    void thread_sext_ln1192_10_fu_1143_p1();
    void thread_sext_ln1192_11_fu_1294_p1();
    void thread_sext_ln1192_1_fu_1435_p1();
    void thread_sext_ln1192_3_fu_904_p1();
    void thread_sext_ln1192_4_fu_920_p1();
    void thread_sext_ln1192_5_fu_956_p1();
    void thread_sext_ln1192_6_fu_979_p1();
    void thread_sext_ln1192_7_fu_1025_p1();
    void thread_sext_ln1192_fu_1408_p1();
    void thread_sext_ln700_fu_705_p1();
    void thread_sext_ln703_10_fu_1098_p1();
    void thread_sext_ln703_11_fu_1175_p1();
    void thread_sext_ln703_12_fu_1233_p1();
    void thread_sext_ln703_4_fu_1340_p1();
    void thread_sext_ln703_5_fu_750_p1();
    void thread_sext_ln703_6_fu_775_p1();
    void thread_sext_ln703_7_fu_833_p1();
    void thread_sext_ln703_8_fu_590_p1();
    void thread_sext_ln703_9_fu_1060_p1();
    void thread_sext_ln703_fu_366_p1();
    void thread_sext_ln728_10_fu_509_p1();
    void thread_sext_ln728_11_fu_793_p1();
    void thread_sext_ln728_12_fu_820_p1();
    void thread_sext_ln728_14_fu_844_p1();
    void thread_sext_ln728_17_fu_867_p1();
    void thread_sext_ln728_18_fu_894_p1();
    void thread_sext_ln728_20_fu_615_p1();
    void thread_sext_ln728_21_fu_639_p1();
    void thread_sext_ln728_22_fu_662_p1();
    void thread_sext_ln728_24_fu_1071_p1();
    void thread_sext_ln728_25_fu_1088_p1();
    void thread_sext_ln728_26_fu_1109_p1();
    void thread_sext_ln728_27_fu_1126_p1();
    void thread_sext_ln728_28_fu_1217_p1();
    void thread_sext_ln728_29_fu_1245_p1();
    void thread_sext_ln728_2_fu_249_p1();
    void thread_sext_ln728_30_fu_1277_p1();
    void thread_sext_ln728_3_fu_396_p1();
    void thread_sext_ln728_5_fu_735_p1();
    void thread_sext_ln728_6_fu_1374_p1();
    void thread_sext_ln728_9_fu_464_p1();
    void thread_sext_ln728_fu_690_p1();
    void thread_shl_ln1118_3_fu_1323_p3();
    void thread_shl_ln1118_5_fu_877_p3();
    void thread_shl_ln1118_6_fu_560_p3();
    void thread_shl_ln1118_7_fu_1384_p3();
    void thread_shl_ln1118_8_fu_1000_p3();
    void thread_sub_ln1192_2_fu_1445_p2();
    void thread_sub_ln1192_4_fu_908_p2();
    void thread_sub_ln1192_5_fu_960_p2();
    void thread_sub_ln1192_6_fu_983_p2();
    void thread_sub_ln1192_8_fu_1147_p2();
    void thread_sub_ln1192_9_fu_1298_p2();
    void thread_sub_ln1192_fu_1412_p2();
    void thread_sub_ln728_fu_1394_p2();
    void thread_tmp_1_fu_177_p4();
    void thread_tmp_2_fu_191_p4();
    void thread_trunc_ln1117_fu_173_p1();
    void thread_x_V_ap_vld_in_sig();
    void thread_x_V_blk_n();
    void thread_x_V_in_sig();
    void thread_y_0_V();
    void thread_y_0_V_ap_vld();
    void thread_y_1_V();
    void thread_y_1_V_ap_vld();
    void thread_y_2_V();
    void thread_y_2_V_ap_vld();
    void thread_y_3_V();
    void thread_y_3_V_ap_vld();
    void thread_y_4_V();
    void thread_y_4_V_ap_vld();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
