// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module cnn_accelerator_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        pool_stream_din,
        pool_stream_num_data_valid,
        pool_stream_fifo_cap,
        pool_stream_full_n,
        pool_stream_write,
        image_r_address0,
        image_r_ce0,
        image_r_q0,
        image_r_address1,
        image_r_ce1,
        image_r_q1,
        image_r_address2,
        image_r_ce2,
        image_r_q2,
        image_r_address3,
        image_r_ce3,
        image_r_q3,
        image_r_address4,
        image_r_ce4,
        image_r_q4,
        image_r_address5,
        image_r_ce5,
        image_r_q5,
        image_r_address6,
        image_r_ce6,
        image_r_q6,
        image_r_address7,
        image_r_ce7,
        image_r_q7,
        image_r_address8,
        image_r_ce8,
        image_r_q8,
        image_r_address9,
        image_r_ce9,
        image_r_q9,
        image_r_address10,
        image_r_ce10,
        image_r_q10,
        image_r_address11,
        image_r_ce11,
        image_r_q11,
        image_r_address12,
        image_r_ce12,
        image_r_q12,
        image_r_address13,
        image_r_ce13,
        image_r_q13,
        image_r_address14,
        image_r_ce14,
        image_r_q14,
        image_r_address15,
        image_r_ce15,
        image_r_q15,
        image_1_address0,
        image_1_ce0,
        image_1_q0,
        image_1_address1,
        image_1_ce1,
        image_1_q1,
        image_1_address2,
        image_1_ce2,
        image_1_q2,
        image_1_address3,
        image_1_ce3,
        image_1_q3,
        image_1_address4,
        image_1_ce4,
        image_1_q4,
        image_1_address5,
        image_1_ce5,
        image_1_q5,
        image_1_address6,
        image_1_ce6,
        image_1_q6,
        image_1_address7,
        image_1_ce7,
        image_1_q7,
        image_1_address8,
        image_1_ce8,
        image_1_q8,
        image_1_address9,
        image_1_ce9,
        image_1_q9,
        image_1_address10,
        image_1_ce10,
        image_1_q10,
        image_1_address11,
        image_1_ce11,
        image_1_q11,
        image_1_address12,
        image_1_ce12,
        image_1_q12,
        image_1_address13,
        image_1_ce13,
        image_1_q13,
        image_1_address14,
        image_1_ce14,
        image_1_q14,
        image_1_address15,
        image_1_ce15,
        image_1_q15,
        image_2_address0,
        image_2_ce0,
        image_2_q0,
        image_2_address1,
        image_2_ce1,
        image_2_q1,
        image_2_address2,
        image_2_ce2,
        image_2_q2,
        image_2_address3,
        image_2_ce3,
        image_2_q3,
        image_2_address4,
        image_2_ce4,
        image_2_q4,
        image_2_address5,
        image_2_ce5,
        image_2_q5,
        image_2_address6,
        image_2_ce6,
        image_2_q6,
        image_2_address7,
        image_2_ce7,
        image_2_q7,
        image_2_address8,
        image_2_ce8,
        image_2_q8,
        image_2_address9,
        image_2_ce9,
        image_2_q9,
        image_2_address10,
        image_2_ce10,
        image_2_q10,
        image_2_address11,
        image_2_ce11,
        image_2_q11,
        image_2_address12,
        image_2_ce12,
        image_2_q12,
        image_2_address13,
        image_2_ce13,
        image_2_q13,
        image_2_address14,
        image_2_ce14,
        image_2_q14,
        image_2_address15,
        image_2_ce15,
        image_2_q15,
        image_3_address0,
        image_3_ce0,
        image_3_q0,
        image_3_address1,
        image_3_ce1,
        image_3_q1,
        image_3_address2,
        image_3_ce2,
        image_3_q2,
        image_3_address3,
        image_3_ce3,
        image_3_q3,
        image_3_address4,
        image_3_ce4,
        image_3_q4,
        image_3_address5,
        image_3_ce5,
        image_3_q5,
        image_3_address6,
        image_3_ce6,
        image_3_q6,
        image_3_address7,
        image_3_ce7,
        image_3_q7,
        image_3_address8,
        image_3_ce8,
        image_3_q8,
        image_3_address9,
        image_3_ce9,
        image_3_q9,
        image_3_address10,
        image_3_ce10,
        image_3_q10,
        image_3_address11,
        image_3_ce11,
        image_3_q11,
        image_3_address12,
        image_3_ce12,
        image_3_q12,
        image_3_address13,
        image_3_ce13,
        image_3_q13,
        image_3_address14,
        image_3_ce14,
        image_3_q14,
        image_3_address15,
        image_3_ce15,
        image_3_q15,
        image_4_address0,
        image_4_ce0,
        image_4_q0,
        image_4_address1,
        image_4_ce1,
        image_4_q1,
        image_4_address2,
        image_4_ce2,
        image_4_q2,
        image_4_address3,
        image_4_ce3,
        image_4_q3,
        image_4_address4,
        image_4_ce4,
        image_4_q4,
        image_4_address5,
        image_4_ce5,
        image_4_q5,
        image_4_address6,
        image_4_ce6,
        image_4_q6,
        image_4_address7,
        image_4_ce7,
        image_4_q7,
        image_4_address8,
        image_4_ce8,
        image_4_q8,
        image_4_address9,
        image_4_ce9,
        image_4_q9,
        image_4_address10,
        image_4_ce10,
        image_4_q10,
        image_4_address11,
        image_4_ce11,
        image_4_q11,
        image_4_address12,
        image_4_ce12,
        image_4_q12,
        image_4_address13,
        image_4_ce13,
        image_4_q13,
        image_4_address14,
        image_4_ce14,
        image_4_q14,
        image_4_address15,
        image_4_ce15,
        image_4_q15,
        image_5_address0,
        image_5_ce0,
        image_5_q0,
        image_5_address1,
        image_5_ce1,
        image_5_q1,
        image_5_address2,
        image_5_ce2,
        image_5_q2,
        image_5_address3,
        image_5_ce3,
        image_5_q3,
        image_5_address4,
        image_5_ce4,
        image_5_q4,
        image_5_address5,
        image_5_ce5,
        image_5_q5,
        image_5_address6,
        image_5_ce6,
        image_5_q6,
        image_5_address7,
        image_5_ce7,
        image_5_q7,
        image_5_address8,
        image_5_ce8,
        image_5_q8,
        image_5_address9,
        image_5_ce9,
        image_5_q9,
        image_5_address10,
        image_5_ce10,
        image_5_q10,
        image_5_address11,
        image_5_ce11,
        image_5_q11,
        image_5_address12,
        image_5_ce12,
        image_5_q12,
        image_5_address13,
        image_5_ce13,
        image_5_q13,
        image_5_address14,
        image_5_ce14,
        image_5_q14,
        image_5_address15,
        image_5_ce15,
        image_5_q15,
        image_6_address0,
        image_6_ce0,
        image_6_q0,
        image_6_address1,
        image_6_ce1,
        image_6_q1,
        image_6_address2,
        image_6_ce2,
        image_6_q2,
        image_6_address3,
        image_6_ce3,
        image_6_q3,
        image_6_address4,
        image_6_ce4,
        image_6_q4,
        image_6_address5,
        image_6_ce5,
        image_6_q5,
        image_6_address6,
        image_6_ce6,
        image_6_q6,
        image_6_address7,
        image_6_ce7,
        image_6_q7,
        image_6_address8,
        image_6_ce8,
        image_6_q8,
        image_6_address9,
        image_6_ce9,
        image_6_q9,
        image_6_address10,
        image_6_ce10,
        image_6_q10,
        image_6_address11,
        image_6_ce11,
        image_6_q11,
        image_6_address12,
        image_6_ce12,
        image_6_q12,
        image_6_address13,
        image_6_ce13,
        image_6_q13,
        image_6_address14,
        image_6_ce14,
        image_6_q14,
        image_6_address15,
        image_6_ce15,
        image_6_q15,
        image_7_address0,
        image_7_ce0,
        image_7_q0,
        image_7_address1,
        image_7_ce1,
        image_7_q1,
        image_7_address2,
        image_7_ce2,
        image_7_q2,
        image_7_address3,
        image_7_ce3,
        image_7_q3,
        image_7_address4,
        image_7_ce4,
        image_7_q4,
        image_7_address5,
        image_7_ce5,
        image_7_q5,
        image_7_address6,
        image_7_ce6,
        image_7_q6,
        image_7_address7,
        image_7_ce7,
        image_7_q7,
        image_7_address8,
        image_7_ce8,
        image_7_q8,
        image_7_address9,
        image_7_ce9,
        image_7_q9,
        image_7_address10,
        image_7_ce10,
        image_7_q10,
        image_7_address11,
        image_7_ce11,
        image_7_q11,
        image_7_address12,
        image_7_ce12,
        image_7_q12,
        image_7_address13,
        image_7_ce13,
        image_7_q13,
        image_7_address14,
        image_7_ce14,
        image_7_q14,
        image_7_address15,
        image_7_ce15,
        image_7_q15,
        image_8_address0,
        image_8_ce0,
        image_8_q0,
        image_8_address1,
        image_8_ce1,
        image_8_q1,
        image_8_address2,
        image_8_ce2,
        image_8_q2,
        image_8_address3,
        image_8_ce3,
        image_8_q3,
        image_8_address4,
        image_8_ce4,
        image_8_q4,
        image_8_address5,
        image_8_ce5,
        image_8_q5,
        image_8_address6,
        image_8_ce6,
        image_8_q6,
        image_8_address7,
        image_8_ce7,
        image_8_q7,
        image_8_address8,
        image_8_ce8,
        image_8_q8,
        image_8_address9,
        image_8_ce9,
        image_8_q9,
        image_8_address10,
        image_8_ce10,
        image_8_q10,
        image_8_address11,
        image_8_ce11,
        image_8_q11,
        image_8_address12,
        image_8_ce12,
        image_8_q12,
        image_8_address13,
        image_8_ce13,
        image_8_q13,
        image_8_address14,
        image_8_ce14,
        image_8_q14,
        image_8_address15,
        image_8_ce15,
        image_8_q15
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] pool_stream_din;
input  [2:0] pool_stream_num_data_valid;
input  [2:0] pool_stream_fifo_cap;
input   pool_stream_full_n;
output   pool_stream_write;
output  [6:0] image_r_address0;
output   image_r_ce0;
input  [31:0] image_r_q0;
output  [6:0] image_r_address1;
output   image_r_ce1;
input  [31:0] image_r_q1;
output  [6:0] image_r_address2;
output   image_r_ce2;
input  [31:0] image_r_q2;
output  [6:0] image_r_address3;
output   image_r_ce3;
input  [31:0] image_r_q3;
output  [6:0] image_r_address4;
output   image_r_ce4;
input  [31:0] image_r_q4;
output  [6:0] image_r_address5;
output   image_r_ce5;
input  [31:0] image_r_q5;
output  [6:0] image_r_address6;
output   image_r_ce6;
input  [31:0] image_r_q6;
output  [6:0] image_r_address7;
output   image_r_ce7;
input  [31:0] image_r_q7;
output  [6:0] image_r_address8;
output   image_r_ce8;
input  [31:0] image_r_q8;
output  [6:0] image_r_address9;
output   image_r_ce9;
input  [31:0] image_r_q9;
output  [6:0] image_r_address10;
output   image_r_ce10;
input  [31:0] image_r_q10;
output  [6:0] image_r_address11;
output   image_r_ce11;
input  [31:0] image_r_q11;
output  [6:0] image_r_address12;
output   image_r_ce12;
input  [31:0] image_r_q12;
output  [6:0] image_r_address13;
output   image_r_ce13;
input  [31:0] image_r_q13;
output  [6:0] image_r_address14;
output   image_r_ce14;
input  [31:0] image_r_q14;
output  [6:0] image_r_address15;
output   image_r_ce15;
input  [31:0] image_r_q15;
output  [6:0] image_1_address0;
output   image_1_ce0;
input  [31:0] image_1_q0;
output  [6:0] image_1_address1;
output   image_1_ce1;
input  [31:0] image_1_q1;
output  [6:0] image_1_address2;
output   image_1_ce2;
input  [31:0] image_1_q2;
output  [6:0] image_1_address3;
output   image_1_ce3;
input  [31:0] image_1_q3;
output  [6:0] image_1_address4;
output   image_1_ce4;
input  [31:0] image_1_q4;
output  [6:0] image_1_address5;
output   image_1_ce5;
input  [31:0] image_1_q5;
output  [6:0] image_1_address6;
output   image_1_ce6;
input  [31:0] image_1_q6;
output  [6:0] image_1_address7;
output   image_1_ce7;
input  [31:0] image_1_q7;
output  [6:0] image_1_address8;
output   image_1_ce8;
input  [31:0] image_1_q8;
output  [6:0] image_1_address9;
output   image_1_ce9;
input  [31:0] image_1_q9;
output  [6:0] image_1_address10;
output   image_1_ce10;
input  [31:0] image_1_q10;
output  [6:0] image_1_address11;
output   image_1_ce11;
input  [31:0] image_1_q11;
output  [6:0] image_1_address12;
output   image_1_ce12;
input  [31:0] image_1_q12;
output  [6:0] image_1_address13;
output   image_1_ce13;
input  [31:0] image_1_q13;
output  [6:0] image_1_address14;
output   image_1_ce14;
input  [31:0] image_1_q14;
output  [6:0] image_1_address15;
output   image_1_ce15;
input  [31:0] image_1_q15;
output  [6:0] image_2_address0;
output   image_2_ce0;
input  [31:0] image_2_q0;
output  [6:0] image_2_address1;
output   image_2_ce1;
input  [31:0] image_2_q1;
output  [6:0] image_2_address2;
output   image_2_ce2;
input  [31:0] image_2_q2;
output  [6:0] image_2_address3;
output   image_2_ce3;
input  [31:0] image_2_q3;
output  [6:0] image_2_address4;
output   image_2_ce4;
input  [31:0] image_2_q4;
output  [6:0] image_2_address5;
output   image_2_ce5;
input  [31:0] image_2_q5;
output  [6:0] image_2_address6;
output   image_2_ce6;
input  [31:0] image_2_q6;
output  [6:0] image_2_address7;
output   image_2_ce7;
input  [31:0] image_2_q7;
output  [6:0] image_2_address8;
output   image_2_ce8;
input  [31:0] image_2_q8;
output  [6:0] image_2_address9;
output   image_2_ce9;
input  [31:0] image_2_q9;
output  [6:0] image_2_address10;
output   image_2_ce10;
input  [31:0] image_2_q10;
output  [6:0] image_2_address11;
output   image_2_ce11;
input  [31:0] image_2_q11;
output  [6:0] image_2_address12;
output   image_2_ce12;
input  [31:0] image_2_q12;
output  [6:0] image_2_address13;
output   image_2_ce13;
input  [31:0] image_2_q13;
output  [6:0] image_2_address14;
output   image_2_ce14;
input  [31:0] image_2_q14;
output  [6:0] image_2_address15;
output   image_2_ce15;
input  [31:0] image_2_q15;
output  [6:0] image_3_address0;
output   image_3_ce0;
input  [31:0] image_3_q0;
output  [6:0] image_3_address1;
output   image_3_ce1;
input  [31:0] image_3_q1;
output  [6:0] image_3_address2;
output   image_3_ce2;
input  [31:0] image_3_q2;
output  [6:0] image_3_address3;
output   image_3_ce3;
input  [31:0] image_3_q3;
output  [6:0] image_3_address4;
output   image_3_ce4;
input  [31:0] image_3_q4;
output  [6:0] image_3_address5;
output   image_3_ce5;
input  [31:0] image_3_q5;
output  [6:0] image_3_address6;
output   image_3_ce6;
input  [31:0] image_3_q6;
output  [6:0] image_3_address7;
output   image_3_ce7;
input  [31:0] image_3_q7;
output  [6:0] image_3_address8;
output   image_3_ce8;
input  [31:0] image_3_q8;
output  [6:0] image_3_address9;
output   image_3_ce9;
input  [31:0] image_3_q9;
output  [6:0] image_3_address10;
output   image_3_ce10;
input  [31:0] image_3_q10;
output  [6:0] image_3_address11;
output   image_3_ce11;
input  [31:0] image_3_q11;
output  [6:0] image_3_address12;
output   image_3_ce12;
input  [31:0] image_3_q12;
output  [6:0] image_3_address13;
output   image_3_ce13;
input  [31:0] image_3_q13;
output  [6:0] image_3_address14;
output   image_3_ce14;
input  [31:0] image_3_q14;
output  [6:0] image_3_address15;
output   image_3_ce15;
input  [31:0] image_3_q15;
output  [6:0] image_4_address0;
output   image_4_ce0;
input  [31:0] image_4_q0;
output  [6:0] image_4_address1;
output   image_4_ce1;
input  [31:0] image_4_q1;
output  [6:0] image_4_address2;
output   image_4_ce2;
input  [31:0] image_4_q2;
output  [6:0] image_4_address3;
output   image_4_ce3;
input  [31:0] image_4_q3;
output  [6:0] image_4_address4;
output   image_4_ce4;
input  [31:0] image_4_q4;
output  [6:0] image_4_address5;
output   image_4_ce5;
input  [31:0] image_4_q5;
output  [6:0] image_4_address6;
output   image_4_ce6;
input  [31:0] image_4_q6;
output  [6:0] image_4_address7;
output   image_4_ce7;
input  [31:0] image_4_q7;
output  [6:0] image_4_address8;
output   image_4_ce8;
input  [31:0] image_4_q8;
output  [6:0] image_4_address9;
output   image_4_ce9;
input  [31:0] image_4_q9;
output  [6:0] image_4_address10;
output   image_4_ce10;
input  [31:0] image_4_q10;
output  [6:0] image_4_address11;
output   image_4_ce11;
input  [31:0] image_4_q11;
output  [6:0] image_4_address12;
output   image_4_ce12;
input  [31:0] image_4_q12;
output  [6:0] image_4_address13;
output   image_4_ce13;
input  [31:0] image_4_q13;
output  [6:0] image_4_address14;
output   image_4_ce14;
input  [31:0] image_4_q14;
output  [6:0] image_4_address15;
output   image_4_ce15;
input  [31:0] image_4_q15;
output  [6:0] image_5_address0;
output   image_5_ce0;
input  [31:0] image_5_q0;
output  [6:0] image_5_address1;
output   image_5_ce1;
input  [31:0] image_5_q1;
output  [6:0] image_5_address2;
output   image_5_ce2;
input  [31:0] image_5_q2;
output  [6:0] image_5_address3;
output   image_5_ce3;
input  [31:0] image_5_q3;
output  [6:0] image_5_address4;
output   image_5_ce4;
input  [31:0] image_5_q4;
output  [6:0] image_5_address5;
output   image_5_ce5;
input  [31:0] image_5_q5;
output  [6:0] image_5_address6;
output   image_5_ce6;
input  [31:0] image_5_q6;
output  [6:0] image_5_address7;
output   image_5_ce7;
input  [31:0] image_5_q7;
output  [6:0] image_5_address8;
output   image_5_ce8;
input  [31:0] image_5_q8;
output  [6:0] image_5_address9;
output   image_5_ce9;
input  [31:0] image_5_q9;
output  [6:0] image_5_address10;
output   image_5_ce10;
input  [31:0] image_5_q10;
output  [6:0] image_5_address11;
output   image_5_ce11;
input  [31:0] image_5_q11;
output  [6:0] image_5_address12;
output   image_5_ce12;
input  [31:0] image_5_q12;
output  [6:0] image_5_address13;
output   image_5_ce13;
input  [31:0] image_5_q13;
output  [6:0] image_5_address14;
output   image_5_ce14;
input  [31:0] image_5_q14;
output  [6:0] image_5_address15;
output   image_5_ce15;
input  [31:0] image_5_q15;
output  [6:0] image_6_address0;
output   image_6_ce0;
input  [31:0] image_6_q0;
output  [6:0] image_6_address1;
output   image_6_ce1;
input  [31:0] image_6_q1;
output  [6:0] image_6_address2;
output   image_6_ce2;
input  [31:0] image_6_q2;
output  [6:0] image_6_address3;
output   image_6_ce3;
input  [31:0] image_6_q3;
output  [6:0] image_6_address4;
output   image_6_ce4;
input  [31:0] image_6_q4;
output  [6:0] image_6_address5;
output   image_6_ce5;
input  [31:0] image_6_q5;
output  [6:0] image_6_address6;
output   image_6_ce6;
input  [31:0] image_6_q6;
output  [6:0] image_6_address7;
output   image_6_ce7;
input  [31:0] image_6_q7;
output  [6:0] image_6_address8;
output   image_6_ce8;
input  [31:0] image_6_q8;
output  [6:0] image_6_address9;
output   image_6_ce9;
input  [31:0] image_6_q9;
output  [6:0] image_6_address10;
output   image_6_ce10;
input  [31:0] image_6_q10;
output  [6:0] image_6_address11;
output   image_6_ce11;
input  [31:0] image_6_q11;
output  [6:0] image_6_address12;
output   image_6_ce12;
input  [31:0] image_6_q12;
output  [6:0] image_6_address13;
output   image_6_ce13;
input  [31:0] image_6_q13;
output  [6:0] image_6_address14;
output   image_6_ce14;
input  [31:0] image_6_q14;
output  [6:0] image_6_address15;
output   image_6_ce15;
input  [31:0] image_6_q15;
output  [6:0] image_7_address0;
output   image_7_ce0;
input  [31:0] image_7_q0;
output  [6:0] image_7_address1;
output   image_7_ce1;
input  [31:0] image_7_q1;
output  [6:0] image_7_address2;
output   image_7_ce2;
input  [31:0] image_7_q2;
output  [6:0] image_7_address3;
output   image_7_ce3;
input  [31:0] image_7_q3;
output  [6:0] image_7_address4;
output   image_7_ce4;
input  [31:0] image_7_q4;
output  [6:0] image_7_address5;
output   image_7_ce5;
input  [31:0] image_7_q5;
output  [6:0] image_7_address6;
output   image_7_ce6;
input  [31:0] image_7_q6;
output  [6:0] image_7_address7;
output   image_7_ce7;
input  [31:0] image_7_q7;
output  [6:0] image_7_address8;
output   image_7_ce8;
input  [31:0] image_7_q8;
output  [6:0] image_7_address9;
output   image_7_ce9;
input  [31:0] image_7_q9;
output  [6:0] image_7_address10;
output   image_7_ce10;
input  [31:0] image_7_q10;
output  [6:0] image_7_address11;
output   image_7_ce11;
input  [31:0] image_7_q11;
output  [6:0] image_7_address12;
output   image_7_ce12;
input  [31:0] image_7_q12;
output  [6:0] image_7_address13;
output   image_7_ce13;
input  [31:0] image_7_q13;
output  [6:0] image_7_address14;
output   image_7_ce14;
input  [31:0] image_7_q14;
output  [6:0] image_7_address15;
output   image_7_ce15;
input  [31:0] image_7_q15;
output  [6:0] image_8_address0;
output   image_8_ce0;
input  [31:0] image_8_q0;
output  [6:0] image_8_address1;
output   image_8_ce1;
input  [31:0] image_8_q1;
output  [6:0] image_8_address2;
output   image_8_ce2;
input  [31:0] image_8_q2;
output  [6:0] image_8_address3;
output   image_8_ce3;
input  [31:0] image_8_q3;
output  [6:0] image_8_address4;
output   image_8_ce4;
input  [31:0] image_8_q4;
output  [6:0] image_8_address5;
output   image_8_ce5;
input  [31:0] image_8_q5;
output  [6:0] image_8_address6;
output   image_8_ce6;
input  [31:0] image_8_q6;
output  [6:0] image_8_address7;
output   image_8_ce7;
input  [31:0] image_8_q7;
output  [6:0] image_8_address8;
output   image_8_ce8;
input  [31:0] image_8_q8;
output  [6:0] image_8_address9;
output   image_8_ce9;
input  [31:0] image_8_q9;
output  [6:0] image_8_address10;
output   image_8_ce10;
input  [31:0] image_8_q10;
output  [6:0] image_8_address11;
output   image_8_ce11;
input  [31:0] image_8_q11;
output  [6:0] image_8_address12;
output   image_8_ce12;
input  [31:0] image_8_q12;
output  [6:0] image_8_address13;
output   image_8_ce13;
input  [31:0] image_8_q13;
output  [6:0] image_8_address14;
output   image_8_ce14;
input  [31:0] image_8_q14;
output  [6:0] image_8_address15;
output   image_8_ce15;
input  [31:0] image_8_q15;

reg ap_idle;
reg pool_stream_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_idle_pp0;
wire    ap_block_state54_pp0_stage0_iter53;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln34_fu_2169_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    pool_stream_blk_n;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage0_11001;
wire   [3:0] select_ln35_fu_2234_p3;
wire   [3:0] select_ln35_1_fu_2242_p3;
reg   [1:0] p_cast_reg_4676;
reg   [1:0] p_cast_reg_4676_pp0_iter1_reg;
reg   [1:0] p_cast_reg_4676_pp0_iter2_reg;
reg   [1:0] p_cast_reg_4676_pp0_iter3_reg;
reg   [1:0] p_cast_reg_4676_pp0_iter4_reg;
reg   [1:0] p_cast_reg_4676_pp0_iter5_reg;
reg   [1:0] p_cast_reg_4676_pp0_iter6_reg;
reg   [1:0] p_cast_reg_4676_pp0_iter7_reg;
reg   [1:0] p_cast_reg_4676_pp0_iter8_reg;
wire   [4:0] empty_24_fu_2298_p2;
reg   [1:0] p_cast3_reg_4698;
reg   [1:0] p_cast3_reg_4698_pp0_iter1_reg;
reg   [1:0] p_cast3_reg_4698_pp0_iter2_reg;
reg   [1:0] p_cast3_reg_4698_pp0_iter3_reg;
reg   [1:0] p_cast3_reg_4698_pp0_iter4_reg;
reg   [1:0] p_cast3_reg_4698_pp0_iter5_reg;
reg   [1:0] p_cast3_reg_4698_pp0_iter6_reg;
reg   [1:0] p_cast3_reg_4698_pp0_iter7_reg;
reg   [1:0] p_cast3_reg_4698_pp0_iter8_reg;
wire   [4:0] empty_26_fu_2330_p2;
reg   [1:0] trunc_ln2_reg_4711;
reg   [1:0] trunc_ln2_reg_4711_pp0_iter1_reg;
reg   [1:0] trunc_ln2_reg_4711_pp0_iter2_reg;
reg   [1:0] trunc_ln2_reg_4711_pp0_iter3_reg;
reg   [1:0] trunc_ln2_reg_4711_pp0_iter4_reg;
reg   [1:0] trunc_ln2_reg_4711_pp0_iter5_reg;
reg   [1:0] trunc_ln2_reg_4711_pp0_iter6_reg;
reg   [1:0] trunc_ln2_reg_4711_pp0_iter7_reg;
reg   [1:0] trunc_ln2_reg_4711_pp0_iter8_reg;
reg   [1:0] trunc_ln3_reg_4719;
reg   [1:0] trunc_ln3_reg_4719_pp0_iter1_reg;
reg   [1:0] trunc_ln3_reg_4719_pp0_iter2_reg;
reg   [1:0] trunc_ln3_reg_4719_pp0_iter3_reg;
reg   [1:0] trunc_ln3_reg_4719_pp0_iter4_reg;
reg   [1:0] trunc_ln3_reg_4719_pp0_iter5_reg;
reg   [1:0] trunc_ln3_reg_4719_pp0_iter6_reg;
reg   [1:0] trunc_ln3_reg_4719_pp0_iter7_reg;
reg   [1:0] trunc_ln3_reg_4719_pp0_iter8_reg;
wire   [4:0] add_ln51_fu_2410_p2;
reg   [1:0] trunc_ln51_1_reg_4757;
reg   [1:0] trunc_ln51_1_reg_4757_pp0_iter1_reg;
reg   [1:0] trunc_ln51_1_reg_4757_pp0_iter2_reg;
reg   [1:0] trunc_ln51_1_reg_4757_pp0_iter3_reg;
reg   [1:0] trunc_ln51_1_reg_4757_pp0_iter4_reg;
reg   [1:0] trunc_ln51_1_reg_4757_pp0_iter5_reg;
reg   [1:0] trunc_ln51_1_reg_4757_pp0_iter6_reg;
reg   [1:0] trunc_ln51_1_reg_4757_pp0_iter7_reg;
reg   [1:0] trunc_ln51_1_reg_4757_pp0_iter8_reg;
wire   [4:0] add_ln51_1_fu_2442_p2;
reg   [1:0] trunc_ln51_2_reg_4778;
reg   [1:0] trunc_ln51_2_reg_4778_pp0_iter1_reg;
reg   [1:0] trunc_ln51_2_reg_4778_pp0_iter2_reg;
reg   [1:0] trunc_ln51_2_reg_4778_pp0_iter3_reg;
reg   [1:0] trunc_ln51_2_reg_4778_pp0_iter4_reg;
reg   [1:0] trunc_ln51_2_reg_4778_pp0_iter5_reg;
reg   [1:0] trunc_ln51_2_reg_4778_pp0_iter6_reg;
reg   [1:0] trunc_ln51_2_reg_4778_pp0_iter7_reg;
reg   [1:0] trunc_ln51_2_reg_4778_pp0_iter8_reg;
wire   [6:0] mul_ln51_fu_2538_p2;
reg   [6:0] mul_ln51_reg_4794;
wire   [6:0] zext_ln51_3_fu_2550_p1;
reg   [6:0] zext_ln51_3_reg_4801;
wire   [31:0] tmp_3_fu_2774_p9;
reg   [31:0] tmp_3_reg_4988;
wire   [31:0] tmp_7_fu_3087_p9;
reg   [31:0] tmp_7_reg_5533;
wire   [31:0] tmp_10_fu_3163_p9;
reg   [31:0] tmp_10_reg_5538;
reg   [31:0] tmp_10_reg_5538_pp0_iter10_reg;
reg   [31:0] tmp_10_reg_5538_pp0_iter11_reg;
reg   [31:0] tmp_10_reg_5538_pp0_iter12_reg;
reg   [31:0] tmp_10_reg_5538_pp0_iter13_reg;
wire   [31:0] tmp_14_fu_3239_p9;
reg   [31:0] tmp_14_reg_5543;
wire   [31:0] tmp_18_fu_3315_p9;
reg   [31:0] tmp_18_reg_5548;
wire   [31:0] tmp_22_fu_3391_p9;
reg   [31:0] tmp_22_reg_5553;
reg   [31:0] tmp_22_reg_5553_pp0_iter10_reg;
reg   [31:0] tmp_22_reg_5553_pp0_iter11_reg;
reg   [31:0] tmp_22_reg_5553_pp0_iter12_reg;
reg   [31:0] tmp_22_reg_5553_pp0_iter13_reg;
wire   [31:0] tmp_26_fu_3467_p9;
reg   [31:0] tmp_26_reg_5558;
reg   [31:0] tmp_26_reg_5558_pp0_iter10_reg;
reg   [31:0] tmp_26_reg_5558_pp0_iter11_reg;
reg   [31:0] tmp_26_reg_5558_pp0_iter12_reg;
reg   [31:0] tmp_26_reg_5558_pp0_iter13_reg;
reg   [31:0] tmp_26_reg_5558_pp0_iter14_reg;
reg   [31:0] tmp_26_reg_5558_pp0_iter15_reg;
reg   [31:0] tmp_26_reg_5558_pp0_iter16_reg;
reg   [31:0] tmp_26_reg_5558_pp0_iter17_reg;
reg   [31:0] tmp_26_reg_5558_pp0_iter18_reg;
reg   [31:0] tmp_26_reg_5558_pp0_iter19_reg;
reg   [31:0] tmp_26_reg_5558_pp0_iter20_reg;
reg   [31:0] tmp_26_reg_5558_pp0_iter21_reg;
wire   [31:0] tmp_30_fu_3543_p9;
reg   [31:0] tmp_30_reg_5563;
reg   [31:0] tmp_30_reg_5563_pp0_iter10_reg;
reg   [31:0] tmp_30_reg_5563_pp0_iter11_reg;
reg   [31:0] tmp_30_reg_5563_pp0_iter12_reg;
reg   [31:0] tmp_30_reg_5563_pp0_iter13_reg;
reg   [31:0] tmp_30_reg_5563_pp0_iter14_reg;
reg   [31:0] tmp_30_reg_5563_pp0_iter15_reg;
reg   [31:0] tmp_30_reg_5563_pp0_iter16_reg;
reg   [31:0] tmp_30_reg_5563_pp0_iter17_reg;
reg   [31:0] tmp_30_reg_5563_pp0_iter18_reg;
reg   [31:0] tmp_30_reg_5563_pp0_iter19_reg;
reg   [31:0] tmp_30_reg_5563_pp0_iter20_reg;
reg   [31:0] tmp_30_reg_5563_pp0_iter21_reg;
wire   [31:0] tmp_34_fu_3619_p9;
reg   [31:0] tmp_34_reg_5568;
reg   [31:0] tmp_34_reg_5568_pp0_iter10_reg;
reg   [31:0] tmp_34_reg_5568_pp0_iter11_reg;
reg   [31:0] tmp_34_reg_5568_pp0_iter12_reg;
reg   [31:0] tmp_34_reg_5568_pp0_iter13_reg;
reg   [31:0] tmp_34_reg_5568_pp0_iter14_reg;
reg   [31:0] tmp_34_reg_5568_pp0_iter15_reg;
reg   [31:0] tmp_34_reg_5568_pp0_iter16_reg;
reg   [31:0] tmp_34_reg_5568_pp0_iter17_reg;
reg   [31:0] tmp_34_reg_5568_pp0_iter18_reg;
reg   [31:0] tmp_34_reg_5568_pp0_iter19_reg;
reg   [31:0] tmp_34_reg_5568_pp0_iter20_reg;
reg   [31:0] tmp_34_reg_5568_pp0_iter21_reg;
reg   [31:0] tmp_34_reg_5568_pp0_iter22_reg;
reg   [31:0] tmp_34_reg_5568_pp0_iter23_reg;
reg   [31:0] tmp_34_reg_5568_pp0_iter24_reg;
reg   [31:0] tmp_34_reg_5568_pp0_iter25_reg;
wire   [31:0] tmp_38_fu_3695_p9;
reg   [31:0] tmp_38_reg_5573;
reg   [31:0] tmp_38_reg_5573_pp0_iter10_reg;
reg   [31:0] tmp_38_reg_5573_pp0_iter11_reg;
reg   [31:0] tmp_38_reg_5573_pp0_iter12_reg;
reg   [31:0] tmp_38_reg_5573_pp0_iter13_reg;
reg   [31:0] tmp_38_reg_5573_pp0_iter14_reg;
reg   [31:0] tmp_38_reg_5573_pp0_iter15_reg;
reg   [31:0] tmp_38_reg_5573_pp0_iter16_reg;
reg   [31:0] tmp_38_reg_5573_pp0_iter17_reg;
wire   [31:0] tmp_42_fu_3771_p9;
reg   [31:0] tmp_42_reg_5578;
reg   [31:0] tmp_42_reg_5578_pp0_iter10_reg;
reg   [31:0] tmp_42_reg_5578_pp0_iter11_reg;
reg   [31:0] tmp_42_reg_5578_pp0_iter12_reg;
reg   [31:0] tmp_42_reg_5578_pp0_iter13_reg;
reg   [31:0] tmp_42_reg_5578_pp0_iter14_reg;
reg   [31:0] tmp_42_reg_5578_pp0_iter15_reg;
reg   [31:0] tmp_42_reg_5578_pp0_iter16_reg;
reg   [31:0] tmp_42_reg_5578_pp0_iter17_reg;
wire   [31:0] tmp_46_fu_3847_p9;
reg   [31:0] tmp_46_reg_5583;
reg   [31:0] tmp_46_reg_5583_pp0_iter10_reg;
reg   [31:0] tmp_46_reg_5583_pp0_iter11_reg;
reg   [31:0] tmp_46_reg_5583_pp0_iter12_reg;
reg   [31:0] tmp_46_reg_5583_pp0_iter13_reg;
reg   [31:0] tmp_46_reg_5583_pp0_iter14_reg;
reg   [31:0] tmp_46_reg_5583_pp0_iter15_reg;
reg   [31:0] tmp_46_reg_5583_pp0_iter16_reg;
reg   [31:0] tmp_46_reg_5583_pp0_iter17_reg;
reg   [31:0] tmp_46_reg_5583_pp0_iter18_reg;
reg   [31:0] tmp_46_reg_5583_pp0_iter19_reg;
reg   [31:0] tmp_46_reg_5583_pp0_iter20_reg;
reg   [31:0] tmp_46_reg_5583_pp0_iter21_reg;
reg   [31:0] tmp_46_reg_5583_pp0_iter22_reg;
reg   [31:0] tmp_46_reg_5583_pp0_iter23_reg;
reg   [31:0] tmp_46_reg_5583_pp0_iter24_reg;
reg   [31:0] tmp_46_reg_5583_pp0_iter25_reg;
reg   [31:0] tmp_46_reg_5583_pp0_iter26_reg;
reg   [31:0] tmp_46_reg_5583_pp0_iter27_reg;
reg   [31:0] tmp_46_reg_5583_pp0_iter28_reg;
reg   [31:0] tmp_46_reg_5583_pp0_iter29_reg;
wire   [31:0] tmp_50_fu_3923_p9;
reg   [31:0] tmp_50_reg_5588;
reg   [31:0] tmp_50_reg_5588_pp0_iter10_reg;
reg   [31:0] tmp_50_reg_5588_pp0_iter11_reg;
reg   [31:0] tmp_50_reg_5588_pp0_iter12_reg;
reg   [31:0] tmp_50_reg_5588_pp0_iter13_reg;
reg   [31:0] tmp_50_reg_5588_pp0_iter14_reg;
reg   [31:0] tmp_50_reg_5588_pp0_iter15_reg;
reg   [31:0] tmp_50_reg_5588_pp0_iter16_reg;
reg   [31:0] tmp_50_reg_5588_pp0_iter17_reg;
reg   [31:0] tmp_50_reg_5588_pp0_iter18_reg;
reg   [31:0] tmp_50_reg_5588_pp0_iter19_reg;
reg   [31:0] tmp_50_reg_5588_pp0_iter20_reg;
reg   [31:0] tmp_50_reg_5588_pp0_iter21_reg;
reg   [31:0] tmp_50_reg_5588_pp0_iter22_reg;
reg   [31:0] tmp_50_reg_5588_pp0_iter23_reg;
reg   [31:0] tmp_50_reg_5588_pp0_iter24_reg;
reg   [31:0] tmp_50_reg_5588_pp0_iter25_reg;
reg   [31:0] tmp_50_reg_5588_pp0_iter26_reg;
reg   [31:0] tmp_50_reg_5588_pp0_iter27_reg;
reg   [31:0] tmp_50_reg_5588_pp0_iter28_reg;
reg   [31:0] tmp_50_reg_5588_pp0_iter29_reg;
reg   [31:0] tmp_50_reg_5588_pp0_iter30_reg;
reg   [31:0] tmp_50_reg_5588_pp0_iter31_reg;
reg   [31:0] tmp_50_reg_5588_pp0_iter32_reg;
reg   [31:0] tmp_50_reg_5588_pp0_iter33_reg;
wire   [31:0] tmp_54_fu_3999_p9;
reg   [31:0] tmp_54_reg_5593;
reg   [31:0] tmp_54_reg_5593_pp0_iter10_reg;
reg   [31:0] tmp_54_reg_5593_pp0_iter11_reg;
reg   [31:0] tmp_54_reg_5593_pp0_iter12_reg;
reg   [31:0] tmp_54_reg_5593_pp0_iter13_reg;
reg   [31:0] tmp_54_reg_5593_pp0_iter14_reg;
reg   [31:0] tmp_54_reg_5593_pp0_iter15_reg;
reg   [31:0] tmp_54_reg_5593_pp0_iter16_reg;
reg   [31:0] tmp_54_reg_5593_pp0_iter17_reg;
reg   [31:0] tmp_54_reg_5593_pp0_iter18_reg;
reg   [31:0] tmp_54_reg_5593_pp0_iter19_reg;
reg   [31:0] tmp_54_reg_5593_pp0_iter20_reg;
reg   [31:0] tmp_54_reg_5593_pp0_iter21_reg;
reg   [31:0] tmp_54_reg_5593_pp0_iter22_reg;
reg   [31:0] tmp_54_reg_5593_pp0_iter23_reg;
reg   [31:0] tmp_54_reg_5593_pp0_iter24_reg;
reg   [31:0] tmp_54_reg_5593_pp0_iter25_reg;
reg   [31:0] tmp_54_reg_5593_pp0_iter26_reg;
reg   [31:0] tmp_54_reg_5593_pp0_iter27_reg;
reg   [31:0] tmp_54_reg_5593_pp0_iter28_reg;
reg   [31:0] tmp_54_reg_5593_pp0_iter29_reg;
reg   [31:0] tmp_54_reg_5593_pp0_iter30_reg;
reg   [31:0] tmp_54_reg_5593_pp0_iter31_reg;
reg   [31:0] tmp_54_reg_5593_pp0_iter32_reg;
reg   [31:0] tmp_54_reg_5593_pp0_iter33_reg;
wire   [31:0] tmp_58_fu_4075_p9;
reg   [31:0] tmp_58_reg_5598;
reg   [31:0] tmp_58_reg_5598_pp0_iter10_reg;
reg   [31:0] tmp_58_reg_5598_pp0_iter11_reg;
reg   [31:0] tmp_58_reg_5598_pp0_iter12_reg;
reg   [31:0] tmp_58_reg_5598_pp0_iter13_reg;
reg   [31:0] tmp_58_reg_5598_pp0_iter14_reg;
reg   [31:0] tmp_58_reg_5598_pp0_iter15_reg;
reg   [31:0] tmp_58_reg_5598_pp0_iter16_reg;
reg   [31:0] tmp_58_reg_5598_pp0_iter17_reg;
reg   [31:0] tmp_58_reg_5598_pp0_iter18_reg;
reg   [31:0] tmp_58_reg_5598_pp0_iter19_reg;
reg   [31:0] tmp_58_reg_5598_pp0_iter20_reg;
reg   [31:0] tmp_58_reg_5598_pp0_iter21_reg;
reg   [31:0] tmp_58_reg_5598_pp0_iter22_reg;
reg   [31:0] tmp_58_reg_5598_pp0_iter23_reg;
reg   [31:0] tmp_58_reg_5598_pp0_iter24_reg;
reg   [31:0] tmp_58_reg_5598_pp0_iter25_reg;
reg   [31:0] tmp_58_reg_5598_pp0_iter26_reg;
reg   [31:0] tmp_58_reg_5598_pp0_iter27_reg;
reg   [31:0] tmp_58_reg_5598_pp0_iter28_reg;
reg   [31:0] tmp_58_reg_5598_pp0_iter29_reg;
reg   [31:0] tmp_58_reg_5598_pp0_iter30_reg;
reg   [31:0] tmp_58_reg_5598_pp0_iter31_reg;
reg   [31:0] tmp_58_reg_5598_pp0_iter32_reg;
reg   [31:0] tmp_58_reg_5598_pp0_iter33_reg;
reg   [31:0] tmp_58_reg_5598_pp0_iter34_reg;
reg   [31:0] tmp_58_reg_5598_pp0_iter35_reg;
reg   [31:0] tmp_58_reg_5598_pp0_iter36_reg;
reg   [31:0] tmp_58_reg_5598_pp0_iter37_reg;
wire   [31:0] tmp_62_fu_4151_p9;
reg   [31:0] tmp_62_reg_5603;
reg   [31:0] tmp_62_reg_5603_pp0_iter10_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter11_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter12_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter13_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter14_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter15_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter16_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter17_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter18_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter19_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter20_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter21_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter22_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter23_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter24_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter25_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter26_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter27_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter28_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter29_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter30_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter31_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter32_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter33_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter34_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter35_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter36_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter37_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter38_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter39_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter40_reg;
reg   [31:0] tmp_62_reg_5603_pp0_iter41_reg;
wire   [31:0] grp_fu_2034_p2;
reg   [31:0] mul_reg_5608;
wire   [31:0] grp_fu_2039_p2;
reg   [31:0] mul54_s_reg_5613;
reg   [31:0] mul54_s_reg_5613_pp0_iter13_reg;
reg   [31:0] mul54_s_reg_5613_pp0_iter14_reg;
reg   [31:0] mul54_s_reg_5613_pp0_iter15_reg;
wire   [31:0] grp_fu_2044_p2;
reg   [31:0] mul54_3_reg_5619;
reg   [31:0] mul54_3_reg_5619_pp0_iter13_reg;
reg   [31:0] mul54_3_reg_5619_pp0_iter14_reg;
reg   [31:0] mul54_3_reg_5619_pp0_iter15_reg;
reg   [31:0] mul54_3_reg_5619_pp0_iter16_reg;
reg   [31:0] mul54_3_reg_5619_pp0_iter17_reg;
reg   [31:0] mul54_3_reg_5619_pp0_iter18_reg;
reg   [31:0] mul54_3_reg_5619_pp0_iter19_reg;
reg   [31:0] mul54_3_reg_5619_pp0_iter20_reg;
reg   [31:0] mul54_3_reg_5619_pp0_iter21_reg;
reg   [31:0] mul54_3_reg_5619_pp0_iter22_reg;
reg   [31:0] mul54_3_reg_5619_pp0_iter23_reg;
wire   [31:0] grp_fu_2049_p2;
reg   [31:0] mul54_180_1_reg_5625;
reg   [31:0] mul54_180_1_reg_5625_pp0_iter13_reg;
reg   [31:0] mul54_180_1_reg_5625_pp0_iter14_reg;
reg   [31:0] mul54_180_1_reg_5625_pp0_iter15_reg;
reg   [31:0] mul54_180_1_reg_5625_pp0_iter16_reg;
reg   [31:0] mul54_180_1_reg_5625_pp0_iter17_reg;
reg   [31:0] mul54_180_1_reg_5625_pp0_iter18_reg;
reg   [31:0] mul54_180_1_reg_5625_pp0_iter19_reg;
reg   [31:0] mul54_180_1_reg_5625_pp0_iter20_reg;
reg   [31:0] mul54_180_1_reg_5625_pp0_iter21_reg;
reg   [31:0] mul54_180_1_reg_5625_pp0_iter22_reg;
reg   [31:0] mul54_180_1_reg_5625_pp0_iter23_reg;
reg   [31:0] mul54_180_1_reg_5625_pp0_iter24_reg;
reg   [31:0] mul54_180_1_reg_5625_pp0_iter25_reg;
reg   [31:0] mul54_180_1_reg_5625_pp0_iter26_reg;
reg   [31:0] mul54_180_1_reg_5625_pp0_iter27_reg;
wire   [31:0] grp_fu_1886_p2;
reg   [31:0] sum_reg_5633;
wire   [31:0] grp_fu_2054_p2;
reg   [31:0] mul54_1_reg_5638;
reg   [31:0] mul54_1_reg_5638_pp0_iter17_reg;
reg   [31:0] mul54_1_reg_5638_pp0_iter18_reg;
reg   [31:0] mul54_1_reg_5638_pp0_iter19_reg;
wire   [31:0] grp_fu_2059_p2;
reg   [31:0] mul54_180_2_reg_5644;
reg   [31:0] mul54_180_2_reg_5644_pp0_iter17_reg;
reg   [31:0] mul54_180_2_reg_5644_pp0_iter18_reg;
reg   [31:0] mul54_180_2_reg_5644_pp0_iter19_reg;
reg   [31:0] mul54_180_2_reg_5644_pp0_iter20_reg;
reg   [31:0] mul54_180_2_reg_5644_pp0_iter21_reg;
reg   [31:0] mul54_180_2_reg_5644_pp0_iter22_reg;
reg   [31:0] mul54_180_2_reg_5644_pp0_iter23_reg;
reg   [31:0] mul54_180_2_reg_5644_pp0_iter24_reg;
reg   [31:0] mul54_180_2_reg_5644_pp0_iter25_reg;
reg   [31:0] mul54_180_2_reg_5644_pp0_iter26_reg;
reg   [31:0] mul54_180_2_reg_5644_pp0_iter27_reg;
reg   [31:0] mul54_180_2_reg_5644_pp0_iter28_reg;
reg   [31:0] mul54_180_2_reg_5644_pp0_iter29_reg;
reg   [31:0] mul54_180_2_reg_5644_pp0_iter30_reg;
reg   [31:0] mul54_180_2_reg_5644_pp0_iter31_reg;
wire   [31:0] grp_fu_1891_p2;
reg   [31:0] sum_9_reg_5652;
wire   [31:0] grp_fu_1896_p2;
reg   [31:0] sum_18_reg_5657;
wire   [31:0] grp_fu_1901_p2;
reg   [31:0] sum_27_reg_5662;
wire   [31:0] grp_fu_1906_p2;
reg   [31:0] sum_1_reg_5667;
wire   [31:0] grp_fu_1910_p2;
reg   [31:0] sum_10_reg_5672;
wire   [31:0] grp_fu_2064_p2;
reg   [31:0] mul54_148_s_reg_5677;
wire   [31:0] grp_fu_2069_p2;
reg   [31:0] mul54_148_1_2_reg_5682;
reg   [31:0] mul54_148_1_2_reg_5682_pp0_iter21_reg;
reg   [31:0] mul54_148_1_2_reg_5682_pp0_iter22_reg;
reg   [31:0] mul54_148_1_2_reg_5682_pp0_iter23_reg;
reg   [31:0] mul54_148_1_2_reg_5682_pp0_iter24_reg;
reg   [31:0] mul54_148_1_2_reg_5682_pp0_iter25_reg;
reg   [31:0] mul54_148_1_2_reg_5682_pp0_iter26_reg;
reg   [31:0] mul54_148_1_2_reg_5682_pp0_iter27_reg;
reg   [31:0] mul54_148_1_2_reg_5682_pp0_iter28_reg;
reg   [31:0] mul54_148_1_2_reg_5682_pp0_iter29_reg;
reg   [31:0] mul54_148_1_2_reg_5682_pp0_iter30_reg;
reg   [31:0] mul54_148_1_2_reg_5682_pp0_iter31_reg;
reg   [31:0] mul54_148_1_2_reg_5682_pp0_iter32_reg;
wire   [31:0] grp_fu_1914_p2;
reg   [31:0] sum_19_reg_5688;
wire   [31:0] grp_fu_1918_p2;
reg   [31:0] sum_28_reg_5693;
wire   [31:0] grp_fu_1922_p2;
reg   [31:0] sum_2_reg_5698;
wire   [31:0] grp_fu_2074_p2;
reg   [31:0] mul54_2_reg_5703;
reg   [31:0] mul54_2_reg_5703_pp0_iter25_reg;
reg   [31:0] mul54_2_reg_5703_pp0_iter26_reg;
reg   [31:0] mul54_2_reg_5703_pp0_iter27_reg;
reg   [31:0] mul54_2_reg_5703_pp0_iter28_reg;
reg   [31:0] mul54_2_reg_5703_pp0_iter29_reg;
reg   [31:0] mul54_2_reg_5703_pp0_iter30_reg;
reg   [31:0] mul54_2_reg_5703_pp0_iter31_reg;
reg   [31:0] mul54_2_reg_5703_pp0_iter32_reg;
reg   [31:0] mul54_2_reg_5703_pp0_iter33_reg;
reg   [31:0] mul54_2_reg_5703_pp0_iter34_reg;
reg   [31:0] mul54_2_reg_5703_pp0_iter35_reg;
wire   [31:0] grp_fu_2079_p2;
reg   [31:0] mul54_2_1_reg_5709;
reg   [31:0] mul54_2_1_reg_5709_pp0_iter25_reg;
reg   [31:0] mul54_2_1_reg_5709_pp0_iter26_reg;
reg   [31:0] mul54_2_1_reg_5709_pp0_iter27_reg;
reg   [31:0] mul54_2_1_reg_5709_pp0_iter28_reg;
reg   [31:0] mul54_2_1_reg_5709_pp0_iter29_reg;
reg   [31:0] mul54_2_1_reg_5709_pp0_iter30_reg;
reg   [31:0] mul54_2_1_reg_5709_pp0_iter31_reg;
reg   [31:0] mul54_2_1_reg_5709_pp0_iter32_reg;
reg   [31:0] mul54_2_1_reg_5709_pp0_iter33_reg;
reg   [31:0] mul54_2_1_reg_5709_pp0_iter34_reg;
reg   [31:0] mul54_2_1_reg_5709_pp0_iter35_reg;
reg   [31:0] mul54_2_1_reg_5709_pp0_iter36_reg;
reg   [31:0] mul54_2_1_reg_5709_pp0_iter37_reg;
reg   [31:0] mul54_2_1_reg_5709_pp0_iter38_reg;
reg   [31:0] mul54_2_1_reg_5709_pp0_iter39_reg;
wire   [31:0] grp_fu_1926_p2;
reg   [31:0] sum_11_reg_5717;
wire   [31:0] grp_fu_1930_p2;
reg   [31:0] sum_20_reg_5722;
wire   [31:0] grp_fu_1934_p2;
reg   [31:0] sum_29_reg_5727;
wire   [31:0] grp_fu_1938_p2;
reg   [31:0] sum_3_reg_5732;
wire   [31:0] grp_fu_2084_p2;
reg   [31:0] mul54_2_2_reg_5737;
reg   [31:0] mul54_2_2_reg_5737_pp0_iter29_reg;
reg   [31:0] mul54_2_2_reg_5737_pp0_iter30_reg;
reg   [31:0] mul54_2_2_reg_5737_pp0_iter31_reg;
reg   [31:0] mul54_2_2_reg_5737_pp0_iter32_reg;
reg   [31:0] mul54_2_2_reg_5737_pp0_iter33_reg;
reg   [31:0] mul54_2_2_reg_5737_pp0_iter34_reg;
reg   [31:0] mul54_2_2_reg_5737_pp0_iter35_reg;
reg   [31:0] mul54_2_2_reg_5737_pp0_iter36_reg;
reg   [31:0] mul54_2_2_reg_5737_pp0_iter37_reg;
reg   [31:0] mul54_2_2_reg_5737_pp0_iter38_reg;
reg   [31:0] mul54_2_2_reg_5737_pp0_iter39_reg;
reg   [31:0] mul54_2_2_reg_5737_pp0_iter40_reg;
reg   [31:0] mul54_2_2_reg_5737_pp0_iter41_reg;
reg   [31:0] mul54_2_2_reg_5737_pp0_iter42_reg;
reg   [31:0] mul54_2_2_reg_5737_pp0_iter43_reg;
wire   [31:0] grp_fu_1942_p2;
reg   [31:0] sum_12_reg_5745;
wire   [31:0] grp_fu_1946_p2;
reg   [31:0] sum_21_reg_5750;
wire   [31:0] grp_fu_1950_p2;
reg   [31:0] sum_30_reg_5755;
wire   [31:0] grp_fu_1954_p2;
reg   [31:0] sum_4_reg_5760;
wire   [31:0] grp_fu_1958_p2;
reg   [31:0] sum_13_reg_5765;
wire   [31:0] grp_fu_2089_p2;
reg   [31:0] mul54_148_2_2_reg_5770;
reg   [31:0] mul54_148_2_2_reg_5770_pp0_iter33_reg;
reg   [31:0] mul54_148_2_2_reg_5770_pp0_iter34_reg;
reg   [31:0] mul54_148_2_2_reg_5770_pp0_iter35_reg;
reg   [31:0] mul54_148_2_2_reg_5770_pp0_iter36_reg;
reg   [31:0] mul54_148_2_2_reg_5770_pp0_iter37_reg;
reg   [31:0] mul54_148_2_2_reg_5770_pp0_iter38_reg;
reg   [31:0] mul54_148_2_2_reg_5770_pp0_iter39_reg;
reg   [31:0] mul54_148_2_2_reg_5770_pp0_iter40_reg;
reg   [31:0] mul54_148_2_2_reg_5770_pp0_iter41_reg;
reg   [31:0] mul54_148_2_2_reg_5770_pp0_iter42_reg;
reg   [31:0] mul54_148_2_2_reg_5770_pp0_iter43_reg;
reg   [31:0] mul54_148_2_2_reg_5770_pp0_iter44_reg;
wire   [31:0] grp_fu_1962_p2;
reg   [31:0] sum_22_reg_5776;
wire   [31:0] grp_fu_1966_p2;
reg   [31:0] sum_31_reg_5781;
wire   [31:0] grp_fu_1970_p2;
reg   [31:0] sum_5_reg_5786;
wire   [31:0] grp_fu_1974_p2;
reg   [31:0] sum_14_reg_5791;
wire   [31:0] grp_fu_1978_p2;
reg   [31:0] sum_23_reg_5796;
wire   [31:0] grp_fu_2094_p2;
reg   [31:0] mul54_1_2_reg_5801;
wire   [31:0] grp_fu_2099_p2;
reg   [31:0] mul54_1_2_1_reg_5806;
reg   [31:0] mul54_1_2_1_reg_5806_pp0_iter37_reg;
reg   [31:0] mul54_1_2_1_reg_5806_pp0_iter38_reg;
reg   [31:0] mul54_1_2_1_reg_5806_pp0_iter39_reg;
reg   [31:0] mul54_1_2_1_reg_5806_pp0_iter40_reg;
wire   [31:0] grp_fu_1982_p2;
reg   [31:0] sum_32_reg_5812;
wire   [31:0] grp_fu_1986_p2;
reg   [31:0] sum_6_reg_5817;
wire   [31:0] grp_fu_1990_p2;
reg   [31:0] sum_15_reg_5822;
wire   [31:0] grp_fu_1994_p2;
reg   [31:0] sum_24_reg_5827;
wire   [31:0] grp_fu_2104_p2;
reg   [31:0] mul54_1_2_2_reg_5832;
reg   [31:0] mul54_1_2_2_reg_5832_pp0_iter41_reg;
reg   [31:0] mul54_1_2_2_reg_5832_pp0_iter42_reg;
reg   [31:0] mul54_1_2_2_reg_5832_pp0_iter43_reg;
reg   [31:0] mul54_1_2_2_reg_5832_pp0_iter44_reg;
wire   [31:0] grp_fu_1998_p2;
reg   [31:0] sum_33_reg_5838;
wire   [31:0] grp_fu_2002_p2;
reg   [31:0] sum_7_reg_5843;
wire   [31:0] grp_fu_2006_p2;
reg   [31:0] sum_16_reg_5848;
wire   [31:0] grp_fu_2010_p2;
reg   [31:0] sum_25_reg_5853;
wire   [31:0] grp_fu_2014_p2;
reg   [31:0] sum_34_reg_5858;
wire   [31:0] grp_fu_2109_p2;
reg   [31:0] mul54_1_1_2_2_reg_5863;
wire   [31:0] grp_fu_2018_p2;
reg   [31:0] sum_8_reg_5868;
reg   [31:0] sum_8_reg_5868_pp0_iter48_reg;
wire   [31:0] grp_fu_2022_p2;
reg   [31:0] sum_17_reg_5875;
reg   [31:0] sum_17_reg_5875_pp0_iter49_reg;
wire   [31:0] grp_fu_2026_p2;
reg   [31:0] sum_26_reg_5882;
reg   [31:0] sum_26_reg_5882_pp0_iter49_reg;
wire   [31:0] grp_fu_2030_p2;
reg   [31:0] sum_35_reg_5889;
reg   [31:0] sum_35_reg_5889_pp0_iter49_reg;
wire   [31:0] max_val_fu_4211_p3;
reg   [31:0] max_val_reg_5896;
reg   [31:0] max_val_reg_5896_pp0_iter50_reg;
wire   [31:0] relu_val_fu_4259_p3;
reg   [31:0] relu_val_reg_5903;
wire   [31:0] relu_val_1_fu_4308_p3;
reg   [31:0] relu_val_1_reg_5910;
reg   [31:0] relu_val_1_reg_5910_pp0_iter51_reg;
wire   [31:0] relu_val_2_fu_4356_p3;
reg   [31:0] relu_val_2_reg_5917;
reg   [31:0] relu_val_2_reg_5917_pp0_iter51_reg;
reg   [31:0] relu_val_2_reg_5917_pp0_iter52_reg;
wire   [31:0] max_val_2_fu_4445_p3;
reg   [31:0] max_val_2_reg_5924;
wire   [31:0] max_val_4_fu_4534_p3;
reg   [31:0] max_val_4_reg_5931;
wire   [63:0] zext_ln51_4_fu_2560_p1;
wire   [63:0] zext_ln51_5_fu_2668_p1;
wire   [63:0] zext_ln51_6_fu_2686_p1;
wire   [63:0] zext_ln51_7_fu_2704_p1;
wire   [63:0] zext_ln51_10_fu_2802_p1;
wire   [63:0] zext_ln51_11_fu_2821_p1;
wire   [63:0] zext_ln51_12_fu_2840_p1;
wire   [63:0] zext_ln51_13_fu_2859_p1;
wire   [63:0] zext_ln51_15_fu_2881_p1;
wire   [63:0] zext_ln51_16_fu_2900_p1;
wire   [63:0] zext_ln51_17_fu_2919_p1;
wire   [63:0] zext_ln51_18_fu_2938_p1;
wire   [63:0] zext_ln51_21_fu_2960_p1;
wire   [63:0] zext_ln51_22_fu_2979_p1;
wire   [63:0] zext_ln51_23_fu_2998_p1;
wire   [63:0] zext_ln51_24_fu_3017_p1;
reg   [3:0] j_fu_126;
wire   [3:0] add_ln36_fu_2474_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_j_load;
reg   [3:0] i_fu_130;
reg   [3:0] ap_sig_allocacmp_i_load;
reg   [7:0] indvar_flatten6_fu_134;
wire   [7:0] select_ln35_2_fu_2486_p3;
reg   [7:0] ap_sig_allocacmp_indvar_flatten6_load;
reg   [10:0] indvar_flatten17_fu_138;
wire   [10:0] add_ln34_fu_2175_p2;
reg   [10:0] ap_sig_allocacmp_indvar_flatten17_load;
wire   [31:0] bitcast_ln59_fu_4629_p1;
wire    ap_block_pp0_stage0_01001;
reg    pool_stream_write_local;
reg    image_r_ce15_local;
reg    image_r_ce14_local;
reg    image_r_ce13_local;
reg    image_r_ce12_local;
reg    image_r_ce11_local;
reg    image_r_ce10_local;
reg    image_r_ce9_local;
reg    image_r_ce8_local;
reg    image_r_ce7_local;
reg    image_r_ce6_local;
reg    image_r_ce5_local;
reg    image_r_ce4_local;
reg    image_r_ce3_local;
reg    image_r_ce2_local;
reg    image_r_ce1_local;
reg    image_r_ce0_local;
reg    image_1_ce15_local;
reg    image_1_ce14_local;
reg    image_1_ce13_local;
reg    image_1_ce12_local;
reg    image_1_ce11_local;
reg    image_1_ce10_local;
reg    image_1_ce9_local;
reg    image_1_ce8_local;
reg    image_1_ce7_local;
reg    image_1_ce6_local;
reg    image_1_ce5_local;
reg    image_1_ce4_local;
reg    image_1_ce3_local;
reg    image_1_ce2_local;
reg    image_1_ce1_local;
reg    image_1_ce0_local;
reg    image_2_ce15_local;
reg    image_2_ce14_local;
reg    image_2_ce13_local;
reg    image_2_ce12_local;
reg    image_2_ce11_local;
reg    image_2_ce10_local;
reg    image_2_ce9_local;
reg    image_2_ce8_local;
reg    image_2_ce7_local;
reg    image_2_ce6_local;
reg    image_2_ce5_local;
reg    image_2_ce4_local;
reg    image_2_ce3_local;
reg    image_2_ce2_local;
reg    image_2_ce1_local;
reg    image_2_ce0_local;
reg    image_3_ce15_local;
reg    image_3_ce14_local;
reg    image_3_ce13_local;
reg    image_3_ce12_local;
reg    image_3_ce11_local;
reg    image_3_ce10_local;
reg    image_3_ce9_local;
reg    image_3_ce8_local;
reg    image_3_ce7_local;
reg    image_3_ce6_local;
reg    image_3_ce5_local;
reg    image_3_ce4_local;
reg    image_3_ce3_local;
reg    image_3_ce2_local;
reg    image_3_ce1_local;
reg    image_3_ce0_local;
reg    image_4_ce15_local;
reg    image_4_ce14_local;
reg    image_4_ce13_local;
reg    image_4_ce12_local;
reg    image_4_ce11_local;
reg    image_4_ce10_local;
reg    image_4_ce9_local;
reg    image_4_ce8_local;
reg    image_4_ce7_local;
reg    image_4_ce6_local;
reg    image_4_ce5_local;
reg    image_4_ce4_local;
reg    image_4_ce3_local;
reg    image_4_ce2_local;
reg    image_4_ce1_local;
reg    image_4_ce0_local;
reg    image_5_ce15_local;
reg    image_5_ce14_local;
reg    image_5_ce13_local;
reg    image_5_ce12_local;
reg    image_5_ce11_local;
reg    image_5_ce10_local;
reg    image_5_ce9_local;
reg    image_5_ce8_local;
reg    image_5_ce7_local;
reg    image_5_ce6_local;
reg    image_5_ce5_local;
reg    image_5_ce4_local;
reg    image_5_ce3_local;
reg    image_5_ce2_local;
reg    image_5_ce1_local;
reg    image_5_ce0_local;
reg    image_6_ce15_local;
reg    image_6_ce14_local;
reg    image_6_ce13_local;
reg    image_6_ce12_local;
reg    image_6_ce11_local;
reg    image_6_ce10_local;
reg    image_6_ce9_local;
reg    image_6_ce8_local;
reg    image_6_ce7_local;
reg    image_6_ce6_local;
reg    image_6_ce5_local;
reg    image_6_ce4_local;
reg    image_6_ce3_local;
reg    image_6_ce2_local;
reg    image_6_ce1_local;
reg    image_6_ce0_local;
reg    image_7_ce15_local;
reg    image_7_ce14_local;
reg    image_7_ce13_local;
reg    image_7_ce12_local;
reg    image_7_ce11_local;
reg    image_7_ce10_local;
reg    image_7_ce9_local;
reg    image_7_ce8_local;
reg    image_7_ce7_local;
reg    image_7_ce6_local;
reg    image_7_ce5_local;
reg    image_7_ce4_local;
reg    image_7_ce3_local;
reg    image_7_ce2_local;
reg    image_7_ce1_local;
reg    image_7_ce0_local;
reg    image_8_ce15_local;
reg    image_8_ce14_local;
reg    image_8_ce13_local;
reg    image_8_ce12_local;
reg    image_8_ce11_local;
reg    image_8_ce10_local;
reg    image_8_ce9_local;
reg    image_8_ce8_local;
reg    image_8_ce7_local;
reg    image_8_ce6_local;
reg    image_8_ce5_local;
reg    image_8_ce4_local;
reg    image_8_ce3_local;
reg    image_8_ce2_local;
reg    image_8_ce1_local;
reg    image_8_ce0_local;
wire   [31:0] grp_fu_2134_p0;
wire   [31:0] grp_fu_2138_p1;
wire   [31:0] grp_fu_2142_p1;
wire   [0:0] icmp_ln35_fu_2190_p2;
wire   [0:0] icmp_ln36_fu_2210_p2;
wire   [0:0] xor_ln34_fu_2204_p2;
wire   [3:0] select_ln34_fu_2196_p3;
wire   [0:0] and_ln34_fu_2216_p2;
wire   [0:0] or_ln35_fu_2228_p2;
wire   [3:0] add_ln35_fu_2222_p2;
wire   [3:0] mul39_fu_2268_p0;
wire   [5:0] mul39_fu_2268_p1;
wire   [8:0] mul39_fu_2268_p2;
wire   [4:0] grp_fu_2292_p0;
wire   [4:0] tmp_80_fu_2250_p3;
wire   [4:0] mul36_fu_2314_p0;
wire   [6:0] mul36_fu_2314_p1;
wire   [10:0] mul36_fu_2314_p2;
wire   [4:0] mul_ln36_fu_2346_p0;
wire   [6:0] mul_ln36_fu_2346_p1;
wire   [10:0] mul_ln36_fu_2346_p2;
wire   [3:0] mul_ln51_1_fu_2380_p0;
wire   [5:0] mul_ln51_1_fu_2380_p1;
wire   [8:0] mul_ln51_1_fu_2380_p2;
wire   [4:0] grp_fu_2404_p0;
wire   [4:0] tmp_84_fu_2362_p3;
wire   [4:0] mul_ln51_2_fu_2426_p0;
wire   [6:0] mul_ln51_2_fu_2426_p1;
wire   [10:0] mul_ln51_2_fu_2426_p2;
wire   [4:0] mul_ln51_3_fu_2458_p0;
wire   [6:0] mul_ln51_3_fu_2458_p1;
wire   [10:0] mul_ln51_3_fu_2458_p2;
wire   [7:0] add_ln35_1_fu_2480_p2;
wire   [2:0] grp_fu_2258_p2;
wire   [2:0] empty_22_fu_2514_p1;
wire   [4:0] tmp_82_fu_2526_p3;
wire   [6:0] tmp_81_fu_2518_p3;
wire   [6:0] p_shl67_fu_2534_p1;
wire   [3:0] grp_fu_2370_p2;
wire   [3:0] shl_ln51_fu_2544_p2;
wire   [6:0] add_ln51_2_fu_2554_p2;
wire   [4:0] grp_fu_2292_p2;
wire   [3:0] trunc_ln51_fu_2573_p1;
wire   [5:0] tmp_85_fu_2577_p3;
wire   [6:0] tmp_86_fu_2585_p3;
wire   [6:0] zext_ln51_fu_2593_p1;
wire   [4:0] grp_fu_2304_p2;
wire   [3:0] trunc_ln51_3_fu_2603_p1;
wire   [5:0] tmp_87_fu_2607_p3;
wire   [6:0] tmp_88_fu_2615_p3;
wire   [6:0] zext_ln51_1_fu_2623_p1;
wire   [4:0] grp_fu_2336_p2;
wire   [3:0] trunc_ln51_4_fu_2633_p1;
wire   [5:0] tmp_89_fu_2637_p3;
wire   [6:0] tmp_90_fu_2645_p3;
wire   [6:0] zext_ln51_2_fu_2653_p1;
wire   [6:0] add_ln51_18_fu_2597_p2;
wire   [6:0] add_ln51_3_fu_2663_p2;
wire   [6:0] add_ln51_19_fu_2627_p2;
wire   [6:0] add_ln51_4_fu_2681_p2;
wire   [6:0] add_ln36_1_fu_2657_p2;
wire   [6:0] add_ln51_5_fu_2699_p2;
wire   [31:0] tmp_fu_2717_p7;
wire   [31:0] tmp_1_fu_2736_p7;
wire   [31:0] tmp_2_fu_2755_p7;
wire   [31:0] tmp_fu_2717_p9;
wire   [31:0] tmp_1_fu_2736_p9;
wire   [31:0] tmp_2_fu_2755_p9;
wire   [31:0] tmp_3_fu_2774_p7;
wire   [4:0] grp_fu_2404_p2;
wire   [6:0] zext_ln51_9_fu_2793_p1;
wire   [6:0] add_ln51_6_fu_2797_p2;
wire   [6:0] add_ln51_7_fu_2815_p2;
wire   [6:0] add_ln51_8_fu_2834_p2;
wire   [6:0] add_ln51_9_fu_2853_p2;
wire   [4:0] grp_fu_2416_p2;
wire   [6:0] zext_ln51_14_fu_2872_p1;
wire   [6:0] add_ln51_10_fu_2876_p2;
wire   [6:0] add_ln51_11_fu_2894_p2;
wire   [6:0] add_ln51_12_fu_2913_p2;
wire   [6:0] add_ln51_13_fu_2932_p2;
wire   [4:0] grp_fu_2448_p2;
wire   [6:0] zext_ln51_20_fu_2951_p1;
wire   [6:0] add_ln51_14_fu_2955_p2;
wire   [6:0] add_ln51_15_fu_2973_p2;
wire   [6:0] add_ln51_16_fu_2992_p2;
wire   [6:0] add_ln51_17_fu_3011_p2;
wire   [31:0] tmp_4_fu_3030_p7;
wire   [31:0] tmp_5_fu_3049_p7;
wire   [31:0] tmp_6_fu_3068_p7;
wire   [31:0] tmp_4_fu_3030_p9;
wire   [31:0] tmp_5_fu_3049_p9;
wire   [31:0] tmp_6_fu_3068_p9;
wire   [31:0] tmp_7_fu_3087_p7;
wire   [31:0] tmp_8_fu_3106_p7;
wire   [31:0] tmp_9_fu_3125_p7;
wire   [31:0] tmp_s_fu_3144_p7;
wire   [31:0] tmp_8_fu_3106_p9;
wire   [31:0] tmp_9_fu_3125_p9;
wire   [31:0] tmp_s_fu_3144_p9;
wire   [31:0] tmp_10_fu_3163_p7;
wire   [31:0] tmp_11_fu_3182_p7;
wire   [31:0] tmp_12_fu_3201_p7;
wire   [31:0] tmp_13_fu_3220_p7;
wire   [31:0] tmp_11_fu_3182_p9;
wire   [31:0] tmp_12_fu_3201_p9;
wire   [31:0] tmp_13_fu_3220_p9;
wire   [31:0] tmp_14_fu_3239_p7;
wire   [31:0] tmp_15_fu_3258_p7;
wire   [31:0] tmp_16_fu_3277_p7;
wire   [31:0] tmp_17_fu_3296_p7;
wire   [31:0] tmp_15_fu_3258_p9;
wire   [31:0] tmp_16_fu_3277_p9;
wire   [31:0] tmp_17_fu_3296_p9;
wire   [31:0] tmp_18_fu_3315_p7;
wire   [31:0] tmp_19_fu_3334_p7;
wire   [31:0] tmp_20_fu_3353_p7;
wire   [31:0] tmp_21_fu_3372_p7;
wire   [31:0] tmp_19_fu_3334_p9;
wire   [31:0] tmp_20_fu_3353_p9;
wire   [31:0] tmp_21_fu_3372_p9;
wire   [31:0] tmp_22_fu_3391_p7;
wire   [31:0] tmp_23_fu_3410_p7;
wire   [31:0] tmp_24_fu_3429_p7;
wire   [31:0] tmp_25_fu_3448_p7;
wire   [31:0] tmp_23_fu_3410_p9;
wire   [31:0] tmp_24_fu_3429_p9;
wire   [31:0] tmp_25_fu_3448_p9;
wire   [31:0] tmp_26_fu_3467_p7;
wire   [31:0] tmp_27_fu_3486_p7;
wire   [31:0] tmp_28_fu_3505_p7;
wire   [31:0] tmp_29_fu_3524_p7;
wire   [31:0] tmp_27_fu_3486_p9;
wire   [31:0] tmp_28_fu_3505_p9;
wire   [31:0] tmp_29_fu_3524_p9;
wire   [31:0] tmp_30_fu_3543_p7;
wire   [31:0] tmp_31_fu_3562_p7;
wire   [31:0] tmp_32_fu_3581_p7;
wire   [31:0] tmp_33_fu_3600_p7;
wire   [31:0] tmp_31_fu_3562_p9;
wire   [31:0] tmp_32_fu_3581_p9;
wire   [31:0] tmp_33_fu_3600_p9;
wire   [31:0] tmp_34_fu_3619_p7;
wire   [31:0] tmp_35_fu_3638_p7;
wire   [31:0] tmp_36_fu_3657_p7;
wire   [31:0] tmp_37_fu_3676_p7;
wire   [31:0] tmp_35_fu_3638_p9;
wire   [31:0] tmp_36_fu_3657_p9;
wire   [31:0] tmp_37_fu_3676_p9;
wire   [31:0] tmp_38_fu_3695_p7;
wire   [31:0] tmp_39_fu_3714_p7;
wire   [31:0] tmp_40_fu_3733_p7;
wire   [31:0] tmp_41_fu_3752_p7;
wire   [31:0] tmp_39_fu_3714_p9;
wire   [31:0] tmp_40_fu_3733_p9;
wire   [31:0] tmp_41_fu_3752_p9;
wire   [31:0] tmp_42_fu_3771_p7;
wire   [31:0] tmp_43_fu_3790_p7;
wire   [31:0] tmp_44_fu_3809_p7;
wire   [31:0] tmp_45_fu_3828_p7;
wire   [31:0] tmp_43_fu_3790_p9;
wire   [31:0] tmp_44_fu_3809_p9;
wire   [31:0] tmp_45_fu_3828_p9;
wire   [31:0] tmp_46_fu_3847_p7;
wire   [31:0] tmp_47_fu_3866_p7;
wire   [31:0] tmp_48_fu_3885_p7;
wire   [31:0] tmp_49_fu_3904_p7;
wire   [31:0] tmp_47_fu_3866_p9;
wire   [31:0] tmp_48_fu_3885_p9;
wire   [31:0] tmp_49_fu_3904_p9;
wire   [31:0] tmp_50_fu_3923_p7;
wire   [31:0] tmp_51_fu_3942_p7;
wire   [31:0] tmp_52_fu_3961_p7;
wire   [31:0] tmp_53_fu_3980_p7;
wire   [31:0] tmp_51_fu_3942_p9;
wire   [31:0] tmp_52_fu_3961_p9;
wire   [31:0] tmp_53_fu_3980_p9;
wire   [31:0] tmp_54_fu_3999_p7;
wire   [31:0] tmp_55_fu_4018_p7;
wire   [31:0] tmp_56_fu_4037_p7;
wire   [31:0] tmp_57_fu_4056_p7;
wire   [31:0] tmp_55_fu_4018_p9;
wire   [31:0] tmp_56_fu_4037_p9;
wire   [31:0] tmp_57_fu_4056_p9;
wire   [31:0] tmp_58_fu_4075_p7;
wire   [31:0] tmp_59_fu_4094_p7;
wire   [31:0] tmp_60_fu_4113_p7;
wire   [31:0] tmp_61_fu_4132_p7;
wire   [31:0] tmp_59_fu_4094_p9;
wire   [31:0] tmp_60_fu_4113_p9;
wire   [31:0] tmp_61_fu_4132_p9;
wire   [31:0] tmp_62_fu_4151_p7;
wire   [31:0] bitcast_ln55_fu_4170_p1;
wire   [7:0] tmp_63_fu_4173_p4;
wire   [22:0] trunc_ln55_fu_4183_p1;
wire   [0:0] icmp_ln55_1_fu_4193_p2;
wire   [0:0] icmp_ln55_fu_4187_p2;
wire   [0:0] or_ln55_fu_4199_p2;
wire   [0:0] grp_fu_2114_p2;
wire   [0:0] and_ln55_fu_4205_p2;
wire   [31:0] bitcast_ln55_1_fu_4218_p1;
wire   [7:0] tmp_65_fu_4221_p4;
wire   [22:0] trunc_ln55_1_fu_4231_p1;
wire   [0:0] icmp_ln55_3_fu_4241_p2;
wire   [0:0] icmp_ln55_2_fu_4235_p2;
wire   [0:0] or_ln55_1_fu_4247_p2;
wire   [0:0] grp_fu_2119_p2;
wire   [0:0] and_ln55_1_fu_4253_p2;
wire   [31:0] bitcast_ln55_2_fu_4267_p1;
wire   [7:0] tmp_70_fu_4270_p4;
wire   [22:0] trunc_ln55_2_fu_4280_p1;
wire   [0:0] icmp_ln55_5_fu_4290_p2;
wire   [0:0] icmp_ln55_4_fu_4284_p2;
wire   [0:0] or_ln55_2_fu_4296_p2;
wire   [0:0] grp_fu_2124_p2;
wire   [0:0] and_ln55_2_fu_4302_p2;
wire   [31:0] bitcast_ln55_3_fu_4315_p1;
wire   [7:0] tmp_75_fu_4318_p4;
wire   [22:0] trunc_ln55_3_fu_4328_p1;
wire   [0:0] icmp_ln55_7_fu_4338_p2;
wire   [0:0] icmp_ln55_6_fu_4332_p2;
wire   [0:0] or_ln55_3_fu_4344_p2;
wire   [0:0] grp_fu_2129_p2;
wire   [0:0] and_ln55_3_fu_4350_p2;
wire   [31:0] bitcast_ln56_fu_4363_p1;
wire   [31:0] bitcast_ln56_1_fu_4380_p1;
wire   [7:0] tmp_67_fu_4366_p4;
wire   [22:0] trunc_ln56_fu_4376_p1;
wire   [0:0] icmp_ln56_1_fu_4403_p2;
wire   [0:0] icmp_ln56_fu_4397_p2;
wire   [7:0] tmp_68_fu_4383_p4;
wire   [22:0] trunc_ln56_1_fu_4393_p1;
wire   [0:0] icmp_ln56_3_fu_4421_p2;
wire   [0:0] icmp_ln56_2_fu_4415_p2;
wire   [0:0] or_ln56_fu_4409_p2;
wire   [0:0] or_ln56_1_fu_4427_p2;
wire   [0:0] and_ln56_fu_4433_p2;
wire   [0:0] grp_fu_2134_p2;
wire   [0:0] and_ln56_1_fu_4439_p2;
wire   [31:0] bitcast_ln56_2_fu_4452_p1;
wire   [31:0] bitcast_ln56_3_fu_4469_p1;
wire   [7:0] tmp_72_fu_4455_p4;
wire   [22:0] trunc_ln56_2_fu_4465_p1;
wire   [0:0] icmp_ln56_5_fu_4492_p2;
wire   [0:0] icmp_ln56_4_fu_4486_p2;
wire   [7:0] tmp_73_fu_4472_p4;
wire   [22:0] trunc_ln56_3_fu_4482_p1;
wire   [0:0] icmp_ln56_7_fu_4510_p2;
wire   [0:0] icmp_ln56_6_fu_4504_p2;
wire   [0:0] or_ln56_2_fu_4498_p2;
wire   [0:0] or_ln56_3_fu_4516_p2;
wire   [0:0] and_ln56_2_fu_4522_p2;
wire   [0:0] grp_fu_2138_p2;
wire   [0:0] and_ln56_3_fu_4528_p2;
wire   [31:0] bitcast_ln56_4_fu_4541_p1;
wire   [31:0] bitcast_ln56_5_fu_4558_p1;
wire   [7:0] tmp_77_fu_4544_p4;
wire   [22:0] trunc_ln56_4_fu_4554_p1;
wire   [0:0] icmp_ln56_9_fu_4581_p2;
wire   [0:0] icmp_ln56_8_fu_4575_p2;
wire   [7:0] tmp_78_fu_4561_p4;
wire   [22:0] trunc_ln56_5_fu_4571_p1;
wire   [0:0] icmp_ln56_11_fu_4599_p2;
wire   [0:0] icmp_ln56_10_fu_4593_p2;
wire   [0:0] or_ln56_4_fu_4587_p2;
wire   [0:0] or_ln56_5_fu_4605_p2;
wire   [0:0] and_ln56_4_fu_4611_p2;
wire   [0:0] grp_fu_2142_p2;
wire   [0:0] and_ln56_5_fu_4617_p2;
wire   [31:0] max_val_6_fu_4623_p3;
wire    ap_block_pp0_stage0_00001;
wire    ap_continue_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg    ap_loop_exit_ready_pp0_iter42_reg;
reg    ap_loop_exit_ready_pp0_iter43_reg;
reg    ap_loop_exit_ready_pp0_iter44_reg;
reg    ap_loop_exit_ready_pp0_iter45_reg;
reg    ap_loop_exit_ready_pp0_iter46_reg;
reg    ap_loop_exit_ready_pp0_iter47_reg;
reg    ap_loop_exit_ready_pp0_iter48_reg;
reg    ap_loop_exit_ready_pp0_iter49_reg;
reg    ap_loop_exit_ready_pp0_iter50_reg;
reg    ap_loop_exit_ready_pp0_iter51_reg;
reg    ap_loop_exit_ready_pp0_iter52_reg;
reg    ap_done_int_frp;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [53:0] frp_pipeline_valid_U_valid_out;
wire   [6:0] frp_pipeline_valid_U_num_valid_datasets;
wire   [31:0] pf_pool_stream_U_data_out;
wire    pf_pool_stream_U_data_out_vld;
wire    pf_pool_stream_U_pf_ready;
wire    pf_pool_stream_U_pf_done;
wire    ap_condition_frp_pvb_no_fwd_prs;
reg    ap_condition_frp_pvb_no_bkwd_prs;
reg    ap_condition_frp_pvb_pf_start;
reg    ap_frp_vld_in;
reg    frp_pipeline_valid_U_exitcond;
reg    pf_all_done;
wire   [10:0] mul36_fu_2314_p00;
wire   [8:0] mul39_fu_2268_p00;
wire   [10:0] mul_ln36_fu_2346_p00;
wire   [8:0] mul_ln51_1_fu_2380_p00;
wire   [10:0] mul_ln51_2_fu_2426_p00;
wire   [10:0] mul_ln51_3_fu_2458_p00;
wire   [1:0] tmp_fu_2717_p1;
wire   [1:0] tmp_fu_2717_p3;
wire  signed [1:0] tmp_fu_2717_p5;
wire   [1:0] tmp_1_fu_2736_p1;
wire   [1:0] tmp_1_fu_2736_p3;
wire  signed [1:0] tmp_1_fu_2736_p5;
wire   [1:0] tmp_2_fu_2755_p1;
wire   [1:0] tmp_2_fu_2755_p3;
wire  signed [1:0] tmp_2_fu_2755_p5;
wire   [1:0] tmp_3_fu_2774_p1;
wire   [1:0] tmp_3_fu_2774_p3;
wire  signed [1:0] tmp_3_fu_2774_p5;
wire   [1:0] tmp_4_fu_3030_p1;
wire   [1:0] tmp_4_fu_3030_p3;
wire  signed [1:0] tmp_4_fu_3030_p5;
wire   [1:0] tmp_5_fu_3049_p1;
wire   [1:0] tmp_5_fu_3049_p3;
wire  signed [1:0] tmp_5_fu_3049_p5;
wire   [1:0] tmp_6_fu_3068_p1;
wire   [1:0] tmp_6_fu_3068_p3;
wire  signed [1:0] tmp_6_fu_3068_p5;
wire   [1:0] tmp_7_fu_3087_p1;
wire   [1:0] tmp_7_fu_3087_p3;
wire  signed [1:0] tmp_7_fu_3087_p5;
wire   [1:0] tmp_8_fu_3106_p1;
wire   [1:0] tmp_8_fu_3106_p3;
wire  signed [1:0] tmp_8_fu_3106_p5;
wire   [1:0] tmp_9_fu_3125_p1;
wire   [1:0] tmp_9_fu_3125_p3;
wire  signed [1:0] tmp_9_fu_3125_p5;
wire   [1:0] tmp_s_fu_3144_p1;
wire   [1:0] tmp_s_fu_3144_p3;
wire  signed [1:0] tmp_s_fu_3144_p5;
wire   [1:0] tmp_10_fu_3163_p1;
wire   [1:0] tmp_10_fu_3163_p3;
wire  signed [1:0] tmp_10_fu_3163_p5;
wire   [1:0] tmp_11_fu_3182_p1;
wire   [1:0] tmp_11_fu_3182_p3;
wire  signed [1:0] tmp_11_fu_3182_p5;
wire   [1:0] tmp_12_fu_3201_p1;
wire   [1:0] tmp_12_fu_3201_p3;
wire  signed [1:0] tmp_12_fu_3201_p5;
wire   [1:0] tmp_13_fu_3220_p1;
wire   [1:0] tmp_13_fu_3220_p3;
wire  signed [1:0] tmp_13_fu_3220_p5;
wire   [1:0] tmp_14_fu_3239_p1;
wire   [1:0] tmp_14_fu_3239_p3;
wire  signed [1:0] tmp_14_fu_3239_p5;
wire   [1:0] tmp_15_fu_3258_p1;
wire   [1:0] tmp_15_fu_3258_p3;
wire  signed [1:0] tmp_15_fu_3258_p5;
wire   [1:0] tmp_16_fu_3277_p1;
wire   [1:0] tmp_16_fu_3277_p3;
wire  signed [1:0] tmp_16_fu_3277_p5;
wire   [1:0] tmp_17_fu_3296_p1;
wire   [1:0] tmp_17_fu_3296_p3;
wire  signed [1:0] tmp_17_fu_3296_p5;
wire   [1:0] tmp_18_fu_3315_p1;
wire   [1:0] tmp_18_fu_3315_p3;
wire  signed [1:0] tmp_18_fu_3315_p5;
wire   [1:0] tmp_19_fu_3334_p1;
wire   [1:0] tmp_19_fu_3334_p3;
wire  signed [1:0] tmp_19_fu_3334_p5;
wire   [1:0] tmp_20_fu_3353_p1;
wire   [1:0] tmp_20_fu_3353_p3;
wire  signed [1:0] tmp_20_fu_3353_p5;
wire   [1:0] tmp_21_fu_3372_p1;
wire   [1:0] tmp_21_fu_3372_p3;
wire  signed [1:0] tmp_21_fu_3372_p5;
wire   [1:0] tmp_22_fu_3391_p1;
wire   [1:0] tmp_22_fu_3391_p3;
wire  signed [1:0] tmp_22_fu_3391_p5;
wire   [1:0] tmp_23_fu_3410_p1;
wire   [1:0] tmp_23_fu_3410_p3;
wire  signed [1:0] tmp_23_fu_3410_p5;
wire   [1:0] tmp_24_fu_3429_p1;
wire   [1:0] tmp_24_fu_3429_p3;
wire  signed [1:0] tmp_24_fu_3429_p5;
wire   [1:0] tmp_25_fu_3448_p1;
wire   [1:0] tmp_25_fu_3448_p3;
wire  signed [1:0] tmp_25_fu_3448_p5;
wire   [1:0] tmp_26_fu_3467_p1;
wire   [1:0] tmp_26_fu_3467_p3;
wire  signed [1:0] tmp_26_fu_3467_p5;
wire   [1:0] tmp_27_fu_3486_p1;
wire   [1:0] tmp_27_fu_3486_p3;
wire  signed [1:0] tmp_27_fu_3486_p5;
wire   [1:0] tmp_28_fu_3505_p1;
wire   [1:0] tmp_28_fu_3505_p3;
wire  signed [1:0] tmp_28_fu_3505_p5;
wire   [1:0] tmp_29_fu_3524_p1;
wire   [1:0] tmp_29_fu_3524_p3;
wire  signed [1:0] tmp_29_fu_3524_p5;
wire   [1:0] tmp_30_fu_3543_p1;
wire   [1:0] tmp_30_fu_3543_p3;
wire  signed [1:0] tmp_30_fu_3543_p5;
wire   [1:0] tmp_31_fu_3562_p1;
wire   [1:0] tmp_31_fu_3562_p3;
wire  signed [1:0] tmp_31_fu_3562_p5;
wire   [1:0] tmp_32_fu_3581_p1;
wire   [1:0] tmp_32_fu_3581_p3;
wire  signed [1:0] tmp_32_fu_3581_p5;
wire   [1:0] tmp_33_fu_3600_p1;
wire   [1:0] tmp_33_fu_3600_p3;
wire  signed [1:0] tmp_33_fu_3600_p5;
wire   [1:0] tmp_34_fu_3619_p1;
wire   [1:0] tmp_34_fu_3619_p3;
wire  signed [1:0] tmp_34_fu_3619_p5;
wire   [1:0] tmp_35_fu_3638_p1;
wire   [1:0] tmp_35_fu_3638_p3;
wire  signed [1:0] tmp_35_fu_3638_p5;
wire   [1:0] tmp_36_fu_3657_p1;
wire   [1:0] tmp_36_fu_3657_p3;
wire  signed [1:0] tmp_36_fu_3657_p5;
wire   [1:0] tmp_37_fu_3676_p1;
wire   [1:0] tmp_37_fu_3676_p3;
wire  signed [1:0] tmp_37_fu_3676_p5;
wire   [1:0] tmp_38_fu_3695_p1;
wire   [1:0] tmp_38_fu_3695_p3;
wire  signed [1:0] tmp_38_fu_3695_p5;
wire   [1:0] tmp_39_fu_3714_p1;
wire   [1:0] tmp_39_fu_3714_p3;
wire  signed [1:0] tmp_39_fu_3714_p5;
wire   [1:0] tmp_40_fu_3733_p1;
wire   [1:0] tmp_40_fu_3733_p3;
wire  signed [1:0] tmp_40_fu_3733_p5;
wire   [1:0] tmp_41_fu_3752_p1;
wire   [1:0] tmp_41_fu_3752_p3;
wire  signed [1:0] tmp_41_fu_3752_p5;
wire   [1:0] tmp_42_fu_3771_p1;
wire   [1:0] tmp_42_fu_3771_p3;
wire  signed [1:0] tmp_42_fu_3771_p5;
wire   [1:0] tmp_43_fu_3790_p1;
wire   [1:0] tmp_43_fu_3790_p3;
wire  signed [1:0] tmp_43_fu_3790_p5;
wire   [1:0] tmp_44_fu_3809_p1;
wire   [1:0] tmp_44_fu_3809_p3;
wire  signed [1:0] tmp_44_fu_3809_p5;
wire   [1:0] tmp_45_fu_3828_p1;
wire   [1:0] tmp_45_fu_3828_p3;
wire  signed [1:0] tmp_45_fu_3828_p5;
wire   [1:0] tmp_46_fu_3847_p1;
wire   [1:0] tmp_46_fu_3847_p3;
wire  signed [1:0] tmp_46_fu_3847_p5;
wire   [1:0] tmp_47_fu_3866_p1;
wire   [1:0] tmp_47_fu_3866_p3;
wire  signed [1:0] tmp_47_fu_3866_p5;
wire   [1:0] tmp_48_fu_3885_p1;
wire   [1:0] tmp_48_fu_3885_p3;
wire  signed [1:0] tmp_48_fu_3885_p5;
wire   [1:0] tmp_49_fu_3904_p1;
wire   [1:0] tmp_49_fu_3904_p3;
wire  signed [1:0] tmp_49_fu_3904_p5;
wire   [1:0] tmp_50_fu_3923_p1;
wire   [1:0] tmp_50_fu_3923_p3;
wire  signed [1:0] tmp_50_fu_3923_p5;
wire   [1:0] tmp_51_fu_3942_p1;
wire   [1:0] tmp_51_fu_3942_p3;
wire  signed [1:0] tmp_51_fu_3942_p5;
wire   [1:0] tmp_52_fu_3961_p1;
wire   [1:0] tmp_52_fu_3961_p3;
wire  signed [1:0] tmp_52_fu_3961_p5;
wire   [1:0] tmp_53_fu_3980_p1;
wire   [1:0] tmp_53_fu_3980_p3;
wire  signed [1:0] tmp_53_fu_3980_p5;
wire   [1:0] tmp_54_fu_3999_p1;
wire   [1:0] tmp_54_fu_3999_p3;
wire  signed [1:0] tmp_54_fu_3999_p5;
wire   [1:0] tmp_55_fu_4018_p1;
wire   [1:0] tmp_55_fu_4018_p3;
wire  signed [1:0] tmp_55_fu_4018_p5;
wire   [1:0] tmp_56_fu_4037_p1;
wire   [1:0] tmp_56_fu_4037_p3;
wire  signed [1:0] tmp_56_fu_4037_p5;
wire   [1:0] tmp_57_fu_4056_p1;
wire   [1:0] tmp_57_fu_4056_p3;
wire  signed [1:0] tmp_57_fu_4056_p5;
wire   [1:0] tmp_58_fu_4075_p1;
wire   [1:0] tmp_58_fu_4075_p3;
wire  signed [1:0] tmp_58_fu_4075_p5;
wire   [1:0] tmp_59_fu_4094_p1;
wire   [1:0] tmp_59_fu_4094_p3;
wire  signed [1:0] tmp_59_fu_4094_p5;
wire   [1:0] tmp_60_fu_4113_p1;
wire   [1:0] tmp_60_fu_4113_p3;
wire  signed [1:0] tmp_60_fu_4113_p5;
wire   [1:0] tmp_61_fu_4132_p1;
wire   [1:0] tmp_61_fu_4132_p3;
wire  signed [1:0] tmp_61_fu_4132_p5;
wire   [1:0] tmp_62_fu_4151_p1;
wire   [1:0] tmp_62_fu_4151_p3;
wire  signed [1:0] tmp_62_fu_4151_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 j_fu_126 = 4'd0;
#0 i_fu_130 = 4'd0;
#0 indvar_flatten6_fu_134 = 8'd0;
#0 indvar_flatten17_fu_138 = 11'd0;
#0 pf_all_done = 1'b0;
end

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_reg_5608),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_1886_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul54_s_reg_5613),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_1891_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul54_3_reg_5619),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_1896_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul54_180_1_reg_5625),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_1901_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_reg_5633),
    .din1(mul54_s_reg_5613_pp0_iter15_reg),
    .ce(1'b1),
    .dout(grp_fu_1906_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_9_reg_5652),
    .din1(mul54_1_reg_5638),
    .ce(1'b1),
    .dout(grp_fu_1910_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_18_reg_5657),
    .din1(mul54_180_1_reg_5625_pp0_iter16_reg),
    .ce(1'b1),
    .dout(grp_fu_1914_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_27_reg_5662),
    .din1(mul54_180_2_reg_5644),
    .ce(1'b1),
    .dout(grp_fu_1918_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_1_reg_5667),
    .din1(mul54_1_reg_5638_pp0_iter19_reg),
    .ce(1'b1),
    .dout(grp_fu_1922_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_10_reg_5672),
    .din1(mul54_148_s_reg_5677),
    .ce(1'b1),
    .dout(grp_fu_1926_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_19_reg_5688),
    .din1(mul54_180_2_reg_5644_pp0_iter20_reg),
    .ce(1'b1),
    .dout(grp_fu_1930_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_28_reg_5693),
    .din1(mul54_148_1_2_reg_5682),
    .ce(1'b1),
    .dout(grp_fu_1934_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_2_reg_5698),
    .din1(mul54_3_reg_5619_pp0_iter23_reg),
    .ce(1'b1),
    .dout(grp_fu_1938_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_11_reg_5717),
    .din1(mul54_180_1_reg_5625_pp0_iter24_reg),
    .ce(1'b1),
    .dout(grp_fu_1942_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_20_reg_5722),
    .din1(mul54_2_reg_5703),
    .ce(1'b1),
    .dout(grp_fu_1946_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_29_reg_5727),
    .din1(mul54_2_1_reg_5709),
    .ce(1'b1),
    .dout(grp_fu_1950_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_3_reg_5732),
    .din1(mul54_180_1_reg_5625_pp0_iter27_reg),
    .ce(1'b1),
    .dout(grp_fu_1954_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_12_reg_5745),
    .din1(mul54_180_2_reg_5644_pp0_iter28_reg),
    .ce(1'b1),
    .dout(grp_fu_1958_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_21_reg_5750),
    .din1(mul54_2_1_reg_5709_pp0_iter28_reg),
    .ce(1'b1),
    .dout(grp_fu_1962_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_30_reg_5755),
    .din1(mul54_2_2_reg_5737),
    .ce(1'b1),
    .dout(grp_fu_1966_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_4_reg_5760),
    .din1(mul54_180_2_reg_5644_pp0_iter31_reg),
    .ce(1'b1),
    .dout(grp_fu_1970_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_13_reg_5765),
    .din1(mul54_148_1_2_reg_5682_pp0_iter32_reg),
    .ce(1'b1),
    .dout(grp_fu_1974_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_22_reg_5776),
    .din1(mul54_2_2_reg_5737_pp0_iter32_reg),
    .ce(1'b1),
    .dout(grp_fu_1978_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_31_reg_5781),
    .din1(mul54_148_2_2_reg_5770),
    .ce(1'b1),
    .dout(grp_fu_1982_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_5_reg_5786),
    .din1(mul54_2_reg_5703_pp0_iter35_reg),
    .ce(1'b1),
    .dout(grp_fu_1986_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_14_reg_5791),
    .din1(mul54_2_1_reg_5709_pp0_iter36_reg),
    .ce(1'b1),
    .dout(grp_fu_1990_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_23_reg_5796),
    .din1(mul54_1_2_reg_5801),
    .ce(1'b1),
    .dout(grp_fu_1994_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_32_reg_5812),
    .din1(mul54_1_2_1_reg_5806),
    .ce(1'b1),
    .dout(grp_fu_1998_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_6_reg_5817),
    .din1(mul54_2_1_reg_5709_pp0_iter39_reg),
    .ce(1'b1),
    .dout(grp_fu_2002_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_15_reg_5822),
    .din1(mul54_2_2_reg_5737_pp0_iter40_reg),
    .ce(1'b1),
    .dout(grp_fu_2006_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_24_reg_5827),
    .din1(mul54_1_2_1_reg_5806_pp0_iter40_reg),
    .ce(1'b1),
    .dout(grp_fu_2010_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_33_reg_5838),
    .din1(mul54_1_2_2_reg_5832),
    .ce(1'b1),
    .dout(grp_fu_2014_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_7_reg_5843),
    .din1(mul54_2_2_reg_5737_pp0_iter43_reg),
    .ce(1'b1),
    .dout(grp_fu_2018_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_16_reg_5848),
    .din1(mul54_148_2_2_reg_5770_pp0_iter44_reg),
    .ce(1'b1),
    .dout(grp_fu_2022_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_25_reg_5853),
    .din1(mul54_1_2_2_reg_5832_pp0_iter44_reg),
    .ce(1'b1),
    .dout(grp_fu_2026_p2)
);

cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_34_reg_5858),
    .din1(mul54_1_1_2_2_reg_5863),
    .ce(1'b1),
    .dout(grp_fu_2030_p2)
);

cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_3_reg_4988),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_2034_p2)
);

cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_7_reg_5533),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_2039_p2)
);

cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_14_reg_5543),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_2044_p2)
);

cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_18_reg_5548),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_2049_p2)
);

cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_10_reg_5538_pp0_iter13_reg),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_2054_p2)
);

cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_22_reg_5553_pp0_iter13_reg),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_2059_p2)
);

cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_38_reg_5573_pp0_iter17_reg),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_2064_p2)
);

cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_42_reg_5578_pp0_iter17_reg),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_2069_p2)
);

cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_26_reg_5558_pp0_iter21_reg),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_2074_p2)
);

cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_30_reg_5563_pp0_iter21_reg),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_2079_p2)
);

cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_34_reg_5568_pp0_iter25_reg),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_2084_p2)
);

cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_46_reg_5583_pp0_iter29_reg),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_2089_p2)
);

cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_50_reg_5588_pp0_iter33_reg),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_2094_p2)
);

cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_54_reg_5593_pp0_iter33_reg),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_2099_p2)
);

cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_58_reg_5598_pp0_iter37_reg),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_2104_p2)
);

cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_62_reg_5603_pp0_iter41_reg),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_2109_p2)
);

cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_8_reg_5868),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_2114_p2)
);

cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_17_reg_5875),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_2119_p2)
);

cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_26_reg_5882),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_2124_p2)
);

cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_35_reg_5889),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_2129_p2)
);

cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2134_p0),
    .din1(max_val_reg_5896),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_2134_p2)
);

cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U89(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(relu_val_1_reg_5910),
    .din1(grp_fu_2138_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_2138_p2)
);

cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(relu_val_2_reg_5917_pp0_iter51_reg),
    .din1(grp_fu_2142_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_2142_p2)
);

cnn_accelerator_urem_4ns_4ns_3_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_4ns_4ns_3_8_1_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln35_1_fu_2242_p3),
    .din1(4'd5),
    .ce(1'b1),
    .dout(grp_fu_2258_p2)
);

cnn_accelerator_mul_4ns_6ns_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 9 ))
mul_4ns_6ns_9_1_1_U92(
    .din0(mul39_fu_2268_p0),
    .din1(mul39_fu_2268_p1),
    .dout(mul39_fu_2268_p2)
);

cnn_accelerator_urem_5ns_5ns_5_9_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
urem_5ns_5ns_5_9_1_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2292_p0),
    .din1(5'd10),
    .ce(1'b1),
    .dout(grp_fu_2292_p2)
);

cnn_accelerator_urem_5ns_5ns_5_9_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
urem_5ns_5ns_5_9_1_U94(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_24_fu_2298_p2),
    .din1(5'd10),
    .ce(1'b1),
    .dout(grp_fu_2304_p2)
);

cnn_accelerator_mul_5ns_7ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_5ns_7ns_11_1_1_U95(
    .din0(mul36_fu_2314_p0),
    .din1(mul36_fu_2314_p1),
    .dout(mul36_fu_2314_p2)
);

cnn_accelerator_urem_5ns_5ns_5_9_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
urem_5ns_5ns_5_9_1_U96(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_26_fu_2330_p2),
    .din1(5'd10),
    .ce(1'b1),
    .dout(grp_fu_2336_p2)
);

cnn_accelerator_mul_5ns_7ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_5ns_7ns_11_1_1_U97(
    .din0(mul_ln36_fu_2346_p0),
    .din1(mul_ln36_fu_2346_p1),
    .dout(mul_ln36_fu_2346_p2)
);

cnn_accelerator_urem_4ns_4ns_4_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
urem_4ns_4ns_4_8_1_U98(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln35_fu_2234_p3),
    .din1(4'd5),
    .ce(1'b1),
    .dout(grp_fu_2370_p2)
);

cnn_accelerator_mul_4ns_6ns_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 9 ))
mul_4ns_6ns_9_1_1_U99(
    .din0(mul_ln51_1_fu_2380_p0),
    .din1(mul_ln51_1_fu_2380_p1),
    .dout(mul_ln51_1_fu_2380_p2)
);

cnn_accelerator_urem_5ns_5ns_5_9_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
urem_5ns_5ns_5_9_1_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2404_p0),
    .din1(5'd10),
    .ce(1'b1),
    .dout(grp_fu_2404_p2)
);

cnn_accelerator_urem_5ns_5ns_5_9_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
urem_5ns_5ns_5_9_1_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln51_fu_2410_p2),
    .din1(5'd10),
    .ce(1'b1),
    .dout(grp_fu_2416_p2)
);

cnn_accelerator_mul_5ns_7ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_5ns_7ns_11_1_1_U102(
    .din0(mul_ln51_2_fu_2426_p0),
    .din1(mul_ln51_2_fu_2426_p1),
    .dout(mul_ln51_2_fu_2426_p2)
);

cnn_accelerator_urem_5ns_5ns_5_9_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
urem_5ns_5ns_5_9_1_U103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln51_1_fu_2442_p2),
    .din1(5'd10),
    .ce(1'b1),
    .dout(grp_fu_2448_p2)
);

cnn_accelerator_mul_5ns_7ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_5ns_7ns_11_1_1_U104(
    .din0(mul_ln51_3_fu_2458_p0),
    .din1(mul_ln51_3_fu_2458_p1),
    .dout(mul_ln51_3_fu_2458_p2)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U105(
    .din0(image_r_q15),
    .din1(image_1_q15),
    .din2(image_2_q15),
    .def(tmp_fu_2717_p7),
    .sel(trunc_ln3_reg_4719_pp0_iter7_reg),
    .dout(tmp_fu_2717_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U106(
    .din0(image_3_q15),
    .din1(image_4_q15),
    .din2(image_5_q15),
    .def(tmp_1_fu_2736_p7),
    .sel(trunc_ln3_reg_4719_pp0_iter7_reg),
    .dout(tmp_1_fu_2736_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U107(
    .din0(image_6_q15),
    .din1(image_7_q15),
    .din2(image_8_q15),
    .def(tmp_2_fu_2755_p7),
    .sel(trunc_ln3_reg_4719_pp0_iter7_reg),
    .dout(tmp_2_fu_2755_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U108(
    .din0(tmp_fu_2717_p9),
    .din1(tmp_1_fu_2736_p9),
    .din2(tmp_2_fu_2755_p9),
    .def(tmp_3_fu_2774_p7),
    .sel(p_cast_reg_4676_pp0_iter7_reg),
    .dout(tmp_3_fu_2774_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U109(
    .din0(image_r_q14),
    .din1(image_1_q14),
    .din2(image_2_q14),
    .def(tmp_4_fu_3030_p7),
    .sel(trunc_ln3_reg_4719_pp0_iter8_reg),
    .dout(tmp_4_fu_3030_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U110(
    .din0(image_3_q14),
    .din1(image_4_q14),
    .din2(image_5_q14),
    .def(tmp_5_fu_3049_p7),
    .sel(trunc_ln3_reg_4719_pp0_iter8_reg),
    .dout(tmp_5_fu_3049_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U111(
    .din0(image_6_q14),
    .din1(image_7_q14),
    .din2(image_8_q14),
    .def(tmp_6_fu_3068_p7),
    .sel(trunc_ln3_reg_4719_pp0_iter8_reg),
    .dout(tmp_6_fu_3068_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U112(
    .din0(tmp_4_fu_3030_p9),
    .din1(tmp_5_fu_3049_p9),
    .din2(tmp_6_fu_3068_p9),
    .def(tmp_7_fu_3087_p7),
    .sel(p_cast_reg_4676_pp0_iter8_reg),
    .dout(tmp_7_fu_3087_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U113(
    .din0(image_r_q13),
    .din1(image_1_q13),
    .din2(image_2_q13),
    .def(tmp_8_fu_3106_p7),
    .sel(trunc_ln51_1_reg_4757_pp0_iter8_reg),
    .dout(tmp_8_fu_3106_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U114(
    .din0(image_3_q13),
    .din1(image_4_q13),
    .din2(image_5_q13),
    .def(tmp_9_fu_3125_p7),
    .sel(trunc_ln51_1_reg_4757_pp0_iter8_reg),
    .dout(tmp_9_fu_3125_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U115(
    .din0(image_6_q13),
    .din1(image_7_q13),
    .din2(image_8_q13),
    .def(tmp_s_fu_3144_p7),
    .sel(trunc_ln51_1_reg_4757_pp0_iter8_reg),
    .dout(tmp_s_fu_3144_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U116(
    .din0(tmp_8_fu_3106_p9),
    .din1(tmp_9_fu_3125_p9),
    .din2(tmp_s_fu_3144_p9),
    .def(tmp_10_fu_3163_p7),
    .sel(p_cast_reg_4676_pp0_iter8_reg),
    .dout(tmp_10_fu_3163_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U117(
    .din0(image_r_q12),
    .din1(image_1_q12),
    .din2(image_2_q12),
    .def(tmp_11_fu_3182_p7),
    .sel(trunc_ln3_reg_4719_pp0_iter8_reg),
    .dout(tmp_11_fu_3182_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U118(
    .din0(image_3_q12),
    .din1(image_4_q12),
    .din2(image_5_q12),
    .def(tmp_12_fu_3201_p7),
    .sel(trunc_ln3_reg_4719_pp0_iter8_reg),
    .dout(tmp_12_fu_3201_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U119(
    .din0(image_6_q12),
    .din1(image_7_q12),
    .din2(image_8_q12),
    .def(tmp_13_fu_3220_p7),
    .sel(trunc_ln3_reg_4719_pp0_iter8_reg),
    .dout(tmp_13_fu_3220_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U120(
    .din0(tmp_11_fu_3182_p9),
    .din1(tmp_12_fu_3201_p9),
    .din2(tmp_13_fu_3220_p9),
    .def(tmp_14_fu_3239_p7),
    .sel(p_cast_reg_4676_pp0_iter8_reg),
    .dout(tmp_14_fu_3239_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U121(
    .din0(image_r_q11),
    .din1(image_1_q11),
    .din2(image_2_q11),
    .def(tmp_15_fu_3258_p7),
    .sel(trunc_ln3_reg_4719_pp0_iter8_reg),
    .dout(tmp_15_fu_3258_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U122(
    .din0(image_3_q11),
    .din1(image_4_q11),
    .din2(image_5_q11),
    .def(tmp_16_fu_3277_p7),
    .sel(trunc_ln3_reg_4719_pp0_iter8_reg),
    .dout(tmp_16_fu_3277_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U123(
    .din0(image_6_q11),
    .din1(image_7_q11),
    .din2(image_8_q11),
    .def(tmp_17_fu_3296_p7),
    .sel(trunc_ln3_reg_4719_pp0_iter8_reg),
    .dout(tmp_17_fu_3296_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U124(
    .din0(tmp_15_fu_3258_p9),
    .din1(tmp_16_fu_3277_p9),
    .din2(tmp_17_fu_3296_p9),
    .def(tmp_18_fu_3315_p7),
    .sel(p_cast_reg_4676_pp0_iter8_reg),
    .dout(tmp_18_fu_3315_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U125(
    .din0(image_r_q10),
    .din1(image_1_q10),
    .din2(image_2_q10),
    .def(tmp_19_fu_3334_p7),
    .sel(trunc_ln51_1_reg_4757_pp0_iter8_reg),
    .dout(tmp_19_fu_3334_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U126(
    .din0(image_3_q10),
    .din1(image_4_q10),
    .din2(image_5_q10),
    .def(tmp_20_fu_3353_p7),
    .sel(trunc_ln51_1_reg_4757_pp0_iter8_reg),
    .dout(tmp_20_fu_3353_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U127(
    .din0(image_6_q10),
    .din1(image_7_q10),
    .din2(image_8_q10),
    .def(tmp_21_fu_3372_p7),
    .sel(trunc_ln51_1_reg_4757_pp0_iter8_reg),
    .dout(tmp_21_fu_3372_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U128(
    .din0(tmp_19_fu_3334_p9),
    .din1(tmp_20_fu_3353_p9),
    .din2(tmp_21_fu_3372_p9),
    .def(tmp_22_fu_3391_p7),
    .sel(p_cast_reg_4676_pp0_iter8_reg),
    .dout(tmp_22_fu_3391_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U129(
    .din0(image_r_q9),
    .din1(image_1_q9),
    .din2(image_2_q9),
    .def(tmp_23_fu_3410_p7),
    .sel(trunc_ln3_reg_4719_pp0_iter8_reg),
    .dout(tmp_23_fu_3410_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U130(
    .din0(image_3_q9),
    .din1(image_4_q9),
    .din2(image_5_q9),
    .def(tmp_24_fu_3429_p7),
    .sel(trunc_ln3_reg_4719_pp0_iter8_reg),
    .dout(tmp_24_fu_3429_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U131(
    .din0(image_6_q9),
    .din1(image_7_q9),
    .din2(image_8_q9),
    .def(tmp_25_fu_3448_p7),
    .sel(trunc_ln3_reg_4719_pp0_iter8_reg),
    .dout(tmp_25_fu_3448_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U132(
    .din0(tmp_23_fu_3410_p9),
    .din1(tmp_24_fu_3429_p9),
    .din2(tmp_25_fu_3448_p9),
    .def(tmp_26_fu_3467_p7),
    .sel(p_cast3_reg_4698_pp0_iter8_reg),
    .dout(tmp_26_fu_3467_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U133(
    .din0(image_r_q8),
    .din1(image_1_q8),
    .din2(image_2_q8),
    .def(tmp_27_fu_3486_p7),
    .sel(trunc_ln3_reg_4719_pp0_iter8_reg),
    .dout(tmp_27_fu_3486_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U134(
    .din0(image_3_q8),
    .din1(image_4_q8),
    .din2(image_5_q8),
    .def(tmp_28_fu_3505_p7),
    .sel(trunc_ln3_reg_4719_pp0_iter8_reg),
    .dout(tmp_28_fu_3505_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U135(
    .din0(image_6_q8),
    .din1(image_7_q8),
    .din2(image_8_q8),
    .def(tmp_29_fu_3524_p7),
    .sel(trunc_ln3_reg_4719_pp0_iter8_reg),
    .dout(tmp_29_fu_3524_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U136(
    .din0(tmp_27_fu_3486_p9),
    .din1(tmp_28_fu_3505_p9),
    .din2(tmp_29_fu_3524_p9),
    .def(tmp_30_fu_3543_p7),
    .sel(p_cast3_reg_4698_pp0_iter8_reg),
    .dout(tmp_30_fu_3543_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U137(
    .din0(image_r_q7),
    .din1(image_1_q7),
    .din2(image_2_q7),
    .def(tmp_31_fu_3562_p7),
    .sel(trunc_ln51_1_reg_4757_pp0_iter8_reg),
    .dout(tmp_31_fu_3562_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U138(
    .din0(image_3_q7),
    .din1(image_4_q7),
    .din2(image_5_q7),
    .def(tmp_32_fu_3581_p7),
    .sel(trunc_ln51_1_reg_4757_pp0_iter8_reg),
    .dout(tmp_32_fu_3581_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U139(
    .din0(image_6_q7),
    .din1(image_7_q7),
    .din2(image_8_q7),
    .def(tmp_33_fu_3600_p7),
    .sel(trunc_ln51_1_reg_4757_pp0_iter8_reg),
    .dout(tmp_33_fu_3600_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U140(
    .din0(tmp_31_fu_3562_p9),
    .din1(tmp_32_fu_3581_p9),
    .din2(tmp_33_fu_3600_p9),
    .def(tmp_34_fu_3619_p7),
    .sel(p_cast3_reg_4698_pp0_iter8_reg),
    .dout(tmp_34_fu_3619_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U141(
    .din0(image_r_q6),
    .din1(image_1_q6),
    .din2(image_2_q6),
    .def(tmp_35_fu_3638_p7),
    .sel(trunc_ln51_2_reg_4778_pp0_iter8_reg),
    .dout(tmp_35_fu_3638_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U142(
    .din0(image_3_q6),
    .din1(image_4_q6),
    .din2(image_5_q6),
    .def(tmp_36_fu_3657_p7),
    .sel(trunc_ln51_2_reg_4778_pp0_iter8_reg),
    .dout(tmp_36_fu_3657_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U143(
    .din0(image_6_q6),
    .din1(image_7_q6),
    .din2(image_8_q6),
    .def(tmp_37_fu_3676_p7),
    .sel(trunc_ln51_2_reg_4778_pp0_iter8_reg),
    .dout(tmp_37_fu_3676_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U144(
    .din0(tmp_35_fu_3638_p9),
    .din1(tmp_36_fu_3657_p9),
    .din2(tmp_37_fu_3676_p9),
    .def(tmp_38_fu_3695_p7),
    .sel(p_cast_reg_4676_pp0_iter8_reg),
    .dout(tmp_38_fu_3695_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U145(
    .din0(image_r_q5),
    .din1(image_1_q5),
    .din2(image_2_q5),
    .def(tmp_39_fu_3714_p7),
    .sel(trunc_ln51_2_reg_4778_pp0_iter8_reg),
    .dout(tmp_39_fu_3714_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U146(
    .din0(image_3_q5),
    .din1(image_4_q5),
    .din2(image_5_q5),
    .def(tmp_40_fu_3733_p7),
    .sel(trunc_ln51_2_reg_4778_pp0_iter8_reg),
    .dout(tmp_40_fu_3733_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U147(
    .din0(image_6_q5),
    .din1(image_7_q5),
    .din2(image_8_q5),
    .def(tmp_41_fu_3752_p7),
    .sel(trunc_ln51_2_reg_4778_pp0_iter8_reg),
    .dout(tmp_41_fu_3752_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U148(
    .din0(tmp_39_fu_3714_p9),
    .din1(tmp_40_fu_3733_p9),
    .din2(tmp_41_fu_3752_p9),
    .def(tmp_42_fu_3771_p7),
    .sel(p_cast_reg_4676_pp0_iter8_reg),
    .dout(tmp_42_fu_3771_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U149(
    .din0(image_r_q4),
    .din1(image_1_q4),
    .din2(image_2_q4),
    .def(tmp_43_fu_3790_p7),
    .sel(trunc_ln51_2_reg_4778_pp0_iter8_reg),
    .dout(tmp_43_fu_3790_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U150(
    .din0(image_3_q4),
    .din1(image_4_q4),
    .din2(image_5_q4),
    .def(tmp_44_fu_3809_p7),
    .sel(trunc_ln51_2_reg_4778_pp0_iter8_reg),
    .dout(tmp_44_fu_3809_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U151(
    .din0(image_6_q4),
    .din1(image_7_q4),
    .din2(image_8_q4),
    .def(tmp_45_fu_3828_p7),
    .sel(trunc_ln51_2_reg_4778_pp0_iter8_reg),
    .dout(tmp_45_fu_3828_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U152(
    .din0(tmp_43_fu_3790_p9),
    .din1(tmp_44_fu_3809_p9),
    .din2(tmp_45_fu_3828_p9),
    .def(tmp_46_fu_3847_p7),
    .sel(p_cast3_reg_4698_pp0_iter8_reg),
    .dout(tmp_46_fu_3847_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U153(
    .din0(image_r_q3),
    .din1(image_1_q3),
    .din2(image_2_q3),
    .def(tmp_47_fu_3866_p7),
    .sel(trunc_ln3_reg_4719_pp0_iter8_reg),
    .dout(tmp_47_fu_3866_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U154(
    .din0(image_3_q3),
    .din1(image_4_q3),
    .din2(image_5_q3),
    .def(tmp_48_fu_3885_p7),
    .sel(trunc_ln3_reg_4719_pp0_iter8_reg),
    .dout(tmp_48_fu_3885_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U155(
    .din0(image_6_q3),
    .din1(image_7_q3),
    .din2(image_8_q3),
    .def(tmp_49_fu_3904_p7),
    .sel(trunc_ln3_reg_4719_pp0_iter8_reg),
    .dout(tmp_49_fu_3904_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U156(
    .din0(tmp_47_fu_3866_p9),
    .din1(tmp_48_fu_3885_p9),
    .din2(tmp_49_fu_3904_p9),
    .def(tmp_50_fu_3923_p7),
    .sel(trunc_ln2_reg_4711_pp0_iter8_reg),
    .dout(tmp_50_fu_3923_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U157(
    .din0(image_r_q2),
    .din1(image_1_q2),
    .din2(image_2_q2),
    .def(tmp_51_fu_3942_p7),
    .sel(trunc_ln3_reg_4719_pp0_iter8_reg),
    .dout(tmp_51_fu_3942_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U158(
    .din0(image_3_q2),
    .din1(image_4_q2),
    .din2(image_5_q2),
    .def(tmp_52_fu_3961_p7),
    .sel(trunc_ln3_reg_4719_pp0_iter8_reg),
    .dout(tmp_52_fu_3961_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U159(
    .din0(image_6_q2),
    .din1(image_7_q2),
    .din2(image_8_q2),
    .def(tmp_53_fu_3980_p7),
    .sel(trunc_ln3_reg_4719_pp0_iter8_reg),
    .dout(tmp_53_fu_3980_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U160(
    .din0(tmp_51_fu_3942_p9),
    .din1(tmp_52_fu_3961_p9),
    .din2(tmp_53_fu_3980_p9),
    .def(tmp_54_fu_3999_p7),
    .sel(trunc_ln2_reg_4711_pp0_iter8_reg),
    .dout(tmp_54_fu_3999_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U161(
    .din0(image_r_q1),
    .din1(image_1_q1),
    .din2(image_2_q1),
    .def(tmp_55_fu_4018_p7),
    .sel(trunc_ln51_1_reg_4757_pp0_iter8_reg),
    .dout(tmp_55_fu_4018_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U162(
    .din0(image_3_q1),
    .din1(image_4_q1),
    .din2(image_5_q1),
    .def(tmp_56_fu_4037_p7),
    .sel(trunc_ln51_1_reg_4757_pp0_iter8_reg),
    .dout(tmp_56_fu_4037_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U163(
    .din0(image_6_q1),
    .din1(image_7_q1),
    .din2(image_8_q1),
    .def(tmp_57_fu_4056_p7),
    .sel(trunc_ln51_1_reg_4757_pp0_iter8_reg),
    .dout(tmp_57_fu_4056_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U164(
    .din0(tmp_55_fu_4018_p9),
    .din1(tmp_56_fu_4037_p9),
    .din2(tmp_57_fu_4056_p9),
    .def(tmp_58_fu_4075_p7),
    .sel(trunc_ln2_reg_4711_pp0_iter8_reg),
    .dout(tmp_58_fu_4075_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U165(
    .din0(image_r_q0),
    .din1(image_1_q0),
    .din2(image_2_q0),
    .def(tmp_59_fu_4094_p7),
    .sel(trunc_ln51_2_reg_4778_pp0_iter8_reg),
    .dout(tmp_59_fu_4094_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U166(
    .din0(image_3_q0),
    .din1(image_4_q0),
    .din2(image_5_q0),
    .def(tmp_60_fu_4113_p7),
    .sel(trunc_ln51_2_reg_4778_pp0_iter8_reg),
    .dout(tmp_60_fu_4113_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U167(
    .din0(image_6_q0),
    .din1(image_7_q0),
    .din2(image_8_q0),
    .def(tmp_61_fu_4132_p7),
    .sel(trunc_ln51_2_reg_4778_pp0_iter8_reg),
    .dout(tmp_61_fu_4132_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_accelerator_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U168(
    .din0(tmp_59_fu_4094_p9),
    .din1(tmp_60_fu_4113_p9),
    .din2(tmp_61_fu_4132_p9),
    .def(tmp_62_fu_4151_p7),
    .sel(trunc_ln2_reg_4711_pp0_iter8_reg),
    .dout(tmp_62_fu_4151_p9)
);

cnn_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(pf_all_done),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(pf_all_done)
);

cnn_accelerator_frp_pipeline_valid #(
    .PipelineLatency( 54 ),
    .PipelineII( 1 ),
    .CeilLog2Stages( 6 ),
    .ExitLatency( 0 ))
frp_pipeline_valid_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .valid_in(ap_frp_vld_in),
    .exitcond(frp_pipeline_valid_U_exitcond),
    .valid_out(frp_pipeline_valid_U_valid_out),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

cnn_accelerator_frp_fifoout #(
    .BlockingType( 1 ),
    .PipeLatency( 54 ),
    .PipelineII( 1 ),
    .DataWidth( 32 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 6 ),
    .CeilLog2FDepth( 6 ),
    .PfAllDoneEnable( 2 ))
pf_pool_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(bitcast_ln59_fu_4629_p1),
    .data_out(pf_pool_stream_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(pool_stream_write_local),
    .data_out_vld(pf_pool_stream_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(1'b1),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_pool_stream_U_pf_ready),
    .pf_done(pf_pool_stream_U_pf_done),
    .data_out_read(pool_stream_full_n),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pf_all_done <= 1'b0;
    end else begin
        pf_all_done <= pf_pool_stream_U_pf_done;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[6'd0] == 1'b1) & ((icmp_ln34_fu_2169_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        i_fu_130 <= select_ln35_1_fu_2242_p3;
    end else if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_fu_130 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[6'd0] == 1'b1) & ((icmp_ln34_fu_2169_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        indvar_flatten17_fu_138 <= add_ln34_fu_2175_p2;
    end else if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten17_fu_138 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[6'd0] == 1'b1) & ((icmp_ln34_fu_2169_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        indvar_flatten6_fu_134 <= select_ln35_2_fu_2486_p3;
    end else if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten6_fu_134 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[6'd0] == 1'b1) & ((icmp_ln34_fu_2169_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        j_fu_126 <= add_ln36_fu_2474_p2;
    end else if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        j_fu_126 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
        ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
        ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
        ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
        ap_loop_exit_ready_pp0_iter46_reg <= ap_loop_exit_ready_pp0_iter45_reg;
        ap_loop_exit_ready_pp0_iter47_reg <= ap_loop_exit_ready_pp0_iter46_reg;
        ap_loop_exit_ready_pp0_iter48_reg <= ap_loop_exit_ready_pp0_iter47_reg;
        ap_loop_exit_ready_pp0_iter49_reg <= ap_loop_exit_ready_pp0_iter48_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter50_reg <= ap_loop_exit_ready_pp0_iter49_reg;
        ap_loop_exit_ready_pp0_iter51_reg <= ap_loop_exit_ready_pp0_iter50_reg;
        ap_loop_exit_ready_pp0_iter52_reg <= ap_loop_exit_ready_pp0_iter51_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        max_val_2_reg_5924 <= max_val_2_fu_4445_p3;
        max_val_4_reg_5931 <= max_val_4_fu_4534_p3;
        max_val_reg_5896 <= max_val_fu_4211_p3;
        max_val_reg_5896_pp0_iter50_reg <= max_val_reg_5896;
        mul54_148_1_2_reg_5682 <= grp_fu_2069_p2;
        mul54_148_1_2_reg_5682_pp0_iter21_reg <= mul54_148_1_2_reg_5682;
        mul54_148_1_2_reg_5682_pp0_iter22_reg <= mul54_148_1_2_reg_5682_pp0_iter21_reg;
        mul54_148_1_2_reg_5682_pp0_iter23_reg <= mul54_148_1_2_reg_5682_pp0_iter22_reg;
        mul54_148_1_2_reg_5682_pp0_iter24_reg <= mul54_148_1_2_reg_5682_pp0_iter23_reg;
        mul54_148_1_2_reg_5682_pp0_iter25_reg <= mul54_148_1_2_reg_5682_pp0_iter24_reg;
        mul54_148_1_2_reg_5682_pp0_iter26_reg <= mul54_148_1_2_reg_5682_pp0_iter25_reg;
        mul54_148_1_2_reg_5682_pp0_iter27_reg <= mul54_148_1_2_reg_5682_pp0_iter26_reg;
        mul54_148_1_2_reg_5682_pp0_iter28_reg <= mul54_148_1_2_reg_5682_pp0_iter27_reg;
        mul54_148_1_2_reg_5682_pp0_iter29_reg <= mul54_148_1_2_reg_5682_pp0_iter28_reg;
        mul54_148_1_2_reg_5682_pp0_iter30_reg <= mul54_148_1_2_reg_5682_pp0_iter29_reg;
        mul54_148_1_2_reg_5682_pp0_iter31_reg <= mul54_148_1_2_reg_5682_pp0_iter30_reg;
        mul54_148_1_2_reg_5682_pp0_iter32_reg <= mul54_148_1_2_reg_5682_pp0_iter31_reg;
        mul54_148_2_2_reg_5770 <= grp_fu_2089_p2;
        mul54_148_2_2_reg_5770_pp0_iter33_reg <= mul54_148_2_2_reg_5770;
        mul54_148_2_2_reg_5770_pp0_iter34_reg <= mul54_148_2_2_reg_5770_pp0_iter33_reg;
        mul54_148_2_2_reg_5770_pp0_iter35_reg <= mul54_148_2_2_reg_5770_pp0_iter34_reg;
        mul54_148_2_2_reg_5770_pp0_iter36_reg <= mul54_148_2_2_reg_5770_pp0_iter35_reg;
        mul54_148_2_2_reg_5770_pp0_iter37_reg <= mul54_148_2_2_reg_5770_pp0_iter36_reg;
        mul54_148_2_2_reg_5770_pp0_iter38_reg <= mul54_148_2_2_reg_5770_pp0_iter37_reg;
        mul54_148_2_2_reg_5770_pp0_iter39_reg <= mul54_148_2_2_reg_5770_pp0_iter38_reg;
        mul54_148_2_2_reg_5770_pp0_iter40_reg <= mul54_148_2_2_reg_5770_pp0_iter39_reg;
        mul54_148_2_2_reg_5770_pp0_iter41_reg <= mul54_148_2_2_reg_5770_pp0_iter40_reg;
        mul54_148_2_2_reg_5770_pp0_iter42_reg <= mul54_148_2_2_reg_5770_pp0_iter41_reg;
        mul54_148_2_2_reg_5770_pp0_iter43_reg <= mul54_148_2_2_reg_5770_pp0_iter42_reg;
        mul54_148_2_2_reg_5770_pp0_iter44_reg <= mul54_148_2_2_reg_5770_pp0_iter43_reg;
        mul54_148_s_reg_5677 <= grp_fu_2064_p2;
        mul54_180_1_reg_5625 <= grp_fu_2049_p2;
        mul54_180_1_reg_5625_pp0_iter13_reg <= mul54_180_1_reg_5625;
        mul54_180_1_reg_5625_pp0_iter14_reg <= mul54_180_1_reg_5625_pp0_iter13_reg;
        mul54_180_1_reg_5625_pp0_iter15_reg <= mul54_180_1_reg_5625_pp0_iter14_reg;
        mul54_180_1_reg_5625_pp0_iter16_reg <= mul54_180_1_reg_5625_pp0_iter15_reg;
        mul54_180_1_reg_5625_pp0_iter17_reg <= mul54_180_1_reg_5625_pp0_iter16_reg;
        mul54_180_1_reg_5625_pp0_iter18_reg <= mul54_180_1_reg_5625_pp0_iter17_reg;
        mul54_180_1_reg_5625_pp0_iter19_reg <= mul54_180_1_reg_5625_pp0_iter18_reg;
        mul54_180_1_reg_5625_pp0_iter20_reg <= mul54_180_1_reg_5625_pp0_iter19_reg;
        mul54_180_1_reg_5625_pp0_iter21_reg <= mul54_180_1_reg_5625_pp0_iter20_reg;
        mul54_180_1_reg_5625_pp0_iter22_reg <= mul54_180_1_reg_5625_pp0_iter21_reg;
        mul54_180_1_reg_5625_pp0_iter23_reg <= mul54_180_1_reg_5625_pp0_iter22_reg;
        mul54_180_1_reg_5625_pp0_iter24_reg <= mul54_180_1_reg_5625_pp0_iter23_reg;
        mul54_180_1_reg_5625_pp0_iter25_reg <= mul54_180_1_reg_5625_pp0_iter24_reg;
        mul54_180_1_reg_5625_pp0_iter26_reg <= mul54_180_1_reg_5625_pp0_iter25_reg;
        mul54_180_1_reg_5625_pp0_iter27_reg <= mul54_180_1_reg_5625_pp0_iter26_reg;
        mul54_180_2_reg_5644 <= grp_fu_2059_p2;
        mul54_180_2_reg_5644_pp0_iter17_reg <= mul54_180_2_reg_5644;
        mul54_180_2_reg_5644_pp0_iter18_reg <= mul54_180_2_reg_5644_pp0_iter17_reg;
        mul54_180_2_reg_5644_pp0_iter19_reg <= mul54_180_2_reg_5644_pp0_iter18_reg;
        mul54_180_2_reg_5644_pp0_iter20_reg <= mul54_180_2_reg_5644_pp0_iter19_reg;
        mul54_180_2_reg_5644_pp0_iter21_reg <= mul54_180_2_reg_5644_pp0_iter20_reg;
        mul54_180_2_reg_5644_pp0_iter22_reg <= mul54_180_2_reg_5644_pp0_iter21_reg;
        mul54_180_2_reg_5644_pp0_iter23_reg <= mul54_180_2_reg_5644_pp0_iter22_reg;
        mul54_180_2_reg_5644_pp0_iter24_reg <= mul54_180_2_reg_5644_pp0_iter23_reg;
        mul54_180_2_reg_5644_pp0_iter25_reg <= mul54_180_2_reg_5644_pp0_iter24_reg;
        mul54_180_2_reg_5644_pp0_iter26_reg <= mul54_180_2_reg_5644_pp0_iter25_reg;
        mul54_180_2_reg_5644_pp0_iter27_reg <= mul54_180_2_reg_5644_pp0_iter26_reg;
        mul54_180_2_reg_5644_pp0_iter28_reg <= mul54_180_2_reg_5644_pp0_iter27_reg;
        mul54_180_2_reg_5644_pp0_iter29_reg <= mul54_180_2_reg_5644_pp0_iter28_reg;
        mul54_180_2_reg_5644_pp0_iter30_reg <= mul54_180_2_reg_5644_pp0_iter29_reg;
        mul54_180_2_reg_5644_pp0_iter31_reg <= mul54_180_2_reg_5644_pp0_iter30_reg;
        mul54_1_1_2_2_reg_5863 <= grp_fu_2109_p2;
        mul54_1_2_1_reg_5806 <= grp_fu_2099_p2;
        mul54_1_2_1_reg_5806_pp0_iter37_reg <= mul54_1_2_1_reg_5806;
        mul54_1_2_1_reg_5806_pp0_iter38_reg <= mul54_1_2_1_reg_5806_pp0_iter37_reg;
        mul54_1_2_1_reg_5806_pp0_iter39_reg <= mul54_1_2_1_reg_5806_pp0_iter38_reg;
        mul54_1_2_1_reg_5806_pp0_iter40_reg <= mul54_1_2_1_reg_5806_pp0_iter39_reg;
        mul54_1_2_2_reg_5832 <= grp_fu_2104_p2;
        mul54_1_2_2_reg_5832_pp0_iter41_reg <= mul54_1_2_2_reg_5832;
        mul54_1_2_2_reg_5832_pp0_iter42_reg <= mul54_1_2_2_reg_5832_pp0_iter41_reg;
        mul54_1_2_2_reg_5832_pp0_iter43_reg <= mul54_1_2_2_reg_5832_pp0_iter42_reg;
        mul54_1_2_2_reg_5832_pp0_iter44_reg <= mul54_1_2_2_reg_5832_pp0_iter43_reg;
        mul54_1_2_reg_5801 <= grp_fu_2094_p2;
        mul54_1_reg_5638 <= grp_fu_2054_p2;
        mul54_1_reg_5638_pp0_iter17_reg <= mul54_1_reg_5638;
        mul54_1_reg_5638_pp0_iter18_reg <= mul54_1_reg_5638_pp0_iter17_reg;
        mul54_1_reg_5638_pp0_iter19_reg <= mul54_1_reg_5638_pp0_iter18_reg;
        mul54_2_1_reg_5709 <= grp_fu_2079_p2;
        mul54_2_1_reg_5709_pp0_iter25_reg <= mul54_2_1_reg_5709;
        mul54_2_1_reg_5709_pp0_iter26_reg <= mul54_2_1_reg_5709_pp0_iter25_reg;
        mul54_2_1_reg_5709_pp0_iter27_reg <= mul54_2_1_reg_5709_pp0_iter26_reg;
        mul54_2_1_reg_5709_pp0_iter28_reg <= mul54_2_1_reg_5709_pp0_iter27_reg;
        mul54_2_1_reg_5709_pp0_iter29_reg <= mul54_2_1_reg_5709_pp0_iter28_reg;
        mul54_2_1_reg_5709_pp0_iter30_reg <= mul54_2_1_reg_5709_pp0_iter29_reg;
        mul54_2_1_reg_5709_pp0_iter31_reg <= mul54_2_1_reg_5709_pp0_iter30_reg;
        mul54_2_1_reg_5709_pp0_iter32_reg <= mul54_2_1_reg_5709_pp0_iter31_reg;
        mul54_2_1_reg_5709_pp0_iter33_reg <= mul54_2_1_reg_5709_pp0_iter32_reg;
        mul54_2_1_reg_5709_pp0_iter34_reg <= mul54_2_1_reg_5709_pp0_iter33_reg;
        mul54_2_1_reg_5709_pp0_iter35_reg <= mul54_2_1_reg_5709_pp0_iter34_reg;
        mul54_2_1_reg_5709_pp0_iter36_reg <= mul54_2_1_reg_5709_pp0_iter35_reg;
        mul54_2_1_reg_5709_pp0_iter37_reg <= mul54_2_1_reg_5709_pp0_iter36_reg;
        mul54_2_1_reg_5709_pp0_iter38_reg <= mul54_2_1_reg_5709_pp0_iter37_reg;
        mul54_2_1_reg_5709_pp0_iter39_reg <= mul54_2_1_reg_5709_pp0_iter38_reg;
        mul54_2_2_reg_5737 <= grp_fu_2084_p2;
        mul54_2_2_reg_5737_pp0_iter29_reg <= mul54_2_2_reg_5737;
        mul54_2_2_reg_5737_pp0_iter30_reg <= mul54_2_2_reg_5737_pp0_iter29_reg;
        mul54_2_2_reg_5737_pp0_iter31_reg <= mul54_2_2_reg_5737_pp0_iter30_reg;
        mul54_2_2_reg_5737_pp0_iter32_reg <= mul54_2_2_reg_5737_pp0_iter31_reg;
        mul54_2_2_reg_5737_pp0_iter33_reg <= mul54_2_2_reg_5737_pp0_iter32_reg;
        mul54_2_2_reg_5737_pp0_iter34_reg <= mul54_2_2_reg_5737_pp0_iter33_reg;
        mul54_2_2_reg_5737_pp0_iter35_reg <= mul54_2_2_reg_5737_pp0_iter34_reg;
        mul54_2_2_reg_5737_pp0_iter36_reg <= mul54_2_2_reg_5737_pp0_iter35_reg;
        mul54_2_2_reg_5737_pp0_iter37_reg <= mul54_2_2_reg_5737_pp0_iter36_reg;
        mul54_2_2_reg_5737_pp0_iter38_reg <= mul54_2_2_reg_5737_pp0_iter37_reg;
        mul54_2_2_reg_5737_pp0_iter39_reg <= mul54_2_2_reg_5737_pp0_iter38_reg;
        mul54_2_2_reg_5737_pp0_iter40_reg <= mul54_2_2_reg_5737_pp0_iter39_reg;
        mul54_2_2_reg_5737_pp0_iter41_reg <= mul54_2_2_reg_5737_pp0_iter40_reg;
        mul54_2_2_reg_5737_pp0_iter42_reg <= mul54_2_2_reg_5737_pp0_iter41_reg;
        mul54_2_2_reg_5737_pp0_iter43_reg <= mul54_2_2_reg_5737_pp0_iter42_reg;
        mul54_2_reg_5703 <= grp_fu_2074_p2;
        mul54_2_reg_5703_pp0_iter25_reg <= mul54_2_reg_5703;
        mul54_2_reg_5703_pp0_iter26_reg <= mul54_2_reg_5703_pp0_iter25_reg;
        mul54_2_reg_5703_pp0_iter27_reg <= mul54_2_reg_5703_pp0_iter26_reg;
        mul54_2_reg_5703_pp0_iter28_reg <= mul54_2_reg_5703_pp0_iter27_reg;
        mul54_2_reg_5703_pp0_iter29_reg <= mul54_2_reg_5703_pp0_iter28_reg;
        mul54_2_reg_5703_pp0_iter30_reg <= mul54_2_reg_5703_pp0_iter29_reg;
        mul54_2_reg_5703_pp0_iter31_reg <= mul54_2_reg_5703_pp0_iter30_reg;
        mul54_2_reg_5703_pp0_iter32_reg <= mul54_2_reg_5703_pp0_iter31_reg;
        mul54_2_reg_5703_pp0_iter33_reg <= mul54_2_reg_5703_pp0_iter32_reg;
        mul54_2_reg_5703_pp0_iter34_reg <= mul54_2_reg_5703_pp0_iter33_reg;
        mul54_2_reg_5703_pp0_iter35_reg <= mul54_2_reg_5703_pp0_iter34_reg;
        mul54_3_reg_5619 <= grp_fu_2044_p2;
        mul54_3_reg_5619_pp0_iter13_reg <= mul54_3_reg_5619;
        mul54_3_reg_5619_pp0_iter14_reg <= mul54_3_reg_5619_pp0_iter13_reg;
        mul54_3_reg_5619_pp0_iter15_reg <= mul54_3_reg_5619_pp0_iter14_reg;
        mul54_3_reg_5619_pp0_iter16_reg <= mul54_3_reg_5619_pp0_iter15_reg;
        mul54_3_reg_5619_pp0_iter17_reg <= mul54_3_reg_5619_pp0_iter16_reg;
        mul54_3_reg_5619_pp0_iter18_reg <= mul54_3_reg_5619_pp0_iter17_reg;
        mul54_3_reg_5619_pp0_iter19_reg <= mul54_3_reg_5619_pp0_iter18_reg;
        mul54_3_reg_5619_pp0_iter20_reg <= mul54_3_reg_5619_pp0_iter19_reg;
        mul54_3_reg_5619_pp0_iter21_reg <= mul54_3_reg_5619_pp0_iter20_reg;
        mul54_3_reg_5619_pp0_iter22_reg <= mul54_3_reg_5619_pp0_iter21_reg;
        mul54_3_reg_5619_pp0_iter23_reg <= mul54_3_reg_5619_pp0_iter22_reg;
        mul54_s_reg_5613 <= grp_fu_2039_p2;
        mul54_s_reg_5613_pp0_iter13_reg <= mul54_s_reg_5613;
        mul54_s_reg_5613_pp0_iter14_reg <= mul54_s_reg_5613_pp0_iter13_reg;
        mul54_s_reg_5613_pp0_iter15_reg <= mul54_s_reg_5613_pp0_iter14_reg;
        mul_ln51_reg_4794[6 : 2] <= mul_ln51_fu_2538_p2[6 : 2];
        mul_reg_5608 <= grp_fu_2034_p2;
        p_cast3_reg_4698_pp0_iter2_reg <= p_cast3_reg_4698_pp0_iter1_reg;
        p_cast3_reg_4698_pp0_iter3_reg <= p_cast3_reg_4698_pp0_iter2_reg;
        p_cast3_reg_4698_pp0_iter4_reg <= p_cast3_reg_4698_pp0_iter3_reg;
        p_cast3_reg_4698_pp0_iter5_reg <= p_cast3_reg_4698_pp0_iter4_reg;
        p_cast3_reg_4698_pp0_iter6_reg <= p_cast3_reg_4698_pp0_iter5_reg;
        p_cast3_reg_4698_pp0_iter7_reg <= p_cast3_reg_4698_pp0_iter6_reg;
        p_cast3_reg_4698_pp0_iter8_reg <= p_cast3_reg_4698_pp0_iter7_reg;
        p_cast_reg_4676_pp0_iter2_reg <= p_cast_reg_4676_pp0_iter1_reg;
        p_cast_reg_4676_pp0_iter3_reg <= p_cast_reg_4676_pp0_iter2_reg;
        p_cast_reg_4676_pp0_iter4_reg <= p_cast_reg_4676_pp0_iter3_reg;
        p_cast_reg_4676_pp0_iter5_reg <= p_cast_reg_4676_pp0_iter4_reg;
        p_cast_reg_4676_pp0_iter6_reg <= p_cast_reg_4676_pp0_iter5_reg;
        p_cast_reg_4676_pp0_iter7_reg <= p_cast_reg_4676_pp0_iter6_reg;
        p_cast_reg_4676_pp0_iter8_reg <= p_cast_reg_4676_pp0_iter7_reg;
        relu_val_1_reg_5910 <= relu_val_1_fu_4308_p3;
        relu_val_1_reg_5910_pp0_iter51_reg <= relu_val_1_reg_5910;
        relu_val_2_reg_5917 <= relu_val_2_fu_4356_p3;
        relu_val_2_reg_5917_pp0_iter51_reg <= relu_val_2_reg_5917;
        relu_val_2_reg_5917_pp0_iter52_reg <= relu_val_2_reg_5917_pp0_iter51_reg;
        relu_val_reg_5903 <= relu_val_fu_4259_p3;
        sum_10_reg_5672 <= grp_fu_1910_p2;
        sum_11_reg_5717 <= grp_fu_1926_p2;
        sum_12_reg_5745 <= grp_fu_1942_p2;
        sum_13_reg_5765 <= grp_fu_1958_p2;
        sum_14_reg_5791 <= grp_fu_1974_p2;
        sum_15_reg_5822 <= grp_fu_1990_p2;
        sum_16_reg_5848 <= grp_fu_2006_p2;
        sum_17_reg_5875 <= grp_fu_2022_p2;
        sum_17_reg_5875_pp0_iter49_reg <= sum_17_reg_5875;
        sum_18_reg_5657 <= grp_fu_1896_p2;
        sum_19_reg_5688 <= grp_fu_1914_p2;
        sum_1_reg_5667 <= grp_fu_1906_p2;
        sum_20_reg_5722 <= grp_fu_1930_p2;
        sum_21_reg_5750 <= grp_fu_1946_p2;
        sum_22_reg_5776 <= grp_fu_1962_p2;
        sum_23_reg_5796 <= grp_fu_1978_p2;
        sum_24_reg_5827 <= grp_fu_1994_p2;
        sum_25_reg_5853 <= grp_fu_2010_p2;
        sum_26_reg_5882 <= grp_fu_2026_p2;
        sum_26_reg_5882_pp0_iter49_reg <= sum_26_reg_5882;
        sum_27_reg_5662 <= grp_fu_1901_p2;
        sum_28_reg_5693 <= grp_fu_1918_p2;
        sum_29_reg_5727 <= grp_fu_1934_p2;
        sum_2_reg_5698 <= grp_fu_1922_p2;
        sum_30_reg_5755 <= grp_fu_1950_p2;
        sum_31_reg_5781 <= grp_fu_1966_p2;
        sum_32_reg_5812 <= grp_fu_1982_p2;
        sum_33_reg_5838 <= grp_fu_1998_p2;
        sum_34_reg_5858 <= grp_fu_2014_p2;
        sum_35_reg_5889 <= grp_fu_2030_p2;
        sum_35_reg_5889_pp0_iter49_reg <= sum_35_reg_5889;
        sum_3_reg_5732 <= grp_fu_1938_p2;
        sum_4_reg_5760 <= grp_fu_1954_p2;
        sum_5_reg_5786 <= grp_fu_1970_p2;
        sum_6_reg_5817 <= grp_fu_1986_p2;
        sum_7_reg_5843 <= grp_fu_2002_p2;
        sum_8_reg_5868 <= grp_fu_2018_p2;
        sum_8_reg_5868_pp0_iter48_reg <= sum_8_reg_5868;
        sum_9_reg_5652 <= grp_fu_1891_p2;
        sum_reg_5633 <= grp_fu_1886_p2;
        tmp_10_reg_5538 <= tmp_10_fu_3163_p9;
        tmp_10_reg_5538_pp0_iter10_reg <= tmp_10_reg_5538;
        tmp_10_reg_5538_pp0_iter11_reg <= tmp_10_reg_5538_pp0_iter10_reg;
        tmp_10_reg_5538_pp0_iter12_reg <= tmp_10_reg_5538_pp0_iter11_reg;
        tmp_10_reg_5538_pp0_iter13_reg <= tmp_10_reg_5538_pp0_iter12_reg;
        tmp_14_reg_5543 <= tmp_14_fu_3239_p9;
        tmp_18_reg_5548 <= tmp_18_fu_3315_p9;
        tmp_22_reg_5553 <= tmp_22_fu_3391_p9;
        tmp_22_reg_5553_pp0_iter10_reg <= tmp_22_reg_5553;
        tmp_22_reg_5553_pp0_iter11_reg <= tmp_22_reg_5553_pp0_iter10_reg;
        tmp_22_reg_5553_pp0_iter12_reg <= tmp_22_reg_5553_pp0_iter11_reg;
        tmp_22_reg_5553_pp0_iter13_reg <= tmp_22_reg_5553_pp0_iter12_reg;
        tmp_26_reg_5558 <= tmp_26_fu_3467_p9;
        tmp_26_reg_5558_pp0_iter10_reg <= tmp_26_reg_5558;
        tmp_26_reg_5558_pp0_iter11_reg <= tmp_26_reg_5558_pp0_iter10_reg;
        tmp_26_reg_5558_pp0_iter12_reg <= tmp_26_reg_5558_pp0_iter11_reg;
        tmp_26_reg_5558_pp0_iter13_reg <= tmp_26_reg_5558_pp0_iter12_reg;
        tmp_26_reg_5558_pp0_iter14_reg <= tmp_26_reg_5558_pp0_iter13_reg;
        tmp_26_reg_5558_pp0_iter15_reg <= tmp_26_reg_5558_pp0_iter14_reg;
        tmp_26_reg_5558_pp0_iter16_reg <= tmp_26_reg_5558_pp0_iter15_reg;
        tmp_26_reg_5558_pp0_iter17_reg <= tmp_26_reg_5558_pp0_iter16_reg;
        tmp_26_reg_5558_pp0_iter18_reg <= tmp_26_reg_5558_pp0_iter17_reg;
        tmp_26_reg_5558_pp0_iter19_reg <= tmp_26_reg_5558_pp0_iter18_reg;
        tmp_26_reg_5558_pp0_iter20_reg <= tmp_26_reg_5558_pp0_iter19_reg;
        tmp_26_reg_5558_pp0_iter21_reg <= tmp_26_reg_5558_pp0_iter20_reg;
        tmp_30_reg_5563 <= tmp_30_fu_3543_p9;
        tmp_30_reg_5563_pp0_iter10_reg <= tmp_30_reg_5563;
        tmp_30_reg_5563_pp0_iter11_reg <= tmp_30_reg_5563_pp0_iter10_reg;
        tmp_30_reg_5563_pp0_iter12_reg <= tmp_30_reg_5563_pp0_iter11_reg;
        tmp_30_reg_5563_pp0_iter13_reg <= tmp_30_reg_5563_pp0_iter12_reg;
        tmp_30_reg_5563_pp0_iter14_reg <= tmp_30_reg_5563_pp0_iter13_reg;
        tmp_30_reg_5563_pp0_iter15_reg <= tmp_30_reg_5563_pp0_iter14_reg;
        tmp_30_reg_5563_pp0_iter16_reg <= tmp_30_reg_5563_pp0_iter15_reg;
        tmp_30_reg_5563_pp0_iter17_reg <= tmp_30_reg_5563_pp0_iter16_reg;
        tmp_30_reg_5563_pp0_iter18_reg <= tmp_30_reg_5563_pp0_iter17_reg;
        tmp_30_reg_5563_pp0_iter19_reg <= tmp_30_reg_5563_pp0_iter18_reg;
        tmp_30_reg_5563_pp0_iter20_reg <= tmp_30_reg_5563_pp0_iter19_reg;
        tmp_30_reg_5563_pp0_iter21_reg <= tmp_30_reg_5563_pp0_iter20_reg;
        tmp_34_reg_5568 <= tmp_34_fu_3619_p9;
        tmp_34_reg_5568_pp0_iter10_reg <= tmp_34_reg_5568;
        tmp_34_reg_5568_pp0_iter11_reg <= tmp_34_reg_5568_pp0_iter10_reg;
        tmp_34_reg_5568_pp0_iter12_reg <= tmp_34_reg_5568_pp0_iter11_reg;
        tmp_34_reg_5568_pp0_iter13_reg <= tmp_34_reg_5568_pp0_iter12_reg;
        tmp_34_reg_5568_pp0_iter14_reg <= tmp_34_reg_5568_pp0_iter13_reg;
        tmp_34_reg_5568_pp0_iter15_reg <= tmp_34_reg_5568_pp0_iter14_reg;
        tmp_34_reg_5568_pp0_iter16_reg <= tmp_34_reg_5568_pp0_iter15_reg;
        tmp_34_reg_5568_pp0_iter17_reg <= tmp_34_reg_5568_pp0_iter16_reg;
        tmp_34_reg_5568_pp0_iter18_reg <= tmp_34_reg_5568_pp0_iter17_reg;
        tmp_34_reg_5568_pp0_iter19_reg <= tmp_34_reg_5568_pp0_iter18_reg;
        tmp_34_reg_5568_pp0_iter20_reg <= tmp_34_reg_5568_pp0_iter19_reg;
        tmp_34_reg_5568_pp0_iter21_reg <= tmp_34_reg_5568_pp0_iter20_reg;
        tmp_34_reg_5568_pp0_iter22_reg <= tmp_34_reg_5568_pp0_iter21_reg;
        tmp_34_reg_5568_pp0_iter23_reg <= tmp_34_reg_5568_pp0_iter22_reg;
        tmp_34_reg_5568_pp0_iter24_reg <= tmp_34_reg_5568_pp0_iter23_reg;
        tmp_34_reg_5568_pp0_iter25_reg <= tmp_34_reg_5568_pp0_iter24_reg;
        tmp_38_reg_5573 <= tmp_38_fu_3695_p9;
        tmp_38_reg_5573_pp0_iter10_reg <= tmp_38_reg_5573;
        tmp_38_reg_5573_pp0_iter11_reg <= tmp_38_reg_5573_pp0_iter10_reg;
        tmp_38_reg_5573_pp0_iter12_reg <= tmp_38_reg_5573_pp0_iter11_reg;
        tmp_38_reg_5573_pp0_iter13_reg <= tmp_38_reg_5573_pp0_iter12_reg;
        tmp_38_reg_5573_pp0_iter14_reg <= tmp_38_reg_5573_pp0_iter13_reg;
        tmp_38_reg_5573_pp0_iter15_reg <= tmp_38_reg_5573_pp0_iter14_reg;
        tmp_38_reg_5573_pp0_iter16_reg <= tmp_38_reg_5573_pp0_iter15_reg;
        tmp_38_reg_5573_pp0_iter17_reg <= tmp_38_reg_5573_pp0_iter16_reg;
        tmp_3_reg_4988 <= tmp_3_fu_2774_p9;
        tmp_42_reg_5578 <= tmp_42_fu_3771_p9;
        tmp_42_reg_5578_pp0_iter10_reg <= tmp_42_reg_5578;
        tmp_42_reg_5578_pp0_iter11_reg <= tmp_42_reg_5578_pp0_iter10_reg;
        tmp_42_reg_5578_pp0_iter12_reg <= tmp_42_reg_5578_pp0_iter11_reg;
        tmp_42_reg_5578_pp0_iter13_reg <= tmp_42_reg_5578_pp0_iter12_reg;
        tmp_42_reg_5578_pp0_iter14_reg <= tmp_42_reg_5578_pp0_iter13_reg;
        tmp_42_reg_5578_pp0_iter15_reg <= tmp_42_reg_5578_pp0_iter14_reg;
        tmp_42_reg_5578_pp0_iter16_reg <= tmp_42_reg_5578_pp0_iter15_reg;
        tmp_42_reg_5578_pp0_iter17_reg <= tmp_42_reg_5578_pp0_iter16_reg;
        tmp_46_reg_5583 <= tmp_46_fu_3847_p9;
        tmp_46_reg_5583_pp0_iter10_reg <= tmp_46_reg_5583;
        tmp_46_reg_5583_pp0_iter11_reg <= tmp_46_reg_5583_pp0_iter10_reg;
        tmp_46_reg_5583_pp0_iter12_reg <= tmp_46_reg_5583_pp0_iter11_reg;
        tmp_46_reg_5583_pp0_iter13_reg <= tmp_46_reg_5583_pp0_iter12_reg;
        tmp_46_reg_5583_pp0_iter14_reg <= tmp_46_reg_5583_pp0_iter13_reg;
        tmp_46_reg_5583_pp0_iter15_reg <= tmp_46_reg_5583_pp0_iter14_reg;
        tmp_46_reg_5583_pp0_iter16_reg <= tmp_46_reg_5583_pp0_iter15_reg;
        tmp_46_reg_5583_pp0_iter17_reg <= tmp_46_reg_5583_pp0_iter16_reg;
        tmp_46_reg_5583_pp0_iter18_reg <= tmp_46_reg_5583_pp0_iter17_reg;
        tmp_46_reg_5583_pp0_iter19_reg <= tmp_46_reg_5583_pp0_iter18_reg;
        tmp_46_reg_5583_pp0_iter20_reg <= tmp_46_reg_5583_pp0_iter19_reg;
        tmp_46_reg_5583_pp0_iter21_reg <= tmp_46_reg_5583_pp0_iter20_reg;
        tmp_46_reg_5583_pp0_iter22_reg <= tmp_46_reg_5583_pp0_iter21_reg;
        tmp_46_reg_5583_pp0_iter23_reg <= tmp_46_reg_5583_pp0_iter22_reg;
        tmp_46_reg_5583_pp0_iter24_reg <= tmp_46_reg_5583_pp0_iter23_reg;
        tmp_46_reg_5583_pp0_iter25_reg <= tmp_46_reg_5583_pp0_iter24_reg;
        tmp_46_reg_5583_pp0_iter26_reg <= tmp_46_reg_5583_pp0_iter25_reg;
        tmp_46_reg_5583_pp0_iter27_reg <= tmp_46_reg_5583_pp0_iter26_reg;
        tmp_46_reg_5583_pp0_iter28_reg <= tmp_46_reg_5583_pp0_iter27_reg;
        tmp_46_reg_5583_pp0_iter29_reg <= tmp_46_reg_5583_pp0_iter28_reg;
        tmp_50_reg_5588 <= tmp_50_fu_3923_p9;
        tmp_50_reg_5588_pp0_iter10_reg <= tmp_50_reg_5588;
        tmp_50_reg_5588_pp0_iter11_reg <= tmp_50_reg_5588_pp0_iter10_reg;
        tmp_50_reg_5588_pp0_iter12_reg <= tmp_50_reg_5588_pp0_iter11_reg;
        tmp_50_reg_5588_pp0_iter13_reg <= tmp_50_reg_5588_pp0_iter12_reg;
        tmp_50_reg_5588_pp0_iter14_reg <= tmp_50_reg_5588_pp0_iter13_reg;
        tmp_50_reg_5588_pp0_iter15_reg <= tmp_50_reg_5588_pp0_iter14_reg;
        tmp_50_reg_5588_pp0_iter16_reg <= tmp_50_reg_5588_pp0_iter15_reg;
        tmp_50_reg_5588_pp0_iter17_reg <= tmp_50_reg_5588_pp0_iter16_reg;
        tmp_50_reg_5588_pp0_iter18_reg <= tmp_50_reg_5588_pp0_iter17_reg;
        tmp_50_reg_5588_pp0_iter19_reg <= tmp_50_reg_5588_pp0_iter18_reg;
        tmp_50_reg_5588_pp0_iter20_reg <= tmp_50_reg_5588_pp0_iter19_reg;
        tmp_50_reg_5588_pp0_iter21_reg <= tmp_50_reg_5588_pp0_iter20_reg;
        tmp_50_reg_5588_pp0_iter22_reg <= tmp_50_reg_5588_pp0_iter21_reg;
        tmp_50_reg_5588_pp0_iter23_reg <= tmp_50_reg_5588_pp0_iter22_reg;
        tmp_50_reg_5588_pp0_iter24_reg <= tmp_50_reg_5588_pp0_iter23_reg;
        tmp_50_reg_5588_pp0_iter25_reg <= tmp_50_reg_5588_pp0_iter24_reg;
        tmp_50_reg_5588_pp0_iter26_reg <= tmp_50_reg_5588_pp0_iter25_reg;
        tmp_50_reg_5588_pp0_iter27_reg <= tmp_50_reg_5588_pp0_iter26_reg;
        tmp_50_reg_5588_pp0_iter28_reg <= tmp_50_reg_5588_pp0_iter27_reg;
        tmp_50_reg_5588_pp0_iter29_reg <= tmp_50_reg_5588_pp0_iter28_reg;
        tmp_50_reg_5588_pp0_iter30_reg <= tmp_50_reg_5588_pp0_iter29_reg;
        tmp_50_reg_5588_pp0_iter31_reg <= tmp_50_reg_5588_pp0_iter30_reg;
        tmp_50_reg_5588_pp0_iter32_reg <= tmp_50_reg_5588_pp0_iter31_reg;
        tmp_50_reg_5588_pp0_iter33_reg <= tmp_50_reg_5588_pp0_iter32_reg;
        tmp_54_reg_5593 <= tmp_54_fu_3999_p9;
        tmp_54_reg_5593_pp0_iter10_reg <= tmp_54_reg_5593;
        tmp_54_reg_5593_pp0_iter11_reg <= tmp_54_reg_5593_pp0_iter10_reg;
        tmp_54_reg_5593_pp0_iter12_reg <= tmp_54_reg_5593_pp0_iter11_reg;
        tmp_54_reg_5593_pp0_iter13_reg <= tmp_54_reg_5593_pp0_iter12_reg;
        tmp_54_reg_5593_pp0_iter14_reg <= tmp_54_reg_5593_pp0_iter13_reg;
        tmp_54_reg_5593_pp0_iter15_reg <= tmp_54_reg_5593_pp0_iter14_reg;
        tmp_54_reg_5593_pp0_iter16_reg <= tmp_54_reg_5593_pp0_iter15_reg;
        tmp_54_reg_5593_pp0_iter17_reg <= tmp_54_reg_5593_pp0_iter16_reg;
        tmp_54_reg_5593_pp0_iter18_reg <= tmp_54_reg_5593_pp0_iter17_reg;
        tmp_54_reg_5593_pp0_iter19_reg <= tmp_54_reg_5593_pp0_iter18_reg;
        tmp_54_reg_5593_pp0_iter20_reg <= tmp_54_reg_5593_pp0_iter19_reg;
        tmp_54_reg_5593_pp0_iter21_reg <= tmp_54_reg_5593_pp0_iter20_reg;
        tmp_54_reg_5593_pp0_iter22_reg <= tmp_54_reg_5593_pp0_iter21_reg;
        tmp_54_reg_5593_pp0_iter23_reg <= tmp_54_reg_5593_pp0_iter22_reg;
        tmp_54_reg_5593_pp0_iter24_reg <= tmp_54_reg_5593_pp0_iter23_reg;
        tmp_54_reg_5593_pp0_iter25_reg <= tmp_54_reg_5593_pp0_iter24_reg;
        tmp_54_reg_5593_pp0_iter26_reg <= tmp_54_reg_5593_pp0_iter25_reg;
        tmp_54_reg_5593_pp0_iter27_reg <= tmp_54_reg_5593_pp0_iter26_reg;
        tmp_54_reg_5593_pp0_iter28_reg <= tmp_54_reg_5593_pp0_iter27_reg;
        tmp_54_reg_5593_pp0_iter29_reg <= tmp_54_reg_5593_pp0_iter28_reg;
        tmp_54_reg_5593_pp0_iter30_reg <= tmp_54_reg_5593_pp0_iter29_reg;
        tmp_54_reg_5593_pp0_iter31_reg <= tmp_54_reg_5593_pp0_iter30_reg;
        tmp_54_reg_5593_pp0_iter32_reg <= tmp_54_reg_5593_pp0_iter31_reg;
        tmp_54_reg_5593_pp0_iter33_reg <= tmp_54_reg_5593_pp0_iter32_reg;
        tmp_58_reg_5598 <= tmp_58_fu_4075_p9;
        tmp_58_reg_5598_pp0_iter10_reg <= tmp_58_reg_5598;
        tmp_58_reg_5598_pp0_iter11_reg <= tmp_58_reg_5598_pp0_iter10_reg;
        tmp_58_reg_5598_pp0_iter12_reg <= tmp_58_reg_5598_pp0_iter11_reg;
        tmp_58_reg_5598_pp0_iter13_reg <= tmp_58_reg_5598_pp0_iter12_reg;
        tmp_58_reg_5598_pp0_iter14_reg <= tmp_58_reg_5598_pp0_iter13_reg;
        tmp_58_reg_5598_pp0_iter15_reg <= tmp_58_reg_5598_pp0_iter14_reg;
        tmp_58_reg_5598_pp0_iter16_reg <= tmp_58_reg_5598_pp0_iter15_reg;
        tmp_58_reg_5598_pp0_iter17_reg <= tmp_58_reg_5598_pp0_iter16_reg;
        tmp_58_reg_5598_pp0_iter18_reg <= tmp_58_reg_5598_pp0_iter17_reg;
        tmp_58_reg_5598_pp0_iter19_reg <= tmp_58_reg_5598_pp0_iter18_reg;
        tmp_58_reg_5598_pp0_iter20_reg <= tmp_58_reg_5598_pp0_iter19_reg;
        tmp_58_reg_5598_pp0_iter21_reg <= tmp_58_reg_5598_pp0_iter20_reg;
        tmp_58_reg_5598_pp0_iter22_reg <= tmp_58_reg_5598_pp0_iter21_reg;
        tmp_58_reg_5598_pp0_iter23_reg <= tmp_58_reg_5598_pp0_iter22_reg;
        tmp_58_reg_5598_pp0_iter24_reg <= tmp_58_reg_5598_pp0_iter23_reg;
        tmp_58_reg_5598_pp0_iter25_reg <= tmp_58_reg_5598_pp0_iter24_reg;
        tmp_58_reg_5598_pp0_iter26_reg <= tmp_58_reg_5598_pp0_iter25_reg;
        tmp_58_reg_5598_pp0_iter27_reg <= tmp_58_reg_5598_pp0_iter26_reg;
        tmp_58_reg_5598_pp0_iter28_reg <= tmp_58_reg_5598_pp0_iter27_reg;
        tmp_58_reg_5598_pp0_iter29_reg <= tmp_58_reg_5598_pp0_iter28_reg;
        tmp_58_reg_5598_pp0_iter30_reg <= tmp_58_reg_5598_pp0_iter29_reg;
        tmp_58_reg_5598_pp0_iter31_reg <= tmp_58_reg_5598_pp0_iter30_reg;
        tmp_58_reg_5598_pp0_iter32_reg <= tmp_58_reg_5598_pp0_iter31_reg;
        tmp_58_reg_5598_pp0_iter33_reg <= tmp_58_reg_5598_pp0_iter32_reg;
        tmp_58_reg_5598_pp0_iter34_reg <= tmp_58_reg_5598_pp0_iter33_reg;
        tmp_58_reg_5598_pp0_iter35_reg <= tmp_58_reg_5598_pp0_iter34_reg;
        tmp_58_reg_5598_pp0_iter36_reg <= tmp_58_reg_5598_pp0_iter35_reg;
        tmp_58_reg_5598_pp0_iter37_reg <= tmp_58_reg_5598_pp0_iter36_reg;
        tmp_62_reg_5603 <= tmp_62_fu_4151_p9;
        tmp_62_reg_5603_pp0_iter10_reg <= tmp_62_reg_5603;
        tmp_62_reg_5603_pp0_iter11_reg <= tmp_62_reg_5603_pp0_iter10_reg;
        tmp_62_reg_5603_pp0_iter12_reg <= tmp_62_reg_5603_pp0_iter11_reg;
        tmp_62_reg_5603_pp0_iter13_reg <= tmp_62_reg_5603_pp0_iter12_reg;
        tmp_62_reg_5603_pp0_iter14_reg <= tmp_62_reg_5603_pp0_iter13_reg;
        tmp_62_reg_5603_pp0_iter15_reg <= tmp_62_reg_5603_pp0_iter14_reg;
        tmp_62_reg_5603_pp0_iter16_reg <= tmp_62_reg_5603_pp0_iter15_reg;
        tmp_62_reg_5603_pp0_iter17_reg <= tmp_62_reg_5603_pp0_iter16_reg;
        tmp_62_reg_5603_pp0_iter18_reg <= tmp_62_reg_5603_pp0_iter17_reg;
        tmp_62_reg_5603_pp0_iter19_reg <= tmp_62_reg_5603_pp0_iter18_reg;
        tmp_62_reg_5603_pp0_iter20_reg <= tmp_62_reg_5603_pp0_iter19_reg;
        tmp_62_reg_5603_pp0_iter21_reg <= tmp_62_reg_5603_pp0_iter20_reg;
        tmp_62_reg_5603_pp0_iter22_reg <= tmp_62_reg_5603_pp0_iter21_reg;
        tmp_62_reg_5603_pp0_iter23_reg <= tmp_62_reg_5603_pp0_iter22_reg;
        tmp_62_reg_5603_pp0_iter24_reg <= tmp_62_reg_5603_pp0_iter23_reg;
        tmp_62_reg_5603_pp0_iter25_reg <= tmp_62_reg_5603_pp0_iter24_reg;
        tmp_62_reg_5603_pp0_iter26_reg <= tmp_62_reg_5603_pp0_iter25_reg;
        tmp_62_reg_5603_pp0_iter27_reg <= tmp_62_reg_5603_pp0_iter26_reg;
        tmp_62_reg_5603_pp0_iter28_reg <= tmp_62_reg_5603_pp0_iter27_reg;
        tmp_62_reg_5603_pp0_iter29_reg <= tmp_62_reg_5603_pp0_iter28_reg;
        tmp_62_reg_5603_pp0_iter30_reg <= tmp_62_reg_5603_pp0_iter29_reg;
        tmp_62_reg_5603_pp0_iter31_reg <= tmp_62_reg_5603_pp0_iter30_reg;
        tmp_62_reg_5603_pp0_iter32_reg <= tmp_62_reg_5603_pp0_iter31_reg;
        tmp_62_reg_5603_pp0_iter33_reg <= tmp_62_reg_5603_pp0_iter32_reg;
        tmp_62_reg_5603_pp0_iter34_reg <= tmp_62_reg_5603_pp0_iter33_reg;
        tmp_62_reg_5603_pp0_iter35_reg <= tmp_62_reg_5603_pp0_iter34_reg;
        tmp_62_reg_5603_pp0_iter36_reg <= tmp_62_reg_5603_pp0_iter35_reg;
        tmp_62_reg_5603_pp0_iter37_reg <= tmp_62_reg_5603_pp0_iter36_reg;
        tmp_62_reg_5603_pp0_iter38_reg <= tmp_62_reg_5603_pp0_iter37_reg;
        tmp_62_reg_5603_pp0_iter39_reg <= tmp_62_reg_5603_pp0_iter38_reg;
        tmp_62_reg_5603_pp0_iter40_reg <= tmp_62_reg_5603_pp0_iter39_reg;
        tmp_62_reg_5603_pp0_iter41_reg <= tmp_62_reg_5603_pp0_iter40_reg;
        tmp_7_reg_5533 <= tmp_7_fu_3087_p9;
        trunc_ln2_reg_4711_pp0_iter2_reg <= trunc_ln2_reg_4711_pp0_iter1_reg;
        trunc_ln2_reg_4711_pp0_iter3_reg <= trunc_ln2_reg_4711_pp0_iter2_reg;
        trunc_ln2_reg_4711_pp0_iter4_reg <= trunc_ln2_reg_4711_pp0_iter3_reg;
        trunc_ln2_reg_4711_pp0_iter5_reg <= trunc_ln2_reg_4711_pp0_iter4_reg;
        trunc_ln2_reg_4711_pp0_iter6_reg <= trunc_ln2_reg_4711_pp0_iter5_reg;
        trunc_ln2_reg_4711_pp0_iter7_reg <= trunc_ln2_reg_4711_pp0_iter6_reg;
        trunc_ln2_reg_4711_pp0_iter8_reg <= trunc_ln2_reg_4711_pp0_iter7_reg;
        trunc_ln3_reg_4719_pp0_iter2_reg <= trunc_ln3_reg_4719_pp0_iter1_reg;
        trunc_ln3_reg_4719_pp0_iter3_reg <= trunc_ln3_reg_4719_pp0_iter2_reg;
        trunc_ln3_reg_4719_pp0_iter4_reg <= trunc_ln3_reg_4719_pp0_iter3_reg;
        trunc_ln3_reg_4719_pp0_iter5_reg <= trunc_ln3_reg_4719_pp0_iter4_reg;
        trunc_ln3_reg_4719_pp0_iter6_reg <= trunc_ln3_reg_4719_pp0_iter5_reg;
        trunc_ln3_reg_4719_pp0_iter7_reg <= trunc_ln3_reg_4719_pp0_iter6_reg;
        trunc_ln3_reg_4719_pp0_iter8_reg <= trunc_ln3_reg_4719_pp0_iter7_reg;
        trunc_ln51_1_reg_4757_pp0_iter2_reg <= trunc_ln51_1_reg_4757_pp0_iter1_reg;
        trunc_ln51_1_reg_4757_pp0_iter3_reg <= trunc_ln51_1_reg_4757_pp0_iter2_reg;
        trunc_ln51_1_reg_4757_pp0_iter4_reg <= trunc_ln51_1_reg_4757_pp0_iter3_reg;
        trunc_ln51_1_reg_4757_pp0_iter5_reg <= trunc_ln51_1_reg_4757_pp0_iter4_reg;
        trunc_ln51_1_reg_4757_pp0_iter6_reg <= trunc_ln51_1_reg_4757_pp0_iter5_reg;
        trunc_ln51_1_reg_4757_pp0_iter7_reg <= trunc_ln51_1_reg_4757_pp0_iter6_reg;
        trunc_ln51_1_reg_4757_pp0_iter8_reg <= trunc_ln51_1_reg_4757_pp0_iter7_reg;
        trunc_ln51_2_reg_4778_pp0_iter2_reg <= trunc_ln51_2_reg_4778_pp0_iter1_reg;
        trunc_ln51_2_reg_4778_pp0_iter3_reg <= trunc_ln51_2_reg_4778_pp0_iter2_reg;
        trunc_ln51_2_reg_4778_pp0_iter4_reg <= trunc_ln51_2_reg_4778_pp0_iter3_reg;
        trunc_ln51_2_reg_4778_pp0_iter5_reg <= trunc_ln51_2_reg_4778_pp0_iter4_reg;
        trunc_ln51_2_reg_4778_pp0_iter6_reg <= trunc_ln51_2_reg_4778_pp0_iter5_reg;
        trunc_ln51_2_reg_4778_pp0_iter7_reg <= trunc_ln51_2_reg_4778_pp0_iter6_reg;
        trunc_ln51_2_reg_4778_pp0_iter8_reg <= trunc_ln51_2_reg_4778_pp0_iter7_reg;
        zext_ln51_3_reg_4801[3 : 1] <= zext_ln51_3_fu_2550_p1[3 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        p_cast3_reg_4698 <= {{mul36_fu_2314_p2[10:9]}};
        p_cast3_reg_4698_pp0_iter1_reg <= p_cast3_reg_4698;
        p_cast_reg_4676 <= {{mul39_fu_2268_p2[8:7]}};
        p_cast_reg_4676_pp0_iter1_reg <= p_cast_reg_4676;
        trunc_ln2_reg_4711 <= {{mul_ln36_fu_2346_p2[10:9]}};
        trunc_ln2_reg_4711_pp0_iter1_reg <= trunc_ln2_reg_4711;
        trunc_ln3_reg_4719 <= {{mul_ln51_1_fu_2380_p2[8:7]}};
        trunc_ln3_reg_4719_pp0_iter1_reg <= trunc_ln3_reg_4719;
        trunc_ln51_1_reg_4757 <= {{mul_ln51_2_fu_2426_p2[10:9]}};
        trunc_ln51_1_reg_4757_pp0_iter1_reg <= trunc_ln51_1_reg_4757;
        trunc_ln51_2_reg_4778 <= {{mul_ln51_3_fu_2458_p2[10:9]}};
        trunc_ln51_2_reg_4778_pp0_iter1_reg <= trunc_ln51_2_reg_4778;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[6'd0] == 1'b1) & ((icmp_ln34_fu_2169_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter52_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int_frp = 1'b1;
    end else begin
        ap_done_int_frp = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd1] == 1'b1)) begin
        ap_enable_reg_pp0_iter1 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd10] == 1'b1)) begin
        ap_enable_reg_pp0_iter10 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter10 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd11] == 1'b1)) begin
        ap_enable_reg_pp0_iter11 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter11 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd12] == 1'b1)) begin
        ap_enable_reg_pp0_iter12 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter12 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd13] == 1'b1)) begin
        ap_enable_reg_pp0_iter13 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter13 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd14] == 1'b1)) begin
        ap_enable_reg_pp0_iter14 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter14 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd15] == 1'b1)) begin
        ap_enable_reg_pp0_iter15 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter15 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd16] == 1'b1)) begin
        ap_enable_reg_pp0_iter16 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter16 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd17] == 1'b1)) begin
        ap_enable_reg_pp0_iter17 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter17 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd18] == 1'b1)) begin
        ap_enable_reg_pp0_iter18 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter18 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd19] == 1'b1)) begin
        ap_enable_reg_pp0_iter19 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter19 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd2] == 1'b1)) begin
        ap_enable_reg_pp0_iter2 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter2 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd20] == 1'b1)) begin
        ap_enable_reg_pp0_iter20 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter20 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd21] == 1'b1)) begin
        ap_enable_reg_pp0_iter21 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter21 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd22] == 1'b1)) begin
        ap_enable_reg_pp0_iter22 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter22 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd23] == 1'b1)) begin
        ap_enable_reg_pp0_iter23 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter23 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd24] == 1'b1)) begin
        ap_enable_reg_pp0_iter24 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter24 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd25] == 1'b1)) begin
        ap_enable_reg_pp0_iter25 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter25 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd26] == 1'b1)) begin
        ap_enable_reg_pp0_iter26 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter26 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd27] == 1'b1)) begin
        ap_enable_reg_pp0_iter27 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter27 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd28] == 1'b1)) begin
        ap_enable_reg_pp0_iter28 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter28 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd29] == 1'b1)) begin
        ap_enable_reg_pp0_iter29 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter29 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd3] == 1'b1)) begin
        ap_enable_reg_pp0_iter3 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter3 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd30] == 1'b1)) begin
        ap_enable_reg_pp0_iter30 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter30 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd31] == 1'b1)) begin
        ap_enable_reg_pp0_iter31 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter31 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd32] == 1'b1)) begin
        ap_enable_reg_pp0_iter32 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter32 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd33] == 1'b1)) begin
        ap_enable_reg_pp0_iter33 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter33 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd34] == 1'b1)) begin
        ap_enable_reg_pp0_iter34 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter34 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd35] == 1'b1)) begin
        ap_enable_reg_pp0_iter35 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter35 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd36] == 1'b1)) begin
        ap_enable_reg_pp0_iter36 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter36 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd37] == 1'b1)) begin
        ap_enable_reg_pp0_iter37 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter37 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd38] == 1'b1)) begin
        ap_enable_reg_pp0_iter38 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter38 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd39] == 1'b1)) begin
        ap_enable_reg_pp0_iter39 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter39 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd4] == 1'b1)) begin
        ap_enable_reg_pp0_iter4 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter4 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd40] == 1'b1)) begin
        ap_enable_reg_pp0_iter40 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter40 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd41] == 1'b1)) begin
        ap_enable_reg_pp0_iter41 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter41 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd42] == 1'b1)) begin
        ap_enable_reg_pp0_iter42 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter42 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd43] == 1'b1)) begin
        ap_enable_reg_pp0_iter43 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter43 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd44] == 1'b1)) begin
        ap_enable_reg_pp0_iter44 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter44 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd45] == 1'b1)) begin
        ap_enable_reg_pp0_iter45 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter45 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd46] == 1'b1)) begin
        ap_enable_reg_pp0_iter46 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter46 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd47] == 1'b1)) begin
        ap_enable_reg_pp0_iter47 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter47 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd48] == 1'b1)) begin
        ap_enable_reg_pp0_iter48 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter48 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd49] == 1'b1)) begin
        ap_enable_reg_pp0_iter49 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter49 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd5] == 1'b1)) begin
        ap_enable_reg_pp0_iter5 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter5 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd50] == 1'b1)) begin
        ap_enable_reg_pp0_iter50 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter50 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd51] == 1'b1)) begin
        ap_enable_reg_pp0_iter51 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter51 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd52] == 1'b1)) begin
        ap_enable_reg_pp0_iter52 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter52 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd53] == 1'b1)) begin
        ap_enable_reg_pp0_iter53 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter53 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd6] == 1'b1)) begin
        ap_enable_reg_pp0_iter6 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter6 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd7] == 1'b1)) begin
        ap_enable_reg_pp0_iter7 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter7 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd8] == 1'b1)) begin
        ap_enable_reg_pp0_iter8 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter8 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd9] == 1'b1)) begin
        ap_enable_reg_pp0_iter9 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_frp_pvb_pf_start) & (1'b1 == ap_condition_frp_pvb_no_bkwd_prs) & (1'b1 == ap_condition_frp_pvb_no_fwd_prs))) begin
        ap_frp_vld_in = 1'b1;
    end else begin
        ap_frp_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) 
    & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[6'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 4'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_130;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten17_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten17_load = indvar_flatten17_fu_138;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten6_load = 8'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten6_load = indvar_flatten6_fu_134;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 4'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_126;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln34_fu_2169_p2 == 1'd1))) begin
        frp_pipeline_valid_U_exitcond = 1'b1;
    end else begin
        frp_pipeline_valid_U_exitcond = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_1_ce0_local = 1'b1;
    end else begin
        image_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_1_ce10_local = 1'b1;
    end else begin
        image_1_ce10_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_1_ce11_local = 1'b1;
    end else begin
        image_1_ce11_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_1_ce12_local = 1'b1;
    end else begin
        image_1_ce12_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_1_ce13_local = 1'b1;
    end else begin
        image_1_ce13_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_1_ce14_local = 1'b1;
    end else begin
        image_1_ce14_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_1_ce15_local = 1'b1;
    end else begin
        image_1_ce15_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_1_ce1_local = 1'b1;
    end else begin
        image_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_1_ce2_local = 1'b1;
    end else begin
        image_1_ce2_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_1_ce3_local = 1'b1;
    end else begin
        image_1_ce3_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_1_ce4_local = 1'b1;
    end else begin
        image_1_ce4_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_1_ce5_local = 1'b1;
    end else begin
        image_1_ce5_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_1_ce6_local = 1'b1;
    end else begin
        image_1_ce6_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_1_ce7_local = 1'b1;
    end else begin
        image_1_ce7_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_1_ce8_local = 1'b1;
    end else begin
        image_1_ce8_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_1_ce9_local = 1'b1;
    end else begin
        image_1_ce9_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_2_ce0_local = 1'b1;
    end else begin
        image_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_2_ce10_local = 1'b1;
    end else begin
        image_2_ce10_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_2_ce11_local = 1'b1;
    end else begin
        image_2_ce11_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_2_ce12_local = 1'b1;
    end else begin
        image_2_ce12_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_2_ce13_local = 1'b1;
    end else begin
        image_2_ce13_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_2_ce14_local = 1'b1;
    end else begin
        image_2_ce14_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_2_ce15_local = 1'b1;
    end else begin
        image_2_ce15_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_2_ce1_local = 1'b1;
    end else begin
        image_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_2_ce2_local = 1'b1;
    end else begin
        image_2_ce2_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_2_ce3_local = 1'b1;
    end else begin
        image_2_ce3_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_2_ce4_local = 1'b1;
    end else begin
        image_2_ce4_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_2_ce5_local = 1'b1;
    end else begin
        image_2_ce5_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_2_ce6_local = 1'b1;
    end else begin
        image_2_ce6_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_2_ce7_local = 1'b1;
    end else begin
        image_2_ce7_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_2_ce8_local = 1'b1;
    end else begin
        image_2_ce8_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_2_ce9_local = 1'b1;
    end else begin
        image_2_ce9_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_3_ce0_local = 1'b1;
    end else begin
        image_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_3_ce10_local = 1'b1;
    end else begin
        image_3_ce10_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_3_ce11_local = 1'b1;
    end else begin
        image_3_ce11_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_3_ce12_local = 1'b1;
    end else begin
        image_3_ce12_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_3_ce13_local = 1'b1;
    end else begin
        image_3_ce13_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_3_ce14_local = 1'b1;
    end else begin
        image_3_ce14_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_3_ce15_local = 1'b1;
    end else begin
        image_3_ce15_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_3_ce1_local = 1'b1;
    end else begin
        image_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_3_ce2_local = 1'b1;
    end else begin
        image_3_ce2_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_3_ce3_local = 1'b1;
    end else begin
        image_3_ce3_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_3_ce4_local = 1'b1;
    end else begin
        image_3_ce4_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_3_ce5_local = 1'b1;
    end else begin
        image_3_ce5_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_3_ce6_local = 1'b1;
    end else begin
        image_3_ce6_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_3_ce7_local = 1'b1;
    end else begin
        image_3_ce7_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_3_ce8_local = 1'b1;
    end else begin
        image_3_ce8_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_3_ce9_local = 1'b1;
    end else begin
        image_3_ce9_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_4_ce0_local = 1'b1;
    end else begin
        image_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_4_ce10_local = 1'b1;
    end else begin
        image_4_ce10_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_4_ce11_local = 1'b1;
    end else begin
        image_4_ce11_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_4_ce12_local = 1'b1;
    end else begin
        image_4_ce12_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_4_ce13_local = 1'b1;
    end else begin
        image_4_ce13_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_4_ce14_local = 1'b1;
    end else begin
        image_4_ce14_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_4_ce15_local = 1'b1;
    end else begin
        image_4_ce15_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_4_ce1_local = 1'b1;
    end else begin
        image_4_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_4_ce2_local = 1'b1;
    end else begin
        image_4_ce2_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_4_ce3_local = 1'b1;
    end else begin
        image_4_ce3_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_4_ce4_local = 1'b1;
    end else begin
        image_4_ce4_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_4_ce5_local = 1'b1;
    end else begin
        image_4_ce5_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_4_ce6_local = 1'b1;
    end else begin
        image_4_ce6_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_4_ce7_local = 1'b1;
    end else begin
        image_4_ce7_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_4_ce8_local = 1'b1;
    end else begin
        image_4_ce8_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_4_ce9_local = 1'b1;
    end else begin
        image_4_ce9_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_5_ce0_local = 1'b1;
    end else begin
        image_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_5_ce10_local = 1'b1;
    end else begin
        image_5_ce10_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_5_ce11_local = 1'b1;
    end else begin
        image_5_ce11_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_5_ce12_local = 1'b1;
    end else begin
        image_5_ce12_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_5_ce13_local = 1'b1;
    end else begin
        image_5_ce13_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_5_ce14_local = 1'b1;
    end else begin
        image_5_ce14_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_5_ce15_local = 1'b1;
    end else begin
        image_5_ce15_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_5_ce1_local = 1'b1;
    end else begin
        image_5_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_5_ce2_local = 1'b1;
    end else begin
        image_5_ce2_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_5_ce3_local = 1'b1;
    end else begin
        image_5_ce3_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_5_ce4_local = 1'b1;
    end else begin
        image_5_ce4_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_5_ce5_local = 1'b1;
    end else begin
        image_5_ce5_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_5_ce6_local = 1'b1;
    end else begin
        image_5_ce6_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_5_ce7_local = 1'b1;
    end else begin
        image_5_ce7_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_5_ce8_local = 1'b1;
    end else begin
        image_5_ce8_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_5_ce9_local = 1'b1;
    end else begin
        image_5_ce9_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_6_ce0_local = 1'b1;
    end else begin
        image_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_6_ce10_local = 1'b1;
    end else begin
        image_6_ce10_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_6_ce11_local = 1'b1;
    end else begin
        image_6_ce11_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_6_ce12_local = 1'b1;
    end else begin
        image_6_ce12_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_6_ce13_local = 1'b1;
    end else begin
        image_6_ce13_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_6_ce14_local = 1'b1;
    end else begin
        image_6_ce14_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_6_ce15_local = 1'b1;
    end else begin
        image_6_ce15_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_6_ce1_local = 1'b1;
    end else begin
        image_6_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_6_ce2_local = 1'b1;
    end else begin
        image_6_ce2_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_6_ce3_local = 1'b1;
    end else begin
        image_6_ce3_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_6_ce4_local = 1'b1;
    end else begin
        image_6_ce4_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_6_ce5_local = 1'b1;
    end else begin
        image_6_ce5_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_6_ce6_local = 1'b1;
    end else begin
        image_6_ce6_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_6_ce7_local = 1'b1;
    end else begin
        image_6_ce7_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_6_ce8_local = 1'b1;
    end else begin
        image_6_ce8_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_6_ce9_local = 1'b1;
    end else begin
        image_6_ce9_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_7_ce0_local = 1'b1;
    end else begin
        image_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_7_ce10_local = 1'b1;
    end else begin
        image_7_ce10_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_7_ce11_local = 1'b1;
    end else begin
        image_7_ce11_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_7_ce12_local = 1'b1;
    end else begin
        image_7_ce12_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_7_ce13_local = 1'b1;
    end else begin
        image_7_ce13_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_7_ce14_local = 1'b1;
    end else begin
        image_7_ce14_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_7_ce15_local = 1'b1;
    end else begin
        image_7_ce15_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_7_ce1_local = 1'b1;
    end else begin
        image_7_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_7_ce2_local = 1'b1;
    end else begin
        image_7_ce2_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_7_ce3_local = 1'b1;
    end else begin
        image_7_ce3_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_7_ce4_local = 1'b1;
    end else begin
        image_7_ce4_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_7_ce5_local = 1'b1;
    end else begin
        image_7_ce5_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_7_ce6_local = 1'b1;
    end else begin
        image_7_ce6_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_7_ce7_local = 1'b1;
    end else begin
        image_7_ce7_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_7_ce8_local = 1'b1;
    end else begin
        image_7_ce8_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_7_ce9_local = 1'b1;
    end else begin
        image_7_ce9_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_8_ce0_local = 1'b1;
    end else begin
        image_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_8_ce10_local = 1'b1;
    end else begin
        image_8_ce10_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_8_ce11_local = 1'b1;
    end else begin
        image_8_ce11_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_8_ce12_local = 1'b1;
    end else begin
        image_8_ce12_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_8_ce13_local = 1'b1;
    end else begin
        image_8_ce13_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_8_ce14_local = 1'b1;
    end else begin
        image_8_ce14_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_8_ce15_local = 1'b1;
    end else begin
        image_8_ce15_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_8_ce1_local = 1'b1;
    end else begin
        image_8_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_8_ce2_local = 1'b1;
    end else begin
        image_8_ce2_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_8_ce3_local = 1'b1;
    end else begin
        image_8_ce3_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_8_ce4_local = 1'b1;
    end else begin
        image_8_ce4_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_8_ce5_local = 1'b1;
    end else begin
        image_8_ce5_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_8_ce6_local = 1'b1;
    end else begin
        image_8_ce6_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_8_ce7_local = 1'b1;
    end else begin
        image_8_ce7_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_8_ce8_local = 1'b1;
    end else begin
        image_8_ce8_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_8_ce9_local = 1'b1;
    end else begin
        image_8_ce9_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_r_ce0_local = 1'b1;
    end else begin
        image_r_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_r_ce10_local = 1'b1;
    end else begin
        image_r_ce10_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_r_ce11_local = 1'b1;
    end else begin
        image_r_ce11_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_r_ce12_local = 1'b1;
    end else begin
        image_r_ce12_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_r_ce13_local = 1'b1;
    end else begin
        image_r_ce13_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_r_ce14_local = 1'b1;
    end else begin
        image_r_ce14_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_r_ce15_local = 1'b1;
    end else begin
        image_r_ce15_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_r_ce1_local = 1'b1;
    end else begin
        image_r_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_r_ce2_local = 1'b1;
    end else begin
        image_r_ce2_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_r_ce3_local = 1'b1;
    end else begin
        image_r_ce3_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_r_ce4_local = 1'b1;
    end else begin
        image_r_ce4_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_r_ce5_local = 1'b1;
    end else begin
        image_r_ce5_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_r_ce6_local = 1'b1;
    end else begin
        image_r_ce6_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_r_ce7_local = 1'b1;
    end else begin
        image_r_ce7_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_r_ce8_local = 1'b1;
    end else begin
        image_r_ce8_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_r_ce9_local = 1'b1;
    end else begin
        image_r_ce9_local = 1'b0;
    end
end

always @ (*) begin
    if ((pf_pool_stream_U_data_out_vld == 1'b1)) begin
        pool_stream_write = 1'b1;
    end else begin
        pool_stream_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter53 == 1'b1))) begin
        pool_stream_write_local = 1'b1;
    end else begin
        pool_stream_write_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln34_fu_2175_p2 = (ap_sig_allocacmp_indvar_flatten17_load + 11'd1);

assign add_ln35_1_fu_2480_p2 = (ap_sig_allocacmp_indvar_flatten6_load + 8'd1);

assign add_ln35_fu_2222_p2 = (select_ln34_fu_2196_p3 + 4'd1);

assign add_ln36_1_fu_2657_p2 = (tmp_90_fu_2645_p3 + zext_ln51_2_fu_2653_p1);

assign add_ln36_fu_2474_p2 = (select_ln35_fu_2234_p3 + 4'd1);

assign add_ln51_10_fu_2876_p2 = (mul_ln51_reg_4794 + zext_ln51_14_fu_2872_p1);

assign add_ln51_11_fu_2894_p2 = (add_ln51_18_fu_2597_p2 + zext_ln51_14_fu_2872_p1);

assign add_ln51_12_fu_2913_p2 = (add_ln51_19_fu_2627_p2 + zext_ln51_14_fu_2872_p1);

assign add_ln51_13_fu_2932_p2 = (add_ln36_1_fu_2657_p2 + zext_ln51_14_fu_2872_p1);

assign add_ln51_14_fu_2955_p2 = (mul_ln51_reg_4794 + zext_ln51_20_fu_2951_p1);

assign add_ln51_15_fu_2973_p2 = (add_ln51_18_fu_2597_p2 + zext_ln51_20_fu_2951_p1);

assign add_ln51_16_fu_2992_p2 = (add_ln51_19_fu_2627_p2 + zext_ln51_20_fu_2951_p1);

assign add_ln51_17_fu_3011_p2 = (add_ln36_1_fu_2657_p2 + zext_ln51_20_fu_2951_p1);

assign add_ln51_18_fu_2597_p2 = (tmp_86_fu_2585_p3 + zext_ln51_fu_2593_p1);

assign add_ln51_19_fu_2627_p2 = (tmp_88_fu_2615_p3 + zext_ln51_1_fu_2623_p1);

assign add_ln51_1_fu_2442_p2 = (tmp_84_fu_2362_p3 + 5'd3);

assign add_ln51_2_fu_2554_p2 = (mul_ln51_fu_2538_p2 + zext_ln51_3_fu_2550_p1);

assign add_ln51_3_fu_2663_p2 = (add_ln51_18_fu_2597_p2 + zext_ln51_3_reg_4801);

assign add_ln51_4_fu_2681_p2 = (add_ln51_19_fu_2627_p2 + zext_ln51_3_reg_4801);

assign add_ln51_5_fu_2699_p2 = (add_ln36_1_fu_2657_p2 + zext_ln51_3_reg_4801);

assign add_ln51_6_fu_2797_p2 = (mul_ln51_reg_4794 + zext_ln51_9_fu_2793_p1);

assign add_ln51_7_fu_2815_p2 = (add_ln51_18_fu_2597_p2 + zext_ln51_9_fu_2793_p1);

assign add_ln51_8_fu_2834_p2 = (add_ln51_19_fu_2627_p2 + zext_ln51_9_fu_2793_p1);

assign add_ln51_9_fu_2853_p2 = (add_ln36_1_fu_2657_p2 + zext_ln51_9_fu_2793_p1);

assign add_ln51_fu_2410_p2 = (tmp_84_fu_2362_p3 + 5'd2);

assign and_ln34_fu_2216_p2 = (xor_ln34_fu_2204_p2 & icmp_ln36_fu_2210_p2);

assign and_ln55_1_fu_4253_p2 = (or_ln55_1_fu_4247_p2 & grp_fu_2119_p2);

assign and_ln55_2_fu_4302_p2 = (or_ln55_2_fu_4296_p2 & grp_fu_2124_p2);

assign and_ln55_3_fu_4350_p2 = (or_ln55_3_fu_4344_p2 & grp_fu_2129_p2);

assign and_ln55_fu_4205_p2 = (or_ln55_fu_4199_p2 & grp_fu_2114_p2);

assign and_ln56_1_fu_4439_p2 = (grp_fu_2134_p2 & and_ln56_fu_4433_p2);

assign and_ln56_2_fu_4522_p2 = (or_ln56_3_fu_4516_p2 & or_ln56_2_fu_4498_p2);

assign and_ln56_3_fu_4528_p2 = (grp_fu_2138_p2 & and_ln56_2_fu_4522_p2);

assign and_ln56_4_fu_4611_p2 = (or_ln56_5_fu_4605_p2 & or_ln56_4_fu_4587_p2);

assign and_ln56_5_fu_4617_p2 = (grp_fu_2142_p2 & and_ln56_4_fu_4611_p2);

assign and_ln56_fu_4433_p2 = (or_ln56_fu_4409_p2 & or_ln56_1_fu_4427_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = 1'b0;

assign ap_block_pp0_stage0_00001 = 1'b0;

assign ap_block_pp0_stage0_01001 = 1'b0;

assign ap_block_pp0_stage0_11001 = 1'b0;

assign ap_block_pp0_stage0_subdone = 1'b0;

assign ap_block_state54_pp0_stage0_iter53 = (1'b1 == 1'b0);

always @ (*) begin
    ap_condition_frp_pvb_no_bkwd_prs = (pf_pool_stream_U_pf_ready == 1'b1);
end

assign ap_condition_frp_pvb_no_fwd_prs = (1'b1 == 1'b1);

always @ (*) begin
    ap_condition_frp_pvb_pf_start = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign bitcast_ln55_1_fu_4218_p1 = sum_17_reg_5875_pp0_iter49_reg;

assign bitcast_ln55_2_fu_4267_p1 = sum_26_reg_5882_pp0_iter49_reg;

assign bitcast_ln55_3_fu_4315_p1 = sum_35_reg_5889_pp0_iter49_reg;

assign bitcast_ln55_fu_4170_p1 = sum_8_reg_5868_pp0_iter48_reg;

assign bitcast_ln56_1_fu_4380_p1 = max_val_reg_5896_pp0_iter50_reg;

assign bitcast_ln56_2_fu_4452_p1 = relu_val_1_reg_5910_pp0_iter51_reg;

assign bitcast_ln56_3_fu_4469_p1 = max_val_2_reg_5924;

assign bitcast_ln56_4_fu_4541_p1 = relu_val_2_reg_5917_pp0_iter52_reg;

assign bitcast_ln56_5_fu_4558_p1 = max_val_4_reg_5931;

assign bitcast_ln56_fu_4363_p1 = relu_val_reg_5903;

assign bitcast_ln59_fu_4629_p1 = max_val_6_fu_4623_p3;

assign empty_22_fu_2514_p1 = grp_fu_2258_p2[2:0];

assign empty_24_fu_2298_p2 = (tmp_80_fu_2250_p3 + 5'd2);

assign empty_26_fu_2330_p2 = (tmp_80_fu_2250_p3 + 5'd3);

assign grp_fu_2134_p0 = ((and_ln55_1_fu_4253_p2[0:0] == 1'b1) ? sum_17_reg_5875_pp0_iter49_reg : 32'd0);

assign grp_fu_2138_p1 = ((and_ln56_1_fu_4439_p2[0:0] == 1'b1) ? relu_val_reg_5903 : max_val_reg_5896_pp0_iter50_reg);

assign grp_fu_2142_p1 = ((and_ln56_3_fu_4528_p2[0:0] == 1'b1) ? relu_val_1_reg_5910_pp0_iter51_reg : max_val_2_reg_5924);

assign grp_fu_2292_p0 = {{select_ln35_1_fu_2242_p3}, {1'd1}};

assign grp_fu_2404_p0 = {{select_ln35_fu_2234_p3}, {1'd1}};

assign icmp_ln34_fu_2169_p2 = ((ap_sig_allocacmp_indvar_flatten17_load == 11'd1352) ? 1'b1 : 1'b0);

assign icmp_ln35_fu_2190_p2 = ((ap_sig_allocacmp_indvar_flatten6_load == 8'd169) ? 1'b1 : 1'b0);

assign icmp_ln36_fu_2210_p2 = ((ap_sig_allocacmp_j_load == 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln55_1_fu_4193_p2 = ((trunc_ln55_fu_4183_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_2_fu_4235_p2 = ((tmp_65_fu_4221_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln55_3_fu_4241_p2 = ((trunc_ln55_1_fu_4231_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_4_fu_4284_p2 = ((tmp_70_fu_4270_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln55_5_fu_4290_p2 = ((trunc_ln55_2_fu_4280_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_6_fu_4332_p2 = ((tmp_75_fu_4318_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln55_7_fu_4338_p2 = ((trunc_ln55_3_fu_4328_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_4187_p2 = ((tmp_63_fu_4173_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln56_10_fu_4593_p2 = ((tmp_78_fu_4561_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln56_11_fu_4599_p2 = ((trunc_ln56_5_fu_4571_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_1_fu_4403_p2 = ((trunc_ln56_fu_4376_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_2_fu_4415_p2 = ((tmp_68_fu_4383_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln56_3_fu_4421_p2 = ((trunc_ln56_1_fu_4393_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_4_fu_4486_p2 = ((tmp_72_fu_4455_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln56_5_fu_4492_p2 = ((trunc_ln56_2_fu_4465_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_6_fu_4504_p2 = ((tmp_73_fu_4472_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln56_7_fu_4510_p2 = ((trunc_ln56_3_fu_4482_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_8_fu_4575_p2 = ((tmp_77_fu_4544_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln56_9_fu_4581_p2 = ((trunc_ln56_4_fu_4554_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_4397_p2 = ((tmp_67_fu_4366_p4 != 8'd255) ? 1'b1 : 1'b0);

assign image_1_address0 = zext_ln51_24_fu_3017_p1;

assign image_1_address1 = zext_ln51_18_fu_2938_p1;

assign image_1_address10 = zext_ln51_16_fu_2900_p1;

assign image_1_address11 = zext_ln51_11_fu_2821_p1;

assign image_1_address12 = zext_ln51_5_fu_2668_p1;

assign image_1_address13 = zext_ln51_15_fu_2881_p1;

assign image_1_address14 = zext_ln51_10_fu_2802_p1;

assign image_1_address15 = zext_ln51_4_fu_2560_p1;

assign image_1_address2 = zext_ln51_13_fu_2859_p1;

assign image_1_address3 = zext_ln51_7_fu_2704_p1;

assign image_1_address4 = zext_ln51_23_fu_2998_p1;

assign image_1_address5 = zext_ln51_22_fu_2979_p1;

assign image_1_address6 = zext_ln51_21_fu_2960_p1;

assign image_1_address7 = zext_ln51_17_fu_2919_p1;

assign image_1_address8 = zext_ln51_12_fu_2840_p1;

assign image_1_address9 = zext_ln51_6_fu_2686_p1;

assign image_1_ce0 = image_1_ce0_local;

assign image_1_ce1 = image_1_ce1_local;

assign image_1_ce10 = image_1_ce10_local;

assign image_1_ce11 = image_1_ce11_local;

assign image_1_ce12 = image_1_ce12_local;

assign image_1_ce13 = image_1_ce13_local;

assign image_1_ce14 = image_1_ce14_local;

assign image_1_ce15 = image_1_ce15_local;

assign image_1_ce2 = image_1_ce2_local;

assign image_1_ce3 = image_1_ce3_local;

assign image_1_ce4 = image_1_ce4_local;

assign image_1_ce5 = image_1_ce5_local;

assign image_1_ce6 = image_1_ce6_local;

assign image_1_ce7 = image_1_ce7_local;

assign image_1_ce8 = image_1_ce8_local;

assign image_1_ce9 = image_1_ce9_local;

assign image_2_address0 = zext_ln51_24_fu_3017_p1;

assign image_2_address1 = zext_ln51_18_fu_2938_p1;

assign image_2_address10 = zext_ln51_16_fu_2900_p1;

assign image_2_address11 = zext_ln51_11_fu_2821_p1;

assign image_2_address12 = zext_ln51_5_fu_2668_p1;

assign image_2_address13 = zext_ln51_15_fu_2881_p1;

assign image_2_address14 = zext_ln51_10_fu_2802_p1;

assign image_2_address15 = zext_ln51_4_fu_2560_p1;

assign image_2_address2 = zext_ln51_13_fu_2859_p1;

assign image_2_address3 = zext_ln51_7_fu_2704_p1;

assign image_2_address4 = zext_ln51_23_fu_2998_p1;

assign image_2_address5 = zext_ln51_22_fu_2979_p1;

assign image_2_address6 = zext_ln51_21_fu_2960_p1;

assign image_2_address7 = zext_ln51_17_fu_2919_p1;

assign image_2_address8 = zext_ln51_12_fu_2840_p1;

assign image_2_address9 = zext_ln51_6_fu_2686_p1;

assign image_2_ce0 = image_2_ce0_local;

assign image_2_ce1 = image_2_ce1_local;

assign image_2_ce10 = image_2_ce10_local;

assign image_2_ce11 = image_2_ce11_local;

assign image_2_ce12 = image_2_ce12_local;

assign image_2_ce13 = image_2_ce13_local;

assign image_2_ce14 = image_2_ce14_local;

assign image_2_ce15 = image_2_ce15_local;

assign image_2_ce2 = image_2_ce2_local;

assign image_2_ce3 = image_2_ce3_local;

assign image_2_ce4 = image_2_ce4_local;

assign image_2_ce5 = image_2_ce5_local;

assign image_2_ce6 = image_2_ce6_local;

assign image_2_ce7 = image_2_ce7_local;

assign image_2_ce8 = image_2_ce8_local;

assign image_2_ce9 = image_2_ce9_local;

assign image_3_address0 = zext_ln51_24_fu_3017_p1;

assign image_3_address1 = zext_ln51_18_fu_2938_p1;

assign image_3_address10 = zext_ln51_16_fu_2900_p1;

assign image_3_address11 = zext_ln51_11_fu_2821_p1;

assign image_3_address12 = zext_ln51_5_fu_2668_p1;

assign image_3_address13 = zext_ln51_15_fu_2881_p1;

assign image_3_address14 = zext_ln51_10_fu_2802_p1;

assign image_3_address15 = zext_ln51_4_fu_2560_p1;

assign image_3_address2 = zext_ln51_13_fu_2859_p1;

assign image_3_address3 = zext_ln51_7_fu_2704_p1;

assign image_3_address4 = zext_ln51_23_fu_2998_p1;

assign image_3_address5 = zext_ln51_22_fu_2979_p1;

assign image_3_address6 = zext_ln51_21_fu_2960_p1;

assign image_3_address7 = zext_ln51_17_fu_2919_p1;

assign image_3_address8 = zext_ln51_12_fu_2840_p1;

assign image_3_address9 = zext_ln51_6_fu_2686_p1;

assign image_3_ce0 = image_3_ce0_local;

assign image_3_ce1 = image_3_ce1_local;

assign image_3_ce10 = image_3_ce10_local;

assign image_3_ce11 = image_3_ce11_local;

assign image_3_ce12 = image_3_ce12_local;

assign image_3_ce13 = image_3_ce13_local;

assign image_3_ce14 = image_3_ce14_local;

assign image_3_ce15 = image_3_ce15_local;

assign image_3_ce2 = image_3_ce2_local;

assign image_3_ce3 = image_3_ce3_local;

assign image_3_ce4 = image_3_ce4_local;

assign image_3_ce5 = image_3_ce5_local;

assign image_3_ce6 = image_3_ce6_local;

assign image_3_ce7 = image_3_ce7_local;

assign image_3_ce8 = image_3_ce8_local;

assign image_3_ce9 = image_3_ce9_local;

assign image_4_address0 = zext_ln51_24_fu_3017_p1;

assign image_4_address1 = zext_ln51_18_fu_2938_p1;

assign image_4_address10 = zext_ln51_16_fu_2900_p1;

assign image_4_address11 = zext_ln51_11_fu_2821_p1;

assign image_4_address12 = zext_ln51_5_fu_2668_p1;

assign image_4_address13 = zext_ln51_15_fu_2881_p1;

assign image_4_address14 = zext_ln51_10_fu_2802_p1;

assign image_4_address15 = zext_ln51_4_fu_2560_p1;

assign image_4_address2 = zext_ln51_13_fu_2859_p1;

assign image_4_address3 = zext_ln51_7_fu_2704_p1;

assign image_4_address4 = zext_ln51_23_fu_2998_p1;

assign image_4_address5 = zext_ln51_22_fu_2979_p1;

assign image_4_address6 = zext_ln51_21_fu_2960_p1;

assign image_4_address7 = zext_ln51_17_fu_2919_p1;

assign image_4_address8 = zext_ln51_12_fu_2840_p1;

assign image_4_address9 = zext_ln51_6_fu_2686_p1;

assign image_4_ce0 = image_4_ce0_local;

assign image_4_ce1 = image_4_ce1_local;

assign image_4_ce10 = image_4_ce10_local;

assign image_4_ce11 = image_4_ce11_local;

assign image_4_ce12 = image_4_ce12_local;

assign image_4_ce13 = image_4_ce13_local;

assign image_4_ce14 = image_4_ce14_local;

assign image_4_ce15 = image_4_ce15_local;

assign image_4_ce2 = image_4_ce2_local;

assign image_4_ce3 = image_4_ce3_local;

assign image_4_ce4 = image_4_ce4_local;

assign image_4_ce5 = image_4_ce5_local;

assign image_4_ce6 = image_4_ce6_local;

assign image_4_ce7 = image_4_ce7_local;

assign image_4_ce8 = image_4_ce8_local;

assign image_4_ce9 = image_4_ce9_local;

assign image_5_address0 = zext_ln51_24_fu_3017_p1;

assign image_5_address1 = zext_ln51_18_fu_2938_p1;

assign image_5_address10 = zext_ln51_16_fu_2900_p1;

assign image_5_address11 = zext_ln51_11_fu_2821_p1;

assign image_5_address12 = zext_ln51_5_fu_2668_p1;

assign image_5_address13 = zext_ln51_15_fu_2881_p1;

assign image_5_address14 = zext_ln51_10_fu_2802_p1;

assign image_5_address15 = zext_ln51_4_fu_2560_p1;

assign image_5_address2 = zext_ln51_13_fu_2859_p1;

assign image_5_address3 = zext_ln51_7_fu_2704_p1;

assign image_5_address4 = zext_ln51_23_fu_2998_p1;

assign image_5_address5 = zext_ln51_22_fu_2979_p1;

assign image_5_address6 = zext_ln51_21_fu_2960_p1;

assign image_5_address7 = zext_ln51_17_fu_2919_p1;

assign image_5_address8 = zext_ln51_12_fu_2840_p1;

assign image_5_address9 = zext_ln51_6_fu_2686_p1;

assign image_5_ce0 = image_5_ce0_local;

assign image_5_ce1 = image_5_ce1_local;

assign image_5_ce10 = image_5_ce10_local;

assign image_5_ce11 = image_5_ce11_local;

assign image_5_ce12 = image_5_ce12_local;

assign image_5_ce13 = image_5_ce13_local;

assign image_5_ce14 = image_5_ce14_local;

assign image_5_ce15 = image_5_ce15_local;

assign image_5_ce2 = image_5_ce2_local;

assign image_5_ce3 = image_5_ce3_local;

assign image_5_ce4 = image_5_ce4_local;

assign image_5_ce5 = image_5_ce5_local;

assign image_5_ce6 = image_5_ce6_local;

assign image_5_ce7 = image_5_ce7_local;

assign image_5_ce8 = image_5_ce8_local;

assign image_5_ce9 = image_5_ce9_local;

assign image_6_address0 = zext_ln51_24_fu_3017_p1;

assign image_6_address1 = zext_ln51_18_fu_2938_p1;

assign image_6_address10 = zext_ln51_16_fu_2900_p1;

assign image_6_address11 = zext_ln51_11_fu_2821_p1;

assign image_6_address12 = zext_ln51_5_fu_2668_p1;

assign image_6_address13 = zext_ln51_15_fu_2881_p1;

assign image_6_address14 = zext_ln51_10_fu_2802_p1;

assign image_6_address15 = zext_ln51_4_fu_2560_p1;

assign image_6_address2 = zext_ln51_13_fu_2859_p1;

assign image_6_address3 = zext_ln51_7_fu_2704_p1;

assign image_6_address4 = zext_ln51_23_fu_2998_p1;

assign image_6_address5 = zext_ln51_22_fu_2979_p1;

assign image_6_address6 = zext_ln51_21_fu_2960_p1;

assign image_6_address7 = zext_ln51_17_fu_2919_p1;

assign image_6_address8 = zext_ln51_12_fu_2840_p1;

assign image_6_address9 = zext_ln51_6_fu_2686_p1;

assign image_6_ce0 = image_6_ce0_local;

assign image_6_ce1 = image_6_ce1_local;

assign image_6_ce10 = image_6_ce10_local;

assign image_6_ce11 = image_6_ce11_local;

assign image_6_ce12 = image_6_ce12_local;

assign image_6_ce13 = image_6_ce13_local;

assign image_6_ce14 = image_6_ce14_local;

assign image_6_ce15 = image_6_ce15_local;

assign image_6_ce2 = image_6_ce2_local;

assign image_6_ce3 = image_6_ce3_local;

assign image_6_ce4 = image_6_ce4_local;

assign image_6_ce5 = image_6_ce5_local;

assign image_6_ce6 = image_6_ce6_local;

assign image_6_ce7 = image_6_ce7_local;

assign image_6_ce8 = image_6_ce8_local;

assign image_6_ce9 = image_6_ce9_local;

assign image_7_address0 = zext_ln51_24_fu_3017_p1;

assign image_7_address1 = zext_ln51_18_fu_2938_p1;

assign image_7_address10 = zext_ln51_16_fu_2900_p1;

assign image_7_address11 = zext_ln51_11_fu_2821_p1;

assign image_7_address12 = zext_ln51_5_fu_2668_p1;

assign image_7_address13 = zext_ln51_15_fu_2881_p1;

assign image_7_address14 = zext_ln51_10_fu_2802_p1;

assign image_7_address15 = zext_ln51_4_fu_2560_p1;

assign image_7_address2 = zext_ln51_13_fu_2859_p1;

assign image_7_address3 = zext_ln51_7_fu_2704_p1;

assign image_7_address4 = zext_ln51_23_fu_2998_p1;

assign image_7_address5 = zext_ln51_22_fu_2979_p1;

assign image_7_address6 = zext_ln51_21_fu_2960_p1;

assign image_7_address7 = zext_ln51_17_fu_2919_p1;

assign image_7_address8 = zext_ln51_12_fu_2840_p1;

assign image_7_address9 = zext_ln51_6_fu_2686_p1;

assign image_7_ce0 = image_7_ce0_local;

assign image_7_ce1 = image_7_ce1_local;

assign image_7_ce10 = image_7_ce10_local;

assign image_7_ce11 = image_7_ce11_local;

assign image_7_ce12 = image_7_ce12_local;

assign image_7_ce13 = image_7_ce13_local;

assign image_7_ce14 = image_7_ce14_local;

assign image_7_ce15 = image_7_ce15_local;

assign image_7_ce2 = image_7_ce2_local;

assign image_7_ce3 = image_7_ce3_local;

assign image_7_ce4 = image_7_ce4_local;

assign image_7_ce5 = image_7_ce5_local;

assign image_7_ce6 = image_7_ce6_local;

assign image_7_ce7 = image_7_ce7_local;

assign image_7_ce8 = image_7_ce8_local;

assign image_7_ce9 = image_7_ce9_local;

assign image_8_address0 = zext_ln51_24_fu_3017_p1;

assign image_8_address1 = zext_ln51_18_fu_2938_p1;

assign image_8_address10 = zext_ln51_16_fu_2900_p1;

assign image_8_address11 = zext_ln51_11_fu_2821_p1;

assign image_8_address12 = zext_ln51_5_fu_2668_p1;

assign image_8_address13 = zext_ln51_15_fu_2881_p1;

assign image_8_address14 = zext_ln51_10_fu_2802_p1;

assign image_8_address15 = zext_ln51_4_fu_2560_p1;

assign image_8_address2 = zext_ln51_13_fu_2859_p1;

assign image_8_address3 = zext_ln51_7_fu_2704_p1;

assign image_8_address4 = zext_ln51_23_fu_2998_p1;

assign image_8_address5 = zext_ln51_22_fu_2979_p1;

assign image_8_address6 = zext_ln51_21_fu_2960_p1;

assign image_8_address7 = zext_ln51_17_fu_2919_p1;

assign image_8_address8 = zext_ln51_12_fu_2840_p1;

assign image_8_address9 = zext_ln51_6_fu_2686_p1;

assign image_8_ce0 = image_8_ce0_local;

assign image_8_ce1 = image_8_ce1_local;

assign image_8_ce10 = image_8_ce10_local;

assign image_8_ce11 = image_8_ce11_local;

assign image_8_ce12 = image_8_ce12_local;

assign image_8_ce13 = image_8_ce13_local;

assign image_8_ce14 = image_8_ce14_local;

assign image_8_ce15 = image_8_ce15_local;

assign image_8_ce2 = image_8_ce2_local;

assign image_8_ce3 = image_8_ce3_local;

assign image_8_ce4 = image_8_ce4_local;

assign image_8_ce5 = image_8_ce5_local;

assign image_8_ce6 = image_8_ce6_local;

assign image_8_ce7 = image_8_ce7_local;

assign image_8_ce8 = image_8_ce8_local;

assign image_8_ce9 = image_8_ce9_local;

assign image_r_address0 = zext_ln51_24_fu_3017_p1;

assign image_r_address1 = zext_ln51_18_fu_2938_p1;

assign image_r_address10 = zext_ln51_16_fu_2900_p1;

assign image_r_address11 = zext_ln51_11_fu_2821_p1;

assign image_r_address12 = zext_ln51_5_fu_2668_p1;

assign image_r_address13 = zext_ln51_15_fu_2881_p1;

assign image_r_address14 = zext_ln51_10_fu_2802_p1;

assign image_r_address15 = zext_ln51_4_fu_2560_p1;

assign image_r_address2 = zext_ln51_13_fu_2859_p1;

assign image_r_address3 = zext_ln51_7_fu_2704_p1;

assign image_r_address4 = zext_ln51_23_fu_2998_p1;

assign image_r_address5 = zext_ln51_22_fu_2979_p1;

assign image_r_address6 = zext_ln51_21_fu_2960_p1;

assign image_r_address7 = zext_ln51_17_fu_2919_p1;

assign image_r_address8 = zext_ln51_12_fu_2840_p1;

assign image_r_address9 = zext_ln51_6_fu_2686_p1;

assign image_r_ce0 = image_r_ce0_local;

assign image_r_ce1 = image_r_ce1_local;

assign image_r_ce10 = image_r_ce10_local;

assign image_r_ce11 = image_r_ce11_local;

assign image_r_ce12 = image_r_ce12_local;

assign image_r_ce13 = image_r_ce13_local;

assign image_r_ce14 = image_r_ce14_local;

assign image_r_ce15 = image_r_ce15_local;

assign image_r_ce2 = image_r_ce2_local;

assign image_r_ce3 = image_r_ce3_local;

assign image_r_ce4 = image_r_ce4_local;

assign image_r_ce5 = image_r_ce5_local;

assign image_r_ce6 = image_r_ce6_local;

assign image_r_ce7 = image_r_ce7_local;

assign image_r_ce8 = image_r_ce8_local;

assign image_r_ce9 = image_r_ce9_local;

assign max_val_2_fu_4445_p3 = ((and_ln56_1_fu_4439_p2[0:0] == 1'b1) ? relu_val_reg_5903 : max_val_reg_5896_pp0_iter50_reg);

assign max_val_4_fu_4534_p3 = ((and_ln56_3_fu_4528_p2[0:0] == 1'b1) ? relu_val_1_reg_5910_pp0_iter51_reg : max_val_2_reg_5924);

assign max_val_6_fu_4623_p3 = ((and_ln56_5_fu_4617_p2[0:0] == 1'b1) ? relu_val_2_reg_5917_pp0_iter52_reg : max_val_4_reg_5931);

assign max_val_fu_4211_p3 = ((and_ln55_fu_4205_p2[0:0] == 1'b1) ? sum_8_reg_5868_pp0_iter48_reg : 32'd0);

assign mul36_fu_2314_p0 = mul36_fu_2314_p00;

assign mul36_fu_2314_p00 = empty_24_fu_2298_p2;

assign mul36_fu_2314_p1 = 11'd52;

assign mul39_fu_2268_p0 = mul39_fu_2268_p00;

assign mul39_fu_2268_p00 = select_ln35_1_fu_2242_p3;

assign mul39_fu_2268_p1 = 9'd26;

assign mul_ln36_fu_2346_p0 = mul_ln36_fu_2346_p00;

assign mul_ln36_fu_2346_p00 = empty_26_fu_2330_p2;

assign mul_ln36_fu_2346_p1 = 11'd52;

assign mul_ln51_1_fu_2380_p0 = mul_ln51_1_fu_2380_p00;

assign mul_ln51_1_fu_2380_p00 = select_ln35_fu_2234_p3;

assign mul_ln51_1_fu_2380_p1 = 9'd26;

assign mul_ln51_2_fu_2426_p0 = mul_ln51_2_fu_2426_p00;

assign mul_ln51_2_fu_2426_p00 = add_ln51_fu_2410_p2;

assign mul_ln51_2_fu_2426_p1 = 11'd52;

assign mul_ln51_3_fu_2458_p0 = mul_ln51_3_fu_2458_p00;

assign mul_ln51_3_fu_2458_p00 = add_ln51_1_fu_2442_p2;

assign mul_ln51_3_fu_2458_p1 = 11'd52;

assign mul_ln51_fu_2538_p2 = (tmp_81_fu_2518_p3 + p_shl67_fu_2534_p1);

assign or_ln35_fu_2228_p2 = (icmp_ln35_fu_2190_p2 | and_ln34_fu_2216_p2);

assign or_ln55_1_fu_4247_p2 = (icmp_ln55_3_fu_4241_p2 | icmp_ln55_2_fu_4235_p2);

assign or_ln55_2_fu_4296_p2 = (icmp_ln55_5_fu_4290_p2 | icmp_ln55_4_fu_4284_p2);

assign or_ln55_3_fu_4344_p2 = (icmp_ln55_7_fu_4338_p2 | icmp_ln55_6_fu_4332_p2);

assign or_ln55_fu_4199_p2 = (icmp_ln55_fu_4187_p2 | icmp_ln55_1_fu_4193_p2);

assign or_ln56_1_fu_4427_p2 = (icmp_ln56_3_fu_4421_p2 | icmp_ln56_2_fu_4415_p2);

assign or_ln56_2_fu_4498_p2 = (icmp_ln56_5_fu_4492_p2 | icmp_ln56_4_fu_4486_p2);

assign or_ln56_3_fu_4516_p2 = (icmp_ln56_7_fu_4510_p2 | icmp_ln56_6_fu_4504_p2);

assign or_ln56_4_fu_4587_p2 = (icmp_ln56_9_fu_4581_p2 | icmp_ln56_8_fu_4575_p2);

assign or_ln56_5_fu_4605_p2 = (icmp_ln56_11_fu_4599_p2 | icmp_ln56_10_fu_4593_p2);

assign or_ln56_fu_4409_p2 = (icmp_ln56_fu_4397_p2 | icmp_ln56_1_fu_4403_p2);

assign p_shl67_fu_2534_p1 = tmp_82_fu_2526_p3;

assign pool_stream_blk_n = 1'b1;

assign pool_stream_din = pf_pool_stream_U_data_out;

assign relu_val_1_fu_4308_p3 = ((and_ln55_2_fu_4302_p2[0:0] == 1'b1) ? sum_26_reg_5882_pp0_iter49_reg : 32'd0);

assign relu_val_2_fu_4356_p3 = ((and_ln55_3_fu_4350_p2[0:0] == 1'b1) ? sum_35_reg_5889_pp0_iter49_reg : 32'd0);

assign relu_val_fu_4259_p3 = ((and_ln55_1_fu_4253_p2[0:0] == 1'b1) ? sum_17_reg_5875_pp0_iter49_reg : 32'd0);

assign select_ln34_fu_2196_p3 = ((icmp_ln35_fu_2190_p2[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_i_load);

assign select_ln35_1_fu_2242_p3 = ((and_ln34_fu_2216_p2[0:0] == 1'b1) ? add_ln35_fu_2222_p2 : select_ln34_fu_2196_p3);

assign select_ln35_2_fu_2486_p3 = ((icmp_ln35_fu_2190_p2[0:0] == 1'b1) ? 8'd1 : add_ln35_1_fu_2480_p2);

assign select_ln35_fu_2234_p3 = ((or_ln35_fu_2228_p2[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_j_load);

assign shl_ln51_fu_2544_p2 = grp_fu_2370_p2 << 4'd1;

assign tmp_10_fu_3163_p7 = 'bx;

assign tmp_11_fu_3182_p7 = 'bx;

assign tmp_12_fu_3201_p7 = 'bx;

assign tmp_13_fu_3220_p7 = 'bx;

assign tmp_14_fu_3239_p7 = 'bx;

assign tmp_15_fu_3258_p7 = 'bx;

assign tmp_16_fu_3277_p7 = 'bx;

assign tmp_17_fu_3296_p7 = 'bx;

assign tmp_18_fu_3315_p7 = 'bx;

assign tmp_19_fu_3334_p7 = 'bx;

assign tmp_1_fu_2736_p7 = 'bx;

assign tmp_20_fu_3353_p7 = 'bx;

assign tmp_21_fu_3372_p7 = 'bx;

assign tmp_22_fu_3391_p7 = 'bx;

assign tmp_23_fu_3410_p7 = 'bx;

assign tmp_24_fu_3429_p7 = 'bx;

assign tmp_25_fu_3448_p7 = 'bx;

assign tmp_26_fu_3467_p7 = 'bx;

assign tmp_27_fu_3486_p7 = 'bx;

assign tmp_28_fu_3505_p7 = 'bx;

assign tmp_29_fu_3524_p7 = 'bx;

assign tmp_2_fu_2755_p7 = 'bx;

assign tmp_30_fu_3543_p7 = 'bx;

assign tmp_31_fu_3562_p7 = 'bx;

assign tmp_32_fu_3581_p7 = 'bx;

assign tmp_33_fu_3600_p7 = 'bx;

assign tmp_34_fu_3619_p7 = 'bx;

assign tmp_35_fu_3638_p7 = 'bx;

assign tmp_36_fu_3657_p7 = 'bx;

assign tmp_37_fu_3676_p7 = 'bx;

assign tmp_38_fu_3695_p7 = 'bx;

assign tmp_39_fu_3714_p7 = 'bx;

assign tmp_3_fu_2774_p7 = 'bx;

assign tmp_40_fu_3733_p7 = 'bx;

assign tmp_41_fu_3752_p7 = 'bx;

assign tmp_42_fu_3771_p7 = 'bx;

assign tmp_43_fu_3790_p7 = 'bx;

assign tmp_44_fu_3809_p7 = 'bx;

assign tmp_45_fu_3828_p7 = 'bx;

assign tmp_46_fu_3847_p7 = 'bx;

assign tmp_47_fu_3866_p7 = 'bx;

assign tmp_48_fu_3885_p7 = 'bx;

assign tmp_49_fu_3904_p7 = 'bx;

assign tmp_4_fu_3030_p7 = 'bx;

assign tmp_50_fu_3923_p7 = 'bx;

assign tmp_51_fu_3942_p7 = 'bx;

assign tmp_52_fu_3961_p7 = 'bx;

assign tmp_53_fu_3980_p7 = 'bx;

assign tmp_54_fu_3999_p7 = 'bx;

assign tmp_55_fu_4018_p7 = 'bx;

assign tmp_56_fu_4037_p7 = 'bx;

assign tmp_57_fu_4056_p7 = 'bx;

assign tmp_58_fu_4075_p7 = 'bx;

assign tmp_59_fu_4094_p7 = 'bx;

assign tmp_5_fu_3049_p7 = 'bx;

assign tmp_60_fu_4113_p7 = 'bx;

assign tmp_61_fu_4132_p7 = 'bx;

assign tmp_62_fu_4151_p7 = 'bx;

assign tmp_63_fu_4173_p4 = {{bitcast_ln55_fu_4170_p1[30:23]}};

assign tmp_65_fu_4221_p4 = {{bitcast_ln55_1_fu_4218_p1[30:23]}};

assign tmp_67_fu_4366_p4 = {{bitcast_ln56_fu_4363_p1[30:23]}};

assign tmp_68_fu_4383_p4 = {{bitcast_ln56_1_fu_4380_p1[30:23]}};

assign tmp_6_fu_3068_p7 = 'bx;

assign tmp_70_fu_4270_p4 = {{bitcast_ln55_2_fu_4267_p1[30:23]}};

assign tmp_72_fu_4455_p4 = {{bitcast_ln56_2_fu_4452_p1[30:23]}};

assign tmp_73_fu_4472_p4 = {{bitcast_ln56_3_fu_4469_p1[30:23]}};

assign tmp_75_fu_4318_p4 = {{bitcast_ln55_3_fu_4315_p1[30:23]}};

assign tmp_77_fu_4544_p4 = {{bitcast_ln56_4_fu_4541_p1[30:23]}};

assign tmp_78_fu_4561_p4 = {{bitcast_ln56_5_fu_4558_p1[30:23]}};

assign tmp_7_fu_3087_p7 = 'bx;

assign tmp_80_fu_2250_p3 = {{select_ln35_1_fu_2242_p3}, {1'd0}};

assign tmp_81_fu_2518_p3 = {{empty_22_fu_2514_p1}, {4'd0}};

assign tmp_82_fu_2526_p3 = {{empty_22_fu_2514_p1}, {2'd0}};

assign tmp_84_fu_2362_p3 = {{select_ln35_fu_2234_p3}, {1'd0}};

assign tmp_85_fu_2577_p3 = {{grp_fu_2292_p2}, {1'd0}};

assign tmp_86_fu_2585_p3 = {{trunc_ln51_fu_2573_p1}, {3'd0}};

assign tmp_87_fu_2607_p3 = {{grp_fu_2304_p2}, {1'd0}};

assign tmp_88_fu_2615_p3 = {{trunc_ln51_3_fu_2603_p1}, {3'd0}};

assign tmp_89_fu_2637_p3 = {{grp_fu_2336_p2}, {1'd0}};

assign tmp_8_fu_3106_p7 = 'bx;

assign tmp_90_fu_2645_p3 = {{trunc_ln51_4_fu_2633_p1}, {3'd0}};

assign tmp_9_fu_3125_p7 = 'bx;

assign tmp_fu_2717_p7 = 'bx;

assign tmp_s_fu_3144_p7 = 'bx;

assign trunc_ln51_3_fu_2603_p1 = grp_fu_2304_p2[3:0];

assign trunc_ln51_4_fu_2633_p1 = grp_fu_2336_p2[3:0];

assign trunc_ln51_fu_2573_p1 = grp_fu_2292_p2[3:0];

assign trunc_ln55_1_fu_4231_p1 = bitcast_ln55_1_fu_4218_p1[22:0];

assign trunc_ln55_2_fu_4280_p1 = bitcast_ln55_2_fu_4267_p1[22:0];

assign trunc_ln55_3_fu_4328_p1 = bitcast_ln55_3_fu_4315_p1[22:0];

assign trunc_ln55_fu_4183_p1 = bitcast_ln55_fu_4170_p1[22:0];

assign trunc_ln56_1_fu_4393_p1 = bitcast_ln56_1_fu_4380_p1[22:0];

assign trunc_ln56_2_fu_4465_p1 = bitcast_ln56_2_fu_4452_p1[22:0];

assign trunc_ln56_3_fu_4482_p1 = bitcast_ln56_3_fu_4469_p1[22:0];

assign trunc_ln56_4_fu_4554_p1 = bitcast_ln56_4_fu_4541_p1[22:0];

assign trunc_ln56_5_fu_4571_p1 = bitcast_ln56_5_fu_4558_p1[22:0];

assign trunc_ln56_fu_4376_p1 = bitcast_ln56_fu_4363_p1[22:0];

assign xor_ln34_fu_2204_p2 = (icmp_ln35_fu_2190_p2 ^ 1'd1);

assign zext_ln51_10_fu_2802_p1 = add_ln51_6_fu_2797_p2;

assign zext_ln51_11_fu_2821_p1 = add_ln51_7_fu_2815_p2;

assign zext_ln51_12_fu_2840_p1 = add_ln51_8_fu_2834_p2;

assign zext_ln51_13_fu_2859_p1 = add_ln51_9_fu_2853_p2;

assign zext_ln51_14_fu_2872_p1 = grp_fu_2416_p2;

assign zext_ln51_15_fu_2881_p1 = add_ln51_10_fu_2876_p2;

assign zext_ln51_16_fu_2900_p1 = add_ln51_11_fu_2894_p2;

assign zext_ln51_17_fu_2919_p1 = add_ln51_12_fu_2913_p2;

assign zext_ln51_18_fu_2938_p1 = add_ln51_13_fu_2932_p2;

assign zext_ln51_1_fu_2623_p1 = tmp_87_fu_2607_p3;

assign zext_ln51_20_fu_2951_p1 = grp_fu_2448_p2;

assign zext_ln51_21_fu_2960_p1 = add_ln51_14_fu_2955_p2;

assign zext_ln51_22_fu_2979_p1 = add_ln51_15_fu_2973_p2;

assign zext_ln51_23_fu_2998_p1 = add_ln51_16_fu_2992_p2;

assign zext_ln51_24_fu_3017_p1 = add_ln51_17_fu_3011_p2;

assign zext_ln51_2_fu_2653_p1 = tmp_89_fu_2637_p3;

assign zext_ln51_3_fu_2550_p1 = shl_ln51_fu_2544_p2;

assign zext_ln51_4_fu_2560_p1 = add_ln51_2_fu_2554_p2;

assign zext_ln51_5_fu_2668_p1 = add_ln51_3_fu_2663_p2;

assign zext_ln51_6_fu_2686_p1 = add_ln51_4_fu_2681_p2;

assign zext_ln51_7_fu_2704_p1 = add_ln51_5_fu_2699_p2;

assign zext_ln51_9_fu_2793_p1 = grp_fu_2404_p2;

assign zext_ln51_fu_2593_p1 = tmp_85_fu_2577_p3;

always @ (posedge ap_clk) begin
    mul_ln51_reg_4794[1:0] <= 2'b00;
    zext_ln51_3_reg_4801[0] <= 1'b0;
    zext_ln51_3_reg_4801[6:4] <= 3'b000;
end

endmodule //cnn_accelerator_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5
