strict digraph "" {
	node [label="\N"];
	"1319:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ff1990>",
		fillcolor=turquoise,
		label="1319:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1320:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f2e12ff1a10>",
		fillcolor=linen,
		label="1320:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"1319:BL" -> "1320:CS"	 [cond="[]",
		lineno=None];
	"1313:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e12ff3dd0>",
		clk_sens=True,
		fillcolor=gold,
		label="1313:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['append_start_pause', 'TX_ACK', 'TX_DATA_VALID_REG', 'shift_pause_data', 'reset_int', 'BYTE_COUNTER', 'FRAME_START', 'transmit_\
pause_frame_valid', 'TX_DATA_VALID_DELAY']"];
	"1314:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ff3f50>",
		fillcolor=turquoise,
		label="1314:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1313:AL" -> "1314:BL"	 [cond="[]",
		lineno=None];
	"1339:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e12ff3190>",
		fillcolor=lightcyan,
		label="1339:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1339:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ff3210>",
		fillcolor=turquoise,
		label="1339:BL
TX_DATA_REG <= { 16'h0000, TX_DATA_VALID_DELAY[47:0] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ff3250>]",
		style=filled,
		typ=Block];
	"1339:CA" -> "1339:BL"	 [cond="[]",
		lineno=None];
	"1358:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ff4310>",
		fillcolor=turquoise,
		label="1358:BL
TX_DATA_REG <= START_SEQ;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ff4350>]",
		style=filled,
		typ=Block];
	"Leaf_1313:AL"	 [def_var="['TX_DATA_REG']",
		label="Leaf_1313:AL"];
	"1358:BL" -> "Leaf_1313:AL"	 [cond="[]",
		lineno=None];
	"1336:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e12ff2d50>",
		fillcolor=lightcyan,
		label="1336:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1336:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ff2dd0>",
		fillcolor=turquoise,
		label="1336:BL
TX_DATA_REG <= { 24'h000000, TX_DATA_VALID_DELAY[39:0] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ff2e10>]",
		style=filled,
		typ=Block];
	"1336:CA" -> "1336:BL"	 [cond="[]",
		lineno=None];
	"1342:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ff3610>",
		fillcolor=turquoise,
		label="1342:BL
TX_DATA_REG <= { 8'h00, TX_DATA_VALID_DELAY[55:0] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ff3650>]",
		style=filled,
		typ=Block];
	"1342:BL" -> "Leaf_1313:AL"	 [cond="[]",
		lineno=None];
	"1320:CS" -> "1339:CA"	 [cond="['TX_DATA_VALID_REG']",
		label=TX_DATA_VALID_REG,
		lineno=1320];
	"1320:CS" -> "1336:CA"	 [cond="['TX_DATA_VALID_REG']",
		label=TX_DATA_VALID_REG,
		lineno=1320];
	"1345:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e12ff3990>",
		fillcolor=lightcyan,
		label="1345:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1320:CS" -> "1345:CA"	 [cond="['TX_DATA_VALID_REG']",
		label=TX_DATA_VALID_REG,
		lineno=1320];
	"1321:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e12ff1b10>",
		fillcolor=lightcyan,
		label="1321:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1320:CS" -> "1321:CA"	 [cond="['TX_DATA_VALID_REG']",
		label=TX_DATA_VALID_REG,
		lineno=1320];
	"1333:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e12ff2910>",
		fillcolor=lightcyan,
		label="1333:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1320:CS" -> "1333:CA"	 [cond="['TX_DATA_VALID_REG']",
		label=TX_DATA_VALID_REG,
		lineno=1320];
	"1342:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e12ff3590>",
		fillcolor=lightcyan,
		label="1342:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1320:CS" -> "1342:CA"	 [cond="['TX_DATA_VALID_REG']",
		label=TX_DATA_VALID_REG,
		lineno=1320];
	"1324:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e12ff1d50>",
		fillcolor=lightcyan,
		label="1324:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1320:CS" -> "1324:CA"	 [cond="['TX_DATA_VALID_REG']",
		label=TX_DATA_VALID_REG,
		lineno=1320];
	"1330:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e12ff24d0>",
		fillcolor=lightcyan,
		label="1330:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1320:CS" -> "1330:CA"	 [cond="['TX_DATA_VALID_REG']",
		label=TX_DATA_VALID_REG,
		lineno=1320];
	"1327:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2e12ff2110>",
		fillcolor=lightcyan,
		label="1327:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"1320:CS" -> "1327:CA"	 [cond="['TX_DATA_VALID_REG']",
		label=TX_DATA_VALID_REG,
		lineno=1320];
	"1345:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ff3a10>",
		fillcolor=turquoise,
		label="1345:BL
TX_DATA_REG <= TX_DATA_VALID_DELAY;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ff3a50>]",
		style=filled,
		typ=Block];
	"1345:CA" -> "1345:BL"	 [cond="[]",
		lineno=None];
	"1330:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ff2550>",
		fillcolor=turquoise,
		label="1330:BL
TX_DATA_REG <= { 40'h0000000000, TX_DATA_VALID_DELAY[23:0] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ff2590>]",
		style=filled,
		typ=Block];
	"1330:BL" -> "Leaf_1313:AL"	 [cond="[]",
		lineno=None];
	"1324:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ff1dd0>",
		fillcolor=turquoise,
		label="1324:BL
TX_DATA_REG <= { 56'h00000000000000, TX_DATA_VALID_DELAY[7:0] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ff1e10>]",
		style=filled,
		typ=Block];
	"1324:BL" -> "Leaf_1313:AL"	 [cond="[]",
		lineno=None];
	"1321:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ff1b90>",
		fillcolor=turquoise,
		label="1321:BL
TX_DATA_REG <= TX_DATA_VALID_DELAY;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ff1bd0>]",
		style=filled,
		typ=Block];
	"1321:CA" -> "1321:BL"	 [cond="[]",
		lineno=None];
	"1318:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ff47d0>",
		fillcolor=turquoise,
		label="1318:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1319:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12ff4810>",
		fillcolor=springgreen,
		label="1319:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1318:BL" -> "1319:IF"	 [cond="[]",
		lineno=None];
	"1319:IF" -> "1319:BL"	 [cond="['BYTE_COUNTER']",
		label="(BYTE_COUNTER < 56)",
		lineno=1319];
	"1350:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ff4850>",
		fillcolor=turquoise,
		label="1350:BL
TX_DATA_REG <= TX_DATA_VALID_DELAY;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ff4890>]",
		style=filled,
		typ=Block];
	"1319:IF" -> "1350:BL"	 [cond="['BYTE_COUNTER']",
		label="!((BYTE_COUNTER < 56))",
		lineno=1319];
	"1327:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ff2190>",
		fillcolor=turquoise,
		label="1327:BL
TX_DATA_REG <= { 48'h000000000000, TX_DATA_VALID_DELAY[15:0] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ff21d0>]",
		style=filled,
		typ=Block];
	"1327:BL" -> "Leaf_1313:AL"	 [cond="[]",
		lineno=None];
	"1350:BL" -> "Leaf_1313:AL"	 [cond="[]",
		lineno=None];
	"1354:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12ff4050>",
		fillcolor=springgreen,
		label="1354:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1357:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ff4090>",
		fillcolor=turquoise,
		label="1357:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1354:IF" -> "1357:BL"	 [cond="['transmit_pause_frame_valid']",
		label="!(transmit_pause_frame_valid)",
		lineno=1354];
	"1354:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ff45d0>",
		fillcolor=turquoise,
		label="1354:BL
TX_DATA_REG <= shift_pause_data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ff4610>]",
		style=filled,
		typ=Block];
	"1354:IF" -> "1354:BL"	 [cond="['transmit_pause_frame_valid']",
		label=transmit_pause_frame_valid,
		lineno=1354];
	"1333:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ff2990>",
		fillcolor=turquoise,
		label="1333:BL
TX_DATA_REG <= { 32'h00000000, TX_DATA_VALID_DELAY[31:0] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ff29d0>]",
		style=filled,
		typ=Block];
	"1333:BL" -> "Leaf_1313:AL"	 [cond="[]",
		lineno=None];
	"1318:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12ff3fd0>",
		fillcolor=springgreen,
		label="1318:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1318:IF" -> "1318:BL"	 [cond="['FRAME_START']",
		label=FRAME_START,
		lineno=1318];
	"1318:IF" -> "1354:IF"	 [cond="['FRAME_START']",
		label="!(FRAME_START)",
		lineno=1318];
	"1361:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ff4110>",
		fillcolor=turquoise,
		label="1361:BL
TX_DATA_REG <= IDLE_FRAME_8BYTES;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ff4150>]",
		style=filled,
		typ=Block];
	"1361:BL" -> "Leaf_1313:AL"	 [cond="[]",
		lineno=None];
	"1333:CA" -> "1333:BL"	 [cond="[]",
		lineno=None];
	"1358:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12ff40d0>",
		fillcolor=springgreen,
		label="1358:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1358:IF" -> "1358:BL"	 [cond="['TX_ACK', 'append_start_pause']",
		label="(TX_ACK | append_start_pause)",
		lineno=1358];
	"1358:IF" -> "1361:BL"	 [cond="['TX_ACK', 'append_start_pause']",
		label="!((TX_ACK | append_start_pause))",
		lineno=1358];
	"1339:BL" -> "Leaf_1313:AL"	 [cond="[]",
		lineno=None];
	"1315:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ff4b50>",
		fillcolor=turquoise,
		label="1315:BL
TX_DATA_REG <= IDLE_FRAME_8BYTES;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ff4b90>]",
		style=filled,
		typ=Block];
	"1315:BL" -> "Leaf_1313:AL"	 [cond="[]",
		lineno=None];
	"1315:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12ff3f90>",
		fillcolor=springgreen,
		label="1315:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1315:IF" -> "1318:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1315];
	"1315:IF" -> "1315:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1315];
	"1336:BL" -> "Leaf_1313:AL"	 [cond="[]",
		lineno=None];
	"1342:CA" -> "1342:BL"	 [cond="[]",
		lineno=None];
	"1324:CA" -> "1324:BL"	 [cond="[]",
		lineno=None];
	"1314:BL" -> "1315:IF"	 [cond="[]",
		lineno=None];
	"1330:CA" -> "1330:BL"	 [cond="[]",
		lineno=None];
	"1357:BL" -> "1358:IF"	 [cond="[]",
		lineno=None];
	"1345:BL" -> "Leaf_1313:AL"	 [cond="[]",
		lineno=None];
	"1321:BL" -> "Leaf_1313:AL"	 [cond="[]",
		lineno=None];
	"1354:BL" -> "Leaf_1313:AL"	 [cond="[]",
		lineno=None];
	"1327:CA" -> "1327:BL"	 [cond="[]",
		lineno=None];
}
