/****************************************************************
 **                                                            **
 **    (C)Copyright 2006-2009, American Megatrends Inc.        **
 **                                                            **
 **            All Rights Reserved.                            **
 **                                                            **
 **        5555 Oakbrook Pkwy Suite 200, Norcross              **
 **                                                            **
 **        Georgia - 30093, USA. Phone-(770)-246-8600.         **
 **                                                            **
****************************************************************/

 /*
 * File name: ast_jtag.c
 * JTAG hardware driver is implemented in software mode instead of hardware mode.
 * Driver controlls TCK, TMS, and TDIO by software directly when software mode is enable.
 * The CLK is 12KHz.
 */

#include <linux/module.h>
#include <linux/pci.h>
#include <linux/fs.h>
#include <asm/io.h>
#include <asm/uaccess.h>
#include <linux/delay.h>

#include "../driver_hal/driver_hal.h"
#include "../jtag/jtag.h"
#include "../jtag/jtag_ioctl.h"
#include "ast_jtag.h"


#define AST_JTAG_DRIVER_NAME	"ast_jtag"

volatile u8		*ast_jtag_v_add=0;
#ifdef SOC_AST2300
 volatile u8		*ast_gpio_v_add=0;
#endif
static int ast_jtag_hal_id;
static jtag_core_funcs_t *jtag_core_ops;

int g_is_Support_LoopFunc=0;


/*
 * jtag_sir
 * Send Jtag instruction
 */
void jtag_sir(unsigned short bits, unsigned int tdi){
	
	int i = 0;
	//uint32_t tdo;
	// go to DRSCAN
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TMS_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT | SOFTWARE_TMS_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	// go to IRSCAN
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TMS_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT | SOFTWARE_TMS_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	// go to CaptureIR
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	// go to ShiftIR
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	
	for(i = 0; i< bits; i++) {
		if(i == (bits - 1)) {
			if(tdi & (0x1 << i)) {
				iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TMS_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
				udelay(42);
				iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT | SOFTWARE_TMS_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
				udelay(42);
			} 
			else {
				iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TMS_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
				udelay(42);
				iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT | SOFTWARE_TMS_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
				udelay(42);
			}
		}
		else {
			if(tdi & (0x1 << i)) {
				iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
				udelay(42);
				iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
				udelay(42);
			}
			else {
				iowrite32(SOFTWARE_MODE_ENABLE, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
				udelay(42);
				iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
				udelay(42);
			}
		}
		//tdo = ioread32((void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	}
	
	// go to UpdateIR
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TMS_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT | SOFTWARE_TMS_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);

	// go to IDLE
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TDIO_BIT,(void * __iomem) ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
}


/*
 * jtag_sdr
 * Read data back and send instruction
 * Note: Connect a GPIO(G5) to replace TDO, and read it to get data back from device. A workaround for AST2300/AST1050.
 */
void jtag_sdr(unsigned short bits, unsigned int *TDI,unsigned int *TDO){
	
	unsigned int index = 0;
	u32 shift_bits =0;
	u32 dr_data;

	//go to DR Scan
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TMS_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT | SOFTWARE_TMS_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	//go to Capture DR
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	
	// go to ShiftDR
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	
	while (bits) {
		if( !(TDO) ) {
			//Write
			dr_data = (TDI[index] >> (shift_bits % 32)) & (0x1);
			if(bits == 1) {
				// go to Exit1DR
				iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TMS_BIT | (dr_data << 16), (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
				udelay(42);
				iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT | SOFTWARE_TMS_BIT | (dr_data << 16), (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
				udelay(42);
			}
			else {
				iowrite32(SOFTWARE_MODE_ENABLE | (dr_data << 16), (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
				udelay(42);
				iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT | (dr_data << 16), (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
				udelay(42);
			}
		}
		else {
			//Read
			if(bits == 1) {
				// go to Exit1DR
				iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TMS_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
				udelay(42);
				iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT | SOFTWARE_TMS_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
				udelay(42);
			}
			else {
				iowrite32(SOFTWARE_MODE_ENABLE, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
				udelay(42);
				iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
				udelay(42);
			}
			#ifdef SOC_AST2300
			 if(ioread32((void * __iomem)ast_gpio_v_add + GPIO_DATA_VALUE) & GPIO_G5_BIT) {
			#else
			 if(ioread32((void * __iomem)ast_jtag_v_add + JTAG_STATUS) & SOFTWARE_TDIO_BIT) {
			#endif
				dr_data = 1;
				TDO[index] |= (0x1 << (shift_bits % 32));
			}
			else {
				dr_data = 0;
				TDO[index] &= ~(0x1 << (shift_bits % 32));
			}
		}
		shift_bits++;
		bits--;
		if((shift_bits % 32) == 0)
			index ++;
	}
	// go to UpdateDR
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TMS_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT | SOFTWARE_TMS_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);

	// go to IDLE
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
}


/*
 * ast_jtag_reset
 * Generate at least 9 TMS high and 1 TMS low to force devices into Run-Test/Idle State
 */
void ast_jtag_reset (void)
{
	int i = 0;
	//State from test logic reset to Run-Test/Idle State 
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TMS_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	for(i=0;i<10;i++) {
		iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT | SOFTWARE_TMS_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
		udelay(42);
		iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TMS_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
		udelay(42);
	}
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT | SOFTWARE_TMS_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
}


/*
 * jtag_dr_pause
 * Switch JTAG status from IDLE to DRPAUSE and DRUPDATE to IDLE without going through ShiftDR status.
 * When call this function, the jtag status should be idle status.
 */
void jtag_dr_pause(unsigned int min_mSec){
	
	// start state is run test idle
	// go to DRSCAN
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TMS_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT | SOFTWARE_TMS_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	//go to Capture DR
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	// go to Exit1DR skip ShiftDR
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TMS_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT | SOFTWARE_TMS_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	// go to Pause DR
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	//
	if (min_mSec != 0)
		mdelay(min_mSec);

	// go to Exit2DR
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TMS_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT | SOFTWARE_TMS_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	// go to UpdateDR
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TMS_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT | SOFTWARE_TMS_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	// go to IDLE
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);
	iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
	udelay(42);

}


/*
 * jtag_runtest_idle
 */
void jtag_runtest_idle(unsigned int tcks, unsigned int min_mSec)
{
	int i = 0;

	for(i = 0; i< tcks; i++) {
		iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
		udelay(42);
		iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TCK_BIT | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
		udelay(42);
		iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
		udelay(42);
	}
	
	if (min_mSec != 0){ 
		mdelay(min_mSec);
	}
}


/* -------------------------------------------------- */
static jtag_hal_operations_t ast_jtag_hw_ops = {
	.reset_jtag = ast_jtag_reset,
#ifdef INTEL_JTAG_ADDITIONS
	.intel_jtag_ioctl = intel_jtag_ioctl,
#endif
};

static hw_hal_t ast_jtag_hw_hal = {
	.dev_type = EDEV_TYPE_JTAG,
	.owner = THIS_MODULE,
	.devname = AST_JTAG_DRIVER_NAME,
	.num_instances = AST_JTAG_PORT_NUM,
	.phal_ops = (void *) &ast_jtag_hw_ops
};


int ast_jtag_init(void)
{
	int status;
	uint32_t reg;

	extern int jtag_core_loaded;
	if (!jtag_core_loaded)
			return -1;

	ast_jtag_hal_id = register_hw_hal_module(&ast_jtag_hw_hal, (void **) &jtag_core_ops);
	if (ast_jtag_hal_id < 0) {
		printk(KERN_WARNING "%s: register HAL HW module failed\n", AST_JTAG_DRIVER_NAME);
		return ast_jtag_hal_id;
	}
	printk(KERN_WARNING "1111111111111111111111\n");
	ast_jtag_v_add = ioremap_nocache(AST_JTAG_REG_BASE, 0x40);
	if (!ast_jtag_v_add) {
		printk(KERN_WARNING "%s: ioremap failed\n", AST_JTAG_DRIVER_NAME);
    unregister_hw_hal_module(EDEV_TYPE_JTAG, ast_jtag_hal_id);
		return -ENOMEM;
	}
	printk(KERN_WARNING "2222222222222222222222222222\n");
  #ifdef SOC_AST2300
	 ast_gpio_v_add = ioremap_nocache(AST_GPIO_REG_BASE, 0x40);
	 if (!ast_gpio_v_add) {
	 	printk(KERN_WARNING "%s: AST_GPIO_REG_BASE ioremap failed\n", AST_JTAG_DRIVER_NAME);
	 	unregister_hw_hal_module(EDEV_TYPE_JTAG, ast_jtag_hal_id);
	 	return -ENOMEM;
	 }
	#endif
  
  //memset (&JTAG_device_information, 0, sizeof(JTAG_DEVICE_INFO));
  *(volatile u32 *)(IO_ADDRESS(0x1E6E2000)) = (0x1688A8A8); //Unlock SCU register
  printk(KERN_WARNING "33333333333333333333333333333333333333\n");
  #ifdef SOC_AST2300
   status = *(volatile u32 *)(IO_ADDRESS(0x1E6E2084));
   if(status & (0x1 << 5))
   	printk(KERN_WARNING "%s: Watchdog WDTRST2 output function\n", AST_JTAG_DRIVER_NAME);
   else
   {
   	reg = ioread32((void * __iomem)ast_gpio_v_add + GPIO_DIRECTION);
   	reg = reg & ~(GPIO_G5_BIT);
   	iowrite32(reg, (void * __iomem)ast_gpio_v_add + GPIO_DIRECTION);
   	barrier();
   }
  #endif
   printk(KERN_WARNING "4444444444444444444444444444444444444\n");
  status = *(volatile u32 *)(IO_ADDRESS(0x1E6E2004));
  *(volatile u32 *)(IO_ADDRESS(0x1E6E2004)) = status &= ~(0x00400000); //Set JTAG Master Enable in SCU Reset Register
  *(volatile u32 *)(IO_ADDRESS(0x1E6E2000)) = 0; //Lock SCU register
  printk(KERN_WARNING "5555555555555555555555555555555\n");
  iowrite32(AST_JTAG_CTRL_ENABLE, (void * __iomem)ast_jtag_v_add + JTAG_CONTROL); // Enable Engine
  barrier();
  iowrite32(SOFTWARE_MODE_ENABLE | SOFTWARE_TDIO_BIT, (void * __iomem)ast_jtag_v_add + JTAG_STATUS);
  barrier();
  printk(KERN_WARNING "666666666666666666666666666666666\n");
  reg = ioread32((void * __iomem)ast_jtag_v_add + JTAG_INTERRUPT);
  reg = reg & ~(AST_JTAG_INTR_STATUS_MASK | AST_JTAG_INTR_ENABLE_MASK);
  iowrite32( reg, (void * __iomem)ast_jtag_v_add + JTAG_INTERRUPT); //Disable Interrupt
  barrier();
  mdelay(1); //let last data output.
  printk(KERN_WARNING "77777777777777777777777777777777777777\n");
  ast_jtag_reset();

  return 0;
}

void ast_jtag_exit(void)
{
  iowrite32(AST_JTAG_CTRL_ENG_OUT_DIS, (void * __iomem)ast_jtag_v_add + JTAG_CONTROL); // Disable Engine
  barrier();
  
  #ifdef SOC_AST2300
   iounmap (ast_gpio_v_add);
  #endif
  iounmap (ast_jtag_v_add);
  unregister_hw_hal_module(EDEV_TYPE_JTAG, ast_jtag_hal_id);

#ifdef INTEL_JTAG_ADDITIONS
  intel_jtag_exit();
#endif

  return;
}

EXPORT_SYMBOL(g_is_Support_LoopFunc);
EXPORT_SYMBOL(ast_jtag_reset);
EXPORT_SYMBOL(jtag_sdr);
EXPORT_SYMBOL(jtag_sir);
EXPORT_SYMBOL(jtag_runtest_idle);
EXPORT_SYMBOL(jtag_dr_pause);

module_init (ast_jtag_init);
module_exit (ast_jtag_exit);

MODULE_AUTHOR("American Megatrends Inc.");
MODULE_DESCRIPTION("ASPEED AST SoC JTAG Driver");
MODULE_LICENSE ("GPL");
