{
  "Assertion 1": {
    "clock signal condition": "@(posedge clk)",
    "disable condition": "disable iff (~rst)",
    "logical expression": "res == sum",
    "Signals": ["res", "sum"],
    "Signal Explanations": {
      "res": "result of addition of a and b",
      "sum": "computed sum output from the ripple-carry adder"
    },
    "Logical Operators": ["=="],
    "Logical Operators Explanation": {
      "==": "equal"
    },
    "Assertion Explaination": "the result of addition of a and b is equal to the computed sum output from the ripple-carry adder"
  }
}