set_max_delay 30 -rise -rise_from [get_ports clk1] -fall_from xor1 -through * -rise_through [get_ports clk1] -to [get_clocks {core_clk}] -rise_to [get_ports {clk0}] -fall_to and1 -ignore_clock_latency -probe -reset_path
