// Seed: 242064614
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input wire id_2,
    input wor  id_3
);
endmodule
module module_1 #(
    parameter id_3 = 32'd58
) (
    input wor id_0,
    input wor id_1,
    input supply1 id_2,
    input wor _id_3
    , id_6 = "",
    input supply1 id_4
);
  logic id_7;
  assign id_6 = 1 - id_4 ? -1 : id_0;
  always begin : LABEL_0
    begin : LABEL_1
      id_6 <= -1;
      if (1'b0 - 1)
        fork
          $clog2(87);
          ;
        join
      else id_6 <= id_0;
    end
  end
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1
  );
  assign modCall_1.id_3 = 0;
  assign id_6 = 1 == 1'b0;
  assign id_7[id_3][-1 :-1'b0] = -1;
  wire id_8;
endmodule
