

================================================================
== Vitis HLS Report for 'point_double_1_Pipeline_VITIS_LOOP_45_12'
================================================================
* Date:           Thu Dec 26 19:54:57 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        haidiem
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.956 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      164|      164|  1.640 us|  1.640 us|  164|  164|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1  |      162|      162|         1|          1|          1|   162|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1981|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     840|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     840|   2035|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |i_8_fu_233_p2             |         +|   0|  0|   15|           8|           1|
    |and_ln820_fu_181_p2       |       and|   0|  0|  163|         163|         163|
    |icmp_ln45_fu_114_p2       |      icmp|   0|  0|   11|           8|           8|
    |p_Result_12_fu_187_p2     |      icmp|   0|  0|   61|         163|           1|
    |select_ln820_3_fu_217_p3  |    select|   0|  0|  332|           1|         332|
    |select_ln820_fu_225_p3    |    select|   0|  0|  332|           1|         332|
    |tmp_V_6_fu_155_p3         |    select|   0|  0|  166|           1|         166|
    |shl_ln820_fu_175_p2       |       shl|   0|  0|  567|           1|         163|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    |ret_fu_203_p2             |       xor|   0|  0|  166|         166|         166|
    |xor_ln1544_1_fu_149_p2    |       xor|   0|  0|  166|         166|         164|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 1981|         679|        1498|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |empty_48_fu_68           |   9|          2|  332|        664|
    |empty_fu_64              |   9|          2|  332|        664|
    |i_5_fu_56                |   9|          2|    8|         16|
    |tmp_V_fu_60              |   9|          2|  165|        330|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  839|       1678|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |empty_48_fu_68           |  332|   0|  332|          0|
    |empty_fu_64              |  332|   0|  332|          0|
    |i_5_fu_56                |    8|   0|    8|          0|
    |tmp_V_fu_60              |  165|   0|  165|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  840|   0|  840|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  point_double.1_Pipeline_VITIS_LOOP_45_12|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  point_double.1_Pipeline_VITIS_LOOP_45_12|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  point_double.1_Pipeline_VITIS_LOOP_45_12|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  point_double.1_Pipeline_VITIS_LOOP_45_12|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  point_double.1_Pipeline_VITIS_LOOP_45_12|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  point_double.1_Pipeline_VITIS_LOOP_45_12|  return value|
|p_ph1         |   in|  332|     ap_none|                                     p_ph1|        scalar|
|trunc_ln6     |   in|  165|     ap_none|                                 trunc_ln6|        scalar|
|p_out         |  out|  332|      ap_vld|                                     p_out|       pointer|
|p_out_ap_vld  |  out|    1|      ap_vld|                                     p_out|       pointer|
+--------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 4 'alloca' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_V = alloca i32 1"   --->   Operation 5 'alloca' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_48 = alloca i32 1"   --->   Operation 7 'alloca' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln6_read = read i165 @_ssdm_op_Read.ap_auto.i165, i165 %trunc_ln6"   --->   Operation 8 'read' 'trunc_ln6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_ph1_read = read i332 @_ssdm_op_Read.ap_auto.i332, i332 %p_ph1"   --->   Operation 9 'read' 'p_ph1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i332 %p_ph1_read, i332 %empty_48"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i332 %p_ph1_read, i332 %empty"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i165 %trunc_ln6_read, i165 %tmp_V"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 1, i8 %i_5"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.i21"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.95>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i = load i8 %i_5" [gf2_arithmetic.cpp:45]   --->   Operation 15 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.55ns)   --->   "%icmp_ln45 = icmp_eq  i8 %i, i8 163" [gf2_arithmetic.cpp:45]   --->   Operation 17 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 162, i64 162, i64 162"   --->   Operation 18 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.i21.split_ifconv, void %_Z7bf_multR6ap_intILi166EERKS0_S3_.exit_ifconv.exitStub" [gf2_arithmetic.cpp:45]   --->   Operation 19 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_V_load = load i165 %tmp_V" [gf2_arithmetic.cpp:38]   --->   Operation 20 'load' 'tmp_V_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_load5 = load i332 %empty"   --->   Operation 21 'load' 'p_load5' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_load = load i332 %empty_48"   --->   Operation 22 'load' 'p_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty_50 = trunc i332 %p_load5"   --->   Operation 23 'trunc' 'empty_50' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [gf2_arithmetic.cpp:38]   --->   Operation 24 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_V_5 = bitconcatenate i166 @_ssdm_op_BitConcatenate.i166.i165.i1, i165 %tmp_V_load, i1 0"   --->   Operation 25 'bitconcatenate' 'tmp_V_5' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_6)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i165.i32, i165 %tmp_V_load, i32 162"   --->   Operation 26 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_6)   --->   "%xor_ln1544_1 = xor i166 %tmp_V_5, i166 11692013098647223345629478661730264157247460344009"   --->   Operation 27 'xor' 'xor_ln1544_1' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.27ns) (out node of the LUT)   --->   "%tmp_V_6 = select i1 %p_Result_s, i166 %xor_ln1544_1, i166 %tmp_V_5" [gf2_arithmetic.cpp:47]   --->   Operation 28 'select' 'tmp_V_6' <Predicate = (!icmp_ln45)> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i166 %tmp_V_6" [gf2_arithmetic.cpp:38]   --->   Operation 29 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%p_Val2_10 = trunc i332 %p_load"   --->   Operation 30 'trunc' 'p_Val2_10' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%zext_ln820 = zext i8 %i"   --->   Operation 31 'zext' 'zext_ln820' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%shl_ln820 = shl i163 1, i163 %zext_ln820"   --->   Operation 32 'shl' 'shl_ln820' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%and_ln820 = and i163 %shl_ln820, i163 %p_Val2_10"   --->   Operation 33 'and' 'and_ln820' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (3.79ns) (out node of the LUT)   --->   "%p_Result_12 = icmp_eq  i163 %and_ln820, i163 0"   --->   Operation 34 'icmp' 'p_Result_12' <Predicate = (!icmp_ln45)> <Delay = 3.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%lhs_V = partselect i166 @_ssdm_op_PartSelect.i166.i332.i32.i32, i332 %p_load5, i32 166, i32 331"   --->   Operation 35 'partselect' 'lhs_V' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.03ns)   --->   "%ret = xor i166 %tmp_V_6, i166 %lhs_V"   --->   Operation 36 'xor' 'ret' <Predicate = (!icmp_ln45)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i332 @_ssdm_op_BitConcatenate.i332.i166.i166, i166 %ret, i166 %empty_50" [gf2_arithmetic.cpp:32]   --->   Operation 37 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.57ns)   --->   "%select_ln820_3 = select i1 %p_Result_12, i332 %p_load, i332 %or_ln"   --->   Operation 38 'select' 'select_ln820_3' <Predicate = (!icmp_ln45)> <Delay = 1.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.57ns)   --->   "%select_ln820 = select i1 %p_Result_12, i332 %p_load5, i332 %or_ln"   --->   Operation 39 'select' 'select_ln820' <Predicate = (!icmp_ln45)> <Delay = 1.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.91ns)   --->   "%i_8 = add i8 %i, i8 1" [gf2_arithmetic.cpp:45]   --->   Operation 40 'add' 'i_8' <Predicate = (!icmp_ln45)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln820 = store i332 %select_ln820_3, i332 %empty_48"   --->   Operation 41 'store' 'store_ln820' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln820 = store i332 %select_ln820, i332 %empty"   --->   Operation 42 'store' 'store_ln820' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_2 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln38 = store i165 %trunc_ln38, i165 %tmp_V" [gf2_arithmetic.cpp:38]   --->   Operation 43 'store' 'store_ln38' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln45 = store i8 %i_8, i8 %i_5" [gf2_arithmetic.cpp:45]   --->   Operation 44 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.i21"   --->   Operation 45 'br' 'br_ln0' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_load4 = load i332 %empty_48"   --->   Operation 46 'load' 'p_load4' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i332P0A, i332 %p_out, i332 %p_load4"   --->   Operation 47 'write' 'write_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_ph1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_5               (alloca           ) [ 011]
tmp_V             (alloca           ) [ 011]
empty             (alloca           ) [ 011]
empty_48          (alloca           ) [ 011]
trunc_ln6_read    (read             ) [ 000]
p_ph1_read        (read             ) [ 000]
store_ln0         (store            ) [ 000]
store_ln0         (store            ) [ 000]
store_ln0         (store            ) [ 000]
store_ln0         (store            ) [ 000]
br_ln0            (br               ) [ 000]
i                 (load             ) [ 000]
specpipeline_ln0  (specpipeline     ) [ 000]
icmp_ln45         (icmp             ) [ 011]
empty_49          (speclooptripcount) [ 000]
br_ln45           (br               ) [ 000]
tmp_V_load        (load             ) [ 000]
p_load5           (load             ) [ 000]
p_load            (load             ) [ 000]
empty_50          (trunc            ) [ 000]
specloopname_ln38 (specloopname     ) [ 000]
tmp_V_5           (bitconcatenate   ) [ 000]
p_Result_s        (bitselect        ) [ 000]
xor_ln1544_1      (xor              ) [ 000]
tmp_V_6           (select           ) [ 000]
trunc_ln38        (trunc            ) [ 000]
p_Val2_10         (trunc            ) [ 000]
zext_ln820        (zext             ) [ 000]
shl_ln820         (shl              ) [ 000]
and_ln820         (and              ) [ 000]
p_Result_12       (icmp             ) [ 000]
lhs_V             (partselect       ) [ 000]
ret               (xor              ) [ 000]
or_ln             (bitconcatenate   ) [ 000]
select_ln820_3    (select           ) [ 000]
select_ln820      (select           ) [ 000]
i_8               (add              ) [ 000]
store_ln820       (store            ) [ 000]
store_ln820       (store            ) [ 000]
store_ln38        (store            ) [ 000]
store_ln45        (store            ) [ 000]
br_ln0            (br               ) [ 000]
p_load4           (load             ) [ 000]
write_ln0         (write            ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_ph1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ph1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln6">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i165"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i332"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i166.i165.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i165.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i166.i332.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i332.i166.i166"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i332P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_5_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_V_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="empty_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="332" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="empty_48_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="332" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_48/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="trunc_ln6_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="165" slack="0"/>
<pin id="74" dir="0" index="1" bw="165" slack="0"/>
<pin id="75" dir="1" index="2" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln6_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_ph1_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="332" slack="0"/>
<pin id="80" dir="0" index="1" bw="332" slack="0"/>
<pin id="81" dir="1" index="2" bw="332" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_ph1_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln0_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="332" slack="0"/>
<pin id="87" dir="0" index="2" bw="332" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln0_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="332" slack="0"/>
<pin id="93" dir="0" index="1" bw="332" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln0_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="332" slack="0"/>
<pin id="98" dir="0" index="1" bw="332" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="165" slack="0"/>
<pin id="103" dir="0" index="1" bw="165" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="1"/>
<pin id="113" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln45_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_V_load_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="165" slack="1"/>
<pin id="122" dir="1" index="1" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_load/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="p_load5_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="332" slack="1"/>
<pin id="125" dir="1" index="1" bw="332" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load5/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_load_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="332" slack="1"/>
<pin id="128" dir="1" index="1" bw="332" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="empty_50_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="332" slack="0"/>
<pin id="131" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_50/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_V_5_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="166" slack="0"/>
<pin id="135" dir="0" index="1" bw="165" slack="0"/>
<pin id="136" dir="0" index="2" bw="1" slack="0"/>
<pin id="137" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_5/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="p_Result_s_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="165" slack="0"/>
<pin id="144" dir="0" index="2" bw="9" slack="0"/>
<pin id="145" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="xor_ln1544_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="166" slack="0"/>
<pin id="151" dir="0" index="1" bw="166" slack="0"/>
<pin id="152" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1544_1/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_V_6_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="166" slack="0"/>
<pin id="158" dir="0" index="2" bw="166" slack="0"/>
<pin id="159" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_6/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="trunc_ln38_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="166" slack="0"/>
<pin id="165" dir="1" index="1" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="p_Val2_10_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="332" slack="0"/>
<pin id="169" dir="1" index="1" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_10/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="zext_ln820_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="1" index="1" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln820/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="shl_ln820_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="0"/>
<pin id="178" dir="1" index="2" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln820/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="and_ln820_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="163" slack="0"/>
<pin id="183" dir="0" index="1" bw="163" slack="0"/>
<pin id="184" dir="1" index="2" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln820/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_Result_12_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="163" slack="0"/>
<pin id="189" dir="0" index="1" bw="163" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_Result_12/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="lhs_V_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="166" slack="0"/>
<pin id="195" dir="0" index="1" bw="332" slack="0"/>
<pin id="196" dir="0" index="2" bw="9" slack="0"/>
<pin id="197" dir="0" index="3" bw="10" slack="0"/>
<pin id="198" dir="1" index="4" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="ret_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="166" slack="0"/>
<pin id="205" dir="0" index="1" bw="166" slack="0"/>
<pin id="206" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="or_ln_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="332" slack="0"/>
<pin id="211" dir="0" index="1" bw="166" slack="0"/>
<pin id="212" dir="0" index="2" bw="166" slack="0"/>
<pin id="213" dir="1" index="3" bw="332" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="select_ln820_3_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="332" slack="0"/>
<pin id="220" dir="0" index="2" bw="332" slack="0"/>
<pin id="221" dir="1" index="3" bw="332" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln820_3/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="select_ln820_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="332" slack="0"/>
<pin id="228" dir="0" index="2" bw="332" slack="0"/>
<pin id="229" dir="1" index="3" bw="332" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln820/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="i_8_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln820_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="332" slack="0"/>
<pin id="241" dir="0" index="1" bw="332" slack="1"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln820/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln820_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="332" slack="0"/>
<pin id="246" dir="0" index="1" bw="332" slack="1"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln820/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln38_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="165" slack="0"/>
<pin id="251" dir="0" index="1" bw="165" slack="1"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln45_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="1"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="p_load4_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="332" slack="1"/>
<pin id="261" dir="1" index="1" bw="332" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load4/2 "/>
</bind>
</comp>

<comp id="263" class="1005" name="i_5_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="270" class="1005" name="tmp_V_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="165" slack="0"/>
<pin id="272" dir="1" index="1" bw="165" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="277" class="1005" name="empty_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="332" slack="0"/>
<pin id="279" dir="1" index="1" bw="332" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="284" class="1005" name="empty_48_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="332" slack="0"/>
<pin id="286" dir="1" index="1" bw="332" slack="0"/>
</pin_list>
<bind>
<opset="empty_48 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="54" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="78" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="78" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="72" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="132"><net_src comp="123" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="120" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="120" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="38" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="153"><net_src comp="133" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="40" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="141" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="149" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="133" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="166"><net_src comp="155" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="126" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="111" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="42" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="171" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="175" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="167" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="44" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="46" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="123" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="48" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="202"><net_src comp="50" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="207"><net_src comp="155" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="193" pin="4"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="52" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="203" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="129" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="222"><net_src comp="187" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="126" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="209" pin="3"/><net_sink comp="217" pin=2"/></net>

<net id="230"><net_src comp="187" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="123" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="209" pin="3"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="111" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="12" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="217" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="225" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="163" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="233" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="259" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="266"><net_src comp="56" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="269"><net_src comp="263" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="273"><net_src comp="60" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="276"><net_src comp="270" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="280"><net_src comp="64" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="283"><net_src comp="277" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="287"><net_src comp="68" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="291"><net_src comp="284" pin="1"/><net_sink comp="259" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {2 }
 - Input state : 
	Port: point_double.1_Pipeline_VITIS_LOOP_45_12 : p_ph1 | {1 }
	Port: point_double.1_Pipeline_VITIS_LOOP_45_12 : trunc_ln6 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln45 : 1
		br_ln45 : 2
		empty_50 : 1
		tmp_V_5 : 1
		p_Result_s : 1
		xor_ln1544_1 : 2
		tmp_V_6 : 2
		trunc_ln38 : 3
		p_Val2_10 : 1
		zext_ln820 : 1
		shl_ln820 : 2
		and_ln820 : 3
		p_Result_12 : 3
		lhs_V : 1
		ret : 3
		or_ln : 3
		select_ln820_3 : 4
		select_ln820 : 4
		i_8 : 1
		store_ln820 : 5
		store_ln820 : 5
		store_ln38 : 4
		store_ln45 : 2
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |       tmp_V_6_fu_155      |    0    |   166   |
|  select  |   select_ln820_3_fu_217   |    0    |   332   |
|          |    select_ln820_fu_225    |    0    |   332   |
|----------|---------------------------|---------|---------|
|    xor   |    xor_ln1544_1_fu_149    |    0    |   166   |
|          |         ret_fu_203        |    0    |   166   |
|----------|---------------------------|---------|---------|
|    and   |      and_ln820_fu_181     |    0    |   163   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln45_fu_114     |    0    |    11   |
|          |     p_Result_12_fu_187    |    0    |    61   |
|----------|---------------------------|---------|---------|
|    shl   |      shl_ln820_fu_175     |    0    |    17   |
|----------|---------------------------|---------|---------|
|    add   |         i_8_fu_233        |    0    |    15   |
|----------|---------------------------|---------|---------|
|   read   | trunc_ln6_read_read_fu_72 |    0    |    0    |
|          |   p_ph1_read_read_fu_78   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln0_write_fu_84   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      empty_50_fu_129      |    0    |    0    |
|   trunc  |     trunc_ln38_fu_163     |    0    |    0    |
|          |      p_Val2_10_fu_167     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|       tmp_V_5_fu_133      |    0    |    0    |
|          |        or_ln_fu_209       |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|     p_Result_s_fu_141     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |     zext_ln820_fu_171     |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|        lhs_V_fu_193       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   1429  |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|empty_48_reg_284|   332  |
|  empty_reg_277 |   332  |
|   i_5_reg_263  |    8   |
|  tmp_V_reg_270 |   165  |
+----------------+--------+
|      Total     |   837  |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1429  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   837  |    -   |
+-----------+--------+--------+
|   Total   |   837  |  1429  |
+-----------+--------+--------+
