{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742129571925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742129571925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 16 18:22:51 2025 " "Processing started: Sun Mar 16 18:22:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742129571925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742129571925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CV_test01 -c CV_test01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CV_test01 -c CV_test01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742129571925 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742129572177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742129572178 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx.sv(16) " "Verilog HDL information at uart_rx.sv(16): always construct contains both blocking and non-blocking assignments" {  } { { "uart_rx.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_rx.sv" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742129577275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742129577275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742129577275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742129577276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742129577276 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_edge_detection.sv(91) " "Verilog HDL information at uart_edge_detection.sv(91): always construct contains both blocking and non-blocking assignments" {  } { { "uart_edge_detection.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_edge_detection.sv" 91 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742129577277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_edge_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_edge_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_edge_detection " "Found entity 1: uart_edge_detection" {  } { { "uart_edge_detection.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_edge_detection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742129577277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742129577277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_echo.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_echo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_echo " "Found entity 1: uart_echo" {  } { { "uart_echo.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_echo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742129577278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742129577278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_conv_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin_conv_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin_conv_uart " "Found entity 1: bin_conv_uart" {  } { { "bin_conv_uart.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/bin_conv_uart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742129577279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742129577279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backup_code.sv 0 0 " "Found 0 design units, including 0 entities, in source file backup_code.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742129577279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_echo_repeated.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_echo_repeated.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_echo_repeated " "Found entity 1: uart_echo_repeated" {  } { { "uart_echo_repeated.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_echo_repeated.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742129577280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742129577280 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bin_conv_uart bin_conv_uart.sv(28) " "Verilog HDL Parameter Declaration warning at bin_conv_uart.sv(28): Parameter Declaration in module \"bin_conv_uart\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bin_conv_uart.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/bin_conv_uart.sv" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1742129577281 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bin_conv_uart bin_conv_uart.sv(29) " "Verilog HDL Parameter Declaration warning at bin_conv_uart.sv(29): Parameter Declaration in module \"bin_conv_uart\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bin_conv_uart.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/bin_conv_uart.sv" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1742129577281 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bin_conv_uart bin_conv_uart.sv(30) " "Verilog HDL Parameter Declaration warning at bin_conv_uart.sv(30): Parameter Declaration in module \"bin_conv_uart\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bin_conv_uart.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/bin_conv_uart.sv" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1742129577281 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_edge_detection " "Elaborating entity \"uart_edge_detection\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742129577318 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_edge_detection.sv(81) " "Verilog HDL assignment warning at uart_edge_detection.sv(81): truncated value with size 32 to match size of target (6)" {  } { { "uart_edge_detection.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_edge_detection.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742129577321 "|uart_edge_detection"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_edge_detection.sv(120) " "Verilog HDL assignment warning at uart_edge_detection.sv(120): truncated value with size 32 to match size of target (6)" {  } { { "uart_edge_detection.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_edge_detection.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742129577321 "|uart_edge_detection"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_receiver " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_receiver\"" {  } { { "uart_edge_detection.sv" "uart_receiver" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_edge_detection.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742129577322 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_rx.sv(26) " "Verilog HDL assignment warning at uart_rx.sv(26): truncated value with size 32 to match size of target (12)" {  } { { "uart_rx.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_rx.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742129577322 "|uart_echo|uart_rx:uart_receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_rx.sv(31) " "Verilog HDL assignment warning at uart_rx.sv(31): truncated value with size 32 to match size of target (12)" {  } { { "uart_rx.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_rx.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742129577322 "|uart_echo|uart_rx:uart_receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(34) " "Verilog HDL assignment warning at uart_rx.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_rx.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742129577322 "|uart_echo|uart_rx:uart_receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_rx.sv(42) " "Verilog HDL assignment warning at uart_rx.sv(42): truncated value with size 32 to match size of target (12)" {  } { { "uart_rx.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_rx.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742129577322 "|uart_echo|uart_rx:uart_receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_transmitter " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_transmitter\"" {  } { { "uart_edge_detection.sv" "uart_transmitter" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_edge_detection.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742129577323 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_tx.sv(26) " "Verilog HDL assignment warning at uart_tx.sv(26): truncated value with size 32 to match size of target (12)" {  } { { "uart_tx.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_tx.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742129577323 "|uart_echo|uart_tx:uart_transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_tx.sv(31) " "Verilog HDL assignment warning at uart_tx.sv(31): truncated value with size 32 to match size of target (12)" {  } { { "uart_tx.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_tx.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742129577323 "|uart_echo|uart_tx:uart_transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(34) " "Verilog HDL assignment warning at uart_tx.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_tx.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742129577323 "|uart_echo|uart_tx:uart_transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_tx.sv(40) " "Verilog HDL assignment warning at uart_tx.sv(40): truncated value with size 32 to match size of target (12)" {  } { { "uart_tx.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_tx.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742129577324 "|uart_echo|uart_tx:uart_transmitter"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1742129577640 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_tx.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_tx.sv" 10 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1742129577648 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1742129577648 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742129577893 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1742129578183 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Data_Files/Educational/Computer Vision/FPFA Codes/output_files/CV_test01.map.smsg " "Generated suppressed messages file E:/Data_Files/Educational/Computer Vision/FPFA Codes/output_files/CV_test01.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742129578205 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742129578264 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742129578264 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "724 " "Implemented 724 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742129578301 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742129578301 ""} { "Info" "ICUT_CUT_TM_LCELLS" "717 " "Implemented 717 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742129578301 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742129578301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742129578309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 16 18:22:58 2025 " "Processing ended: Sun Mar 16 18:22:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742129578309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742129578309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742129578309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742129578309 ""}
