[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  27735       tick          5149          1184           336          5149 
      2  27735       tick            86             1             0            86 
      3  27735       tick           104             0             0           104 
      4  27735       tick            86             0             0            86 
      5  27735       tick            93             0             1            93 
      6  27735       tick            84             0             0            84 
      7  27735       tick            87             0             0            87 
      8  27735       tick            92             1             1            92 
      9  27735       tick           104             0             0           104 
     10  27735       tick            83             1             0            83 
     11  27735       tick           103             1             1           103 
     12  27735       tick            85             0             0            85 
     13  27735       tick            85             0             0            85 
     14  27735       tick            80             0             0            80 
     15  27735       tick            86             0             0            86 
     16  27735       tick            82             0             0            82 
     17  27735       tick            82             0             0            82 
     18  27735       tick            78             0             0            78 
     19  27735       tick            89             0             0            89 
     20  27735       tick            93             0             0            93 
     21  27735       tick            77             0             0            77 
     22  27735       tick            91             1             0            91 
     23  27735       tick            97             0             0            97 
     24  27735       tick           101             0             0           101 
     25  27735       tick            81             0             0            81 
     26  27735       tick            77             0             0            77 
     27  27735       tick            87             0             0            87 
     28  27735       tick            86             0             0            86 
     29  27735       tick           105             0             0           105 
     30  27735       tick            85             0             0            85 
     31  27735       tick            82             0             0            82 
     32  27735       tick            89             0             0            89 
     33  27735       exit           347           111            10           347 
