m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/simulation/modelsim
Eregister32
Z1 w1624462431
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
Z4 8/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd
Z5 F/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd
l0
L7 1
VIh3f<VSZ9<SzTzE0Z232l2
!s100 DY^>b7gfof3n0e=gJ0@^b0
Z6 OV;C;2020.1;71
31
Z7 !s110 1626381978
!i10b 1
Z8 !s108 1626381978.000000
Z9 !s90 -reportprogress|300|-93|-work|work|/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd|
!s107 /home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd|
!i113 1
Z10 o-93 -work work
Z11 tExplicit 1 CvgOpt 0
Abhv
R2
R3
DEx4 work 10 register32 0 22 Ih3f<VSZ9<SzTzE0Z232l2
!i122 0
l20
L17 14
VFXgEV[QO?n[i1g5f3`13[2
!s100 k_lb5A5aACXU63CR4;[3=3
R6
31
R7
!i10b 1
R8
R9
Z12 !s107 /home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd|
!i113 1
R10
R11
