#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Nov  8 19:03:45 2024
# Process ID: 7200
# Current directory: C:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.runs/image_processing_0_synth_1
# Command line: vivado.exe -log image_processing_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source image_processing_0.tcl
# Log file: C:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.runs/image_processing_0_synth_1/image_processing_0.vds
# Journal file: C:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.runs/image_processing_0_synth_1\vivado.jou
# Running On: LAPTOP-L9T64LL4, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 2, Host memory: 8379 MB
#-----------------------------------------------------------
source image_processing_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/P V S Sukeerthi/Desktop/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/User/Vivado/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: image_processing_0
Command: synth_design -top image_processing_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22560
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/User/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1211.676 ; gain = 407.195
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'image_processing_0' [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/image_processing_0/synth/image_processing_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'image_processing' [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/image_processing_0/hdl/verilog/image_processing.v:10]
INFO: [Synth 8-6157] synthesizing module 'image_processing_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2' [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/image_processing_0/hdl/verilog/image_processing_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'image_processing_mul_7ns_8ns_14_1_1' [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/image_processing_0/hdl/verilog/image_processing_mul_7ns_8ns_14_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'image_processing_mul_7ns_8ns_14_1_1' (0#1) [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/image_processing_0/hdl/verilog/image_processing_mul_7ns_8ns_14_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1' [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/image_processing_0/hdl/verilog/image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_DSP48_0' [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/image_processing_0/hdl/verilog/image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_DSP48_0' (0#1) [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/image_processing_0/hdl/verilog/image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1' (0#1) [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/image_processing_0/hdl/verilog/image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'image_processing_mac_muladd_7ns_7ns_7ns_14_4_1' [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/image_processing_0/hdl/verilog/image_processing_mac_muladd_7ns_7ns_7ns_14_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'image_processing_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_1' [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/image_processing_0/hdl/verilog/image_processing_mac_muladd_7ns_7ns_7ns_14_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'image_processing_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_1' (0#1) [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/image_processing_0/hdl/verilog/image_processing_mac_muladd_7ns_7ns_7ns_14_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'image_processing_mac_muladd_7ns_7ns_7ns_14_4_1' (0#1) [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/image_processing_0/hdl/verilog/image_processing_mac_muladd_7ns_7ns_7ns_14_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'image_processing_flow_control_loop_pipe_sequential_init' [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/image_processing_0/hdl/verilog/image_processing_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'image_processing_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/image_processing_0/hdl/verilog/image_processing_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'image_processing_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2' (0#1) [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/image_processing_0/hdl/verilog/image_processing_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'image_processing' (0#1) [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/image_processing_0/hdl/verilog/image_processing.v:10]
INFO: [Synth 8-6155] done synthesizing module 'image_processing_0' (0#1) [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/image_processing_0/synth/image_processing_0.v:53]
WARNING: [Synth 8-7129] Port rst in module image_processing_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_width[31] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_width[30] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_width[29] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_width[28] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_width[27] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_width[26] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_width[25] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_width[24] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_width[23] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_width[22] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_width[21] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_width[20] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_width[19] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_width[18] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_width[17] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_width[16] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_width[15] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_width[14] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_height[31] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_height[30] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_height[29] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_height[28] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_height[27] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_height[26] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_height[25] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_height[24] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_height[23] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_height[22] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_height[21] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_height[20] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_height[19] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_height[18] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_height[17] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_height[16] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_height[15] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_height[14] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_height[13] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_height[12] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_height[11] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_height[10] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_height[9] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_height[8] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_in_height[7] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[31] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[30] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[29] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[28] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[27] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[26] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[25] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[24] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[23] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[22] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[21] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[20] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[19] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[18] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[17] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[16] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[15] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[14] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[13] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[12] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[11] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[10] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[9] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[8] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[7] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[6] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[5] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[4] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[3] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[2] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[1] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_width[0] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_height[31] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_height[30] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_height[29] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_height[28] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_height[27] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_height[26] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_height[25] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_height[24] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_height[23] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_height[22] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_height[21] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_height[20] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_height[19] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_height[18] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_height[17] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_height[16] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_height[15] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_height[14] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_height[13] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_height[12] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_height[11] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_height[10] in module image_processing is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_out1_height[9] in module image_processing is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1303.586 ; gain = 499.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1303.586 ; gain = 499.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1303.586 ; gain = 499.105
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1303.586 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/image_processing_0/constraints/image_processing_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/image_processing_0/constraints/image_processing_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.runs/image_processing_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.runs/image_processing_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1361.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1362.953 ; gain = 1.461
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/User/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1362.953 ; gain = 558.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1362.953 ; gain = 558.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  {C:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.runs/image_processing_0_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1362.953 ; gain = 558.473
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1362.953 ; gain = 558.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   14 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 2     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 9     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    7 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_U2/image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '14' bits. [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/image_processing_0/hdl/verilog/image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_U2/image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '14' bits. [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/image_processing_0/hdl/verilog/image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/mac_muladd_7ns_7ns_7ns_14_4_1_U3/image_processing_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '14' bits. [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/image_processing_0/hdl/verilog/image_processing_mac_muladd_7ns_7ns_7ns_14_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/mac_muladd_7ns_7ns_7ns_14_4_1_U3/image_processing_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '14' bits. [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/image_processing_0/hdl/verilog/image_processing_mac_muladd_7ns_7ns_7ns_14_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/mac_muladd_7ns_7ns_7ns_14_4_1_U3/image_processing_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '14' bits. [c:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.gen/sources_1/ip/image_processing_0/hdl/verilog/image_processing_mac_muladd_7ns_7ns_7ns_14_4_1.v:31]
DSP Report: Generating DSP grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_U2/image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+((D-A)*(B:0x64)')')'.
DSP Report: register grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_U2/image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_U2/image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_U2/image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_U2/image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_U2/image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_U2/image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_U2/image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_U2/image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_U2/image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_U2/image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_U2/image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_DSP48_0_U/p is absorbed into DSP grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_U2/image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_U2/image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_DSP48_0_U/m is absorbed into DSP grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_U2/image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_U2/image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_DSP48_0_U/ad is absorbed into DSP grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_U2/image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/mac_muladd_7ns_7ns_7ns_14_4_1_U3/image_processing_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*(B:0x64)')')'.
DSP Report: register grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_U2/image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/mac_muladd_7ns_7ns_7ns_14_4_1_U3/image_processing_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/mac_muladd_7ns_7ns_7ns_14_4_1_U3/image_processing_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/mac_muladd_7ns_7ns_7ns_14_4_1_U3/image_processing_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/mac_muladd_7ns_7ns_7ns_14_4_1_U3/image_processing_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/mac_muladd_7ns_7ns_7ns_14_4_1_U3/image_processing_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/mac_muladd_7ns_7ns_7ns_14_4_1_U3/image_processing_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/mac_muladd_7ns_7ns_7ns_14_4_1_U3/image_processing_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/mac_muladd_7ns_7ns_7ns_14_4_1_U3/image_processing_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/mac_muladd_7ns_7ns_7ns_14_4_1_U3/image_processing_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/mac_muladd_7ns_7ns_7ns_14_4_1_U3/image_processing_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/mac_muladd_7ns_7ns_7ns_14_4_1_U3/image_processing_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/mac_muladd_7ns_7ns_7ns_14_4_1_U3/image_processing_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_1_U/p is absorbed into DSP grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/mac_muladd_7ns_7ns_7ns_14_4_1_U3/image_processing_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/mac_muladd_7ns_7ns_7ns_14_4_1_U3/image_processing_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_1_U/m is absorbed into DSP grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/mac_muladd_7ns_7ns_7ns_14_4_1_U3/image_processing_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/mul_ln282_reg_323_reg, operation Mode is: (A2*(B:0x64))'.
DSP Report: register grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/mul_ln282_reg_323_reg is absorbed into DSP grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/mul_ln282_reg_323_reg.
DSP Report: register grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/mul_ln282_reg_323_reg is absorbed into DSP grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/mul_ln282_reg_323_reg.
DSP Report: operator grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/mul_7ns_8ns_14_1_1_U1/dout is absorbed into DSP grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/mul_ln282_reg_323_reg.
DSP Report: Generating DSP grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/add_ln282_1_reg_337_reg, operation Mode is: (C+(A2*(B:0x64))')'.
DSP Report: register grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/add_ln282_1_reg_337_reg is absorbed into DSP grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/add_ln282_1_reg_337_reg.
DSP Report: register grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/add_ln282_1_reg_337_reg is absorbed into DSP grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/add_ln282_1_reg_337_reg.
DSP Report: register grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/mul_ln282_reg_323_reg is absorbed into DSP grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/add_ln282_1_reg_337_reg.
DSP Report: operator grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/add_ln282_1_fu_230_p2 is absorbed into DSP grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/add_ln282_1_reg_337_reg.
DSP Report: operator grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/mul_7ns_8ns_14_1_1_U1/dout is absorbed into DSP grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/add_ln282_1_reg_337_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1362.953 ; gain = 558.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                   | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_DSP48_0 | (C'+((D-A)*(B:0x64)')')' | 7      | 14     | 8      | 8      | 14     | 0    | 1    | 1    | 0    | 1     | 1    | 1    | 
|image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_DSP48_0 | (C'+(A''*(B:0x64)')')'   | 14     | 14     | 8      | -      | 14     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|image_processing                                              | (A2*(B:0x64))'           | 8      | 8      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|image_processing                                              | (C+(A2*(B:0x64))')'      | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
+--------------------------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 1362.953 ; gain = 558.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 1402.152 ; gain = 597.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 1402.625 ; gain = 598.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:43 . Memory (MB): peak = 1402.625 ; gain = 598.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:43 . Memory (MB): peak = 1402.625 ; gain = 598.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:43 . Memory (MB): peak = 1402.625 ; gain = 598.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:43 . Memory (MB): peak = 1402.625 ; gain = 598.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:43 . Memory (MB): peak = 1402.625 ; gain = 598.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:43 . Memory (MB): peak = 1402.625 ; gain = 598.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|image_processing | grp_image_processing_Pipeline_VITIS_LOOP_247_1_VITIS_LOOP_248_2_fu_56/ap_loop_exit_ready_pp0_iter3_reg_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------+------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                   | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|image_processing                                              | (A'*B)'            | 7      | 7      | -      | -      | 14     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|image_processing                                              | (C'+(A'*B)')'      | 7      | 7      | 7      | -      | 14     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_DSP48_0 | (C'+((D'-A)'*B)')' | 7      | 7      | 7      | 7      | 14     | 0    | 0    | 0    | 0    | 1     | 1    | 1    | 
|image_processing_ama_submuladd_7ns_7ns_7ns_7ns_14_4_1_DSP48_0 | (C'+(A''*B)')'     | 7      | 7      | 7      | -      | 14     | 2    | 0    | 0    | -    | -     | 1    | 1    | 
+--------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    13|
|2     |DSP48E1 |     4|
|6     |LUT1    |    23|
|7     |LUT2    |     7|
|8     |LUT3    |    34|
|9     |LUT4    |    24|
|10    |LUT5    |     9|
|11    |LUT6    |    13|
|12    |SRL16E  |     1|
|13    |FDRE    |    78|
|14    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:44 . Memory (MB): peak = 1402.625 ; gain = 598.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 177 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:41 . Memory (MB): peak = 1402.625 ; gain = 538.777
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:44 . Memory (MB): peak = 1402.625 ; gain = 598.145
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1402.625 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1402.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 327e9d4b
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Common 17-1381] The checkpoint 'C:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.runs/image_processing_0_synth_1/image_processing_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP image_processing_0, cache-ID = 661528b3e89281a8
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/P V S Sukeerthi/Desktop/project_set2/project_set2.runs/image_processing_0_synth_1/image_processing_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file image_processing_0_utilization_synth.rpt -pb image_processing_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 19:04:56 2024...
