Release 10.1.03 - xst K.39 (nt64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Users/LTDI/Desktop/Elevador_3pisos_pcFacu/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Parameter xsthdpdir set to C:/Users/LTDI/Desktop/Elevador_3pisos_pcFacu/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: Elevador_3pisos.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Elevador_3pisos.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Elevador_3pisos"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : Elevador_3pisos
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : YES
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : Elevador_3pisos.lso
Keep Hierarchy                     : YES
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Elevador_3pisos.v" in library work
Module <Elevador_3pisos> compiled
No errors in compilation
Analysis of file <"Elevador_3pisos.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Elevador_3pisos> in library <work> with parameters.
	e0 = "0000"
	e1 = "0001"
	e10 = "1010"
	e11 = "1011"
	e12 = "1100"
	e13 = "1101"
	e2 = "0010"
	e3 = "0011"
	e4 = "0100"
	e5 = "0101"
	e6 = "0110"
	e7 = "0111"
	e8 = "1000"
	e9 = "1001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Elevador_3pisos>.
	e0 = 4'b0000
	e1 = 4'b0001
	e10 = 4'b1010
	e11 = 4'b1011
	e12 = 4'b1100
	e13 = 4'b1101
	e2 = 4'b0010
	e3 = 4'b0011
	e4 = 4'b0100
	e5 = 4'b0101
	e6 = 4'b0110
	e7 = 4'b0111
	e8 = 4'b1000
	e9 = 4'b1001
"Elevador_3pisos.v" line 57: Found FullParallel Case directive in module <Elevador_3pisos>.
Module <Elevador_3pisos> is correct for synthesis.
 
    Set property "FSM_ENCODING = SEQUENTIAL" for signal <state>.
    Set property "SAFE_IMPLEMENTATION = NO" for signal <state>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <D1> in unit <Elevador_3pisos> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <D2> in unit <Elevador_3pisos> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <D3> in unit <Elevador_3pisos> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <Elevador_3pisos>.
    Related source file is "Elevador_3pisos.v".
WARNING:Xst:1306 - Output <E_dis> is never assigned.
WARNING:Xst:1306 - Output <D_out> is never assigned.
WARNING:Xst:646 - Signal <acDis> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <D3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <D2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <D1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <D0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 73                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (negative)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 1101                                           |
    | Power Up State     | 1101                                           |
    | Encoding           | sequential                                     |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <led>.
    Found 1-bit register for signal <mdw>.
    Found 1-bit register for signal <mup>.
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Elevador_3pisos> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 3
 1-bit register                                        : 2
 4-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Optimizing FSM <state/FSM> on signal <state[1:4]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 1101  | 0000
 0001  | 0001
 0011  | 0010
 1100  | 0011
 1010  | 0100
 0000  | 0101
 0010  | 0110
 1011  | 0111
 1000  | 1000
 0110  | 1001
 0100  | 1010
 0101  | 1011
 0111  | 1100
 1001  | 1101
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 10
 Flip-Flops                                            : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Elevador_3pisos> ...
  implementation constraint: INIT=r	 : state_FSM_FFd1
  implementation constraint: INIT=r	 : state_FSM_FFd2
  implementation constraint: INIT=r	 : state_FSM_FFd3
  implementation constraint: INIT=r	 : state_FSM_FFd4

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Elevador_3pisos.ngr
Top Level Output File Name         : Elevador_3pisos
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : YES
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 26

Cell Usage :
# BELS                             : 362
#      AND2                        : 97
#      AND3                        : 28
#      AND4                        : 4
#      AND5                        : 2
#      GND                         : 1
#      INV                         : 144
#      OR2                         : 69
#      OR3                         : 12
#      OR4                         : 1
#      XOR2                        : 4
# FlipFlops/Latches                : 10
#      FD                          : 6
#      FDCE                        : 4
# IO Buffers                       : 15
#      IBUF                        : 9
#      OBUF                        : 6
=========================================================================


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.11 secs
 
--> 

Total memory usage is 206272 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    3 (   0 filtered)

