 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:50:40 2021
****************************************

Operating Conditions: ss0p7v125c   Library: saed32rvt_ss0p7v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p7v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX1_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/Q (DFFX1_RVT)         0.42       0.42 f
  U470/Y (NBUFFX4_RVT)                     0.26       0.68 f
  U722/Y (XOR2X1_RVT)                      0.37       1.05 r
  U723/Y (NOR2X0_RVT)                      0.21       1.25 f
  U731/Y (OAI21X1_RVT)                     0.31       1.56 r
  U735/Y (AOI21X1_RVT)                     0.22       1.78 f
  U743/Y (OAI21X1_RVT)                     0.29       2.07 r
  U744/Y (AOI21X1_RVT)                     0.17       2.24 f
  U776/Y (OAI21X1_RVT)                     0.30       2.54 r
  U817/Y (AO21X1_RVT)                      0.20       2.74 r
  U1219/CO (FADDX1_RVT)                    0.25       2.99 r
  U1225/CO (FADDX1_RVT)                    0.26       3.25 r
  U1231/CO (FADDX1_RVT)                    0.26       3.51 r
  U1237/CO (FADDX1_RVT)                    0.26       3.77 r
  U1243/CO (FADDX1_RVT)                    0.26       4.03 r
  U1249/CO (FADDX1_RVT)                    0.26       4.29 r
  U1255/CO (FADDX1_RVT)                    0.26       4.55 r
  U1261/CO (FADDX1_RVT)                    0.26       4.81 r
  U1267/CO (FADDX1_RVT)                    0.26       5.07 r
  U1273/CO (FADDX1_RVT)                    0.26       5.33 r
  U1279/CO (FADDX1_RVT)                    0.26       5.59 r
  U1285/CO (FADDX1_RVT)                    0.26       5.85 r
  U1291/CO (FADDX1_RVT)                    0.26       6.11 r
  U1297/CO (FADDX1_RVT)                    0.26       6.36 r
  U1303/CO (FADDX1_RVT)                    0.26       6.62 r
  U1309/CO (FADDX1_RVT)                    0.26       6.88 r
  U1315/CO (FADDX1_RVT)                    0.26       7.14 r
  U1321/CO (FADDX1_RVT)                    0.26       7.40 r
  U1327/CO (FADDX1_RVT)                    0.26       7.66 r
  U1333/CO (FADDX1_RVT)                    0.26       7.92 r
  U1339/CO (FADDX1_RVT)                    0.26       8.18 r
  U1345/CO (FADDX1_RVT)                    0.26       8.44 r
  U1351/CO (FADDX1_RVT)                    0.26       8.70 r
  U1362/CO (FADDX1_RVT)                    0.24       8.94 r
  U1365/Y (XOR2X1_RVT)                     0.31       9.25 f
  U1366/Y (NAND2X0_RVT)                    0.12       9.37 r
  U1370/Y (NAND4X0_RVT)                    0.12       9.49 f
  Delay3_out1_reg[63]/D (DFFX1_RVT)        0.00       9.49 f
  data arrival time                                   9.49

  clock clk (rise edge)                   11.00      11.00
  clock network delay (ideal)              0.00      11.00
  Delay3_out1_reg[63]/CLK (DFFX1_RVT)      0.00      11.00 r
  library setup time                      -0.21      10.79
  data required time                                 10.79
  -----------------------------------------------------------
  data required time                                 10.79
  data arrival time                                  -9.49
  -----------------------------------------------------------
  slack (MET)                                         1.30


1
