#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Mar 13 20:25:21 2019
# Process ID: 4237
# Current directory: /home/exbiks/BTP/Phase2/BTP/verilog_codes
# Command line: vivado
# Log file: /home/exbiks/BTP/Phase2/BTP/verilog_codes/vivado.log
# Journal file: /home/exbiks/BTP/Phase2/BTP/verilog_codes/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/exbiks/ProjectPunisher/ProjectPunisher.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/exbiks/Phase2/BTP/verilog_codes/angle_combination.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/exbiks/Downloads/angle_normalization.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/exbiks/Phase2/BTP/verilog_codes/float_point_adder.sv'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 6053.230 ; gain = 63.598 ; free physical = 117 ; free virtual = 7682
update_compile_order -fileset sources_1
add_files -norecurse {/home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_multiplier.sv /home/exbiks/BTP/Phase2/BTP/verilog_codes/stack.sv /home/exbiks/BTP/Phase2/BTP/verilog_codes/sine_calculator_pipelined_2_stage.sv /home/exbiks/BTP/Phase2/BTP/verilog_codes/angle_combination.sv /home/exbiks/BTP/Phase2/BTP/verilog_codes/angle_normalization.sv /home/exbiks/BTP/Phase2/BTP/verilog_codes/exponent_operation.sv /home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_adder.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/exbiks/BTP/Phase2/BTP/verilog_codes/exponent_operation.sv:45]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [/home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_adder.sv:23]
CRITICAL WARNING: [HDL 9-806] Syntax error near "'d". [/home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_multiplier.sv:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "'d". [/home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_multiplier.sv:74]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [/home/exbiks/BTP/Phase2/BTP/verilog_codes/stack.sv:66]
[Wed Mar 13 20:28:05 2019] Launched synth_1...
Run output will be captured here: /home/exbiks/ProjectPunisher/ProjectPunisher.runs/synth_1/runme.log
set_property top angle_normalization [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/exbiks/BTP/Phase2/BTP/verilog_codes/exponent_operation.sv:45]
CRITICAL WARNING: [HDL 9-806] Syntax error near "output". [/home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_adder.sv:23]
CRITICAL WARNING: [HDL 9-806] Syntax error near "'d". [/home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_multiplier.sv:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "'d". [/home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_multiplier.sv:74]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [/home/exbiks/BTP/Phase2/BTP/verilog_codes/stack.sv:66]
[Wed Mar 13 20:29:12 2019] Launched synth_1...
Run output will be captured here: /home/exbiks/ProjectPunisher/ProjectPunisher.runs/synth_1/runme.log
add_files -norecurse /home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_adder.sv
WARNING: [filemgmt 56-12] File '/home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_adder.sv' cannot be added to the project because it already exists in the project, skipping this file
set_property top float_point_multiplier [current_fileset]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/exbiks/Phase2/BTP/verilog_codes/float_point_adder.sv] -no_script -reset -force -quiet
remove_files  /home/exbiks/Phase2/BTP/verilog_codes/float_point_adder.sv
export_ip_user_files -of_objects  [get_files /home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_adder.sv] -no_script -reset -force -quiet
remove_files  /home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_adder.sv
export_ip_user_files -of_objects  [get_files /home/exbiks/Phase2/BTP/verilog_codes/angle_combination.sv] -no_script -reset -force -quiet
remove_files  /home/exbiks/Phase2/BTP/verilog_codes/angle_combination.sv
export_ip_user_files -of_objects  [get_files /home/exbiks/Downloads/angle_normalization.sv] -no_script -reset -force -quiet
remove_files  /home/exbiks/Downloads/angle_normalization.sv
reset_run synth_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/exbiks/BTP/Phase2/BTP/verilog_codes/exponent_operation.sv:45]
CRITICAL WARNING: [HDL 9-806] Syntax error near "'d". [/home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_multiplier.sv:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "'d". [/home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_multiplier.sv:74]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [/home/exbiks/BTP/Phase2/BTP/verilog_codes/stack.sv:66]
[Wed Mar 13 20:31:25 2019] Launched synth_1...
Run output will be captured here: /home/exbiks/ProjectPunisher/ProjectPunisher.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/exbiks/BTP/Phase2/BTP/verilog_codes/exponent_operation.sv:45]
CRITICAL WARNING: [HDL 9-806] Syntax error near "'d". [/home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_multiplier.sv:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "'d". [/home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_multiplier.sv:74]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [/home/exbiks/BTP/Phase2/BTP/verilog_codes/stack.sv:66]
[Wed Mar 13 20:32:26 2019] Launched synth_1...
Run output will be captured here: /home/exbiks/ProjectPunisher/ProjectPunisher.runs/synth_1/runme.log
add_files -norecurse /home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_adder.sv
update_compile_order -fileset sources_1
set_property top exponent_operation [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-806] Syntax error near "'d". [/home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_multiplier.sv:71]
CRITICAL WARNING: [HDL 9-806] Syntax error near "'d". [/home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_multiplier.sv:76]
[Wed Mar 13 20:48:12 2019] Launched synth_1...
Run output will be captured here: /home/exbiks/ProjectPunisher/ProjectPunisher.runs/synth_1/runme.log
set_property top float_point_adder [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-806] Syntax error near "'d". [/home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_multiplier.sv:71]
CRITICAL WARNING: [HDL 9-806] Syntax error near "'d". [/home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_multiplier.sv:76]
[Wed Mar 13 20:49:10 2019] Launched synth_1...
Run output will be captured here: /home/exbiks/ProjectPunisher/ProjectPunisher.runs/synth_1/runme.log
set_property top sine_calculator [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-806] Syntax error near "'d". [/home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_multiplier.sv:71]
CRITICAL WARNING: [HDL 9-806] Syntax error near "'d". [/home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_multiplier.sv:76]
[Wed Mar 13 20:50:07 2019] Launched synth_1...
Run output will be captured here: /home/exbiks/ProjectPunisher/ProjectPunisher.runs/synth_1/runme.log
set_property top stack [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-806] Syntax error near "'d". [/home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_multiplier.sv:71]
CRITICAL WARNING: [HDL 9-806] Syntax error near "'d". [/home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_multiplier.sv:76]
[Wed Mar 13 20:51:06 2019] Launched synth_1...
Run output will be captured here: /home/exbiks/ProjectPunisher/ProjectPunisher.runs/synth_1/runme.log
set_property top float_point_multiplier [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Mar 13 20:52:28 2019] Launched synth_1...
Run output will be captured here: /home/exbiks/ProjectPunisher/ProjectPunisher.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Mar 13 20:54:52 2019] Launched synth_1...
Run output will be captured here: /home/exbiks/ProjectPunisher/ProjectPunisher.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 13 21:31:23 2019...
