ExecStartTime: 1718372520
Domain of the design: Unit Level Test
RegID: 23
timeout: 90
Device: 1GVTC
Strategy: delay
INFO: Created design: ram_true_dp_out_reg_512x16_block. Project type: rtl
INFO: Target device: 1VG28
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v
INFO: Adding SV_2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: ram_true_dp_out_reg_512x16_block
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/ram_true_dp_out_reg_512x16_block/run_1/synth_1_1/analysis/ram_true_dp_out_reg_512x16_block_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/ram_true_dp_out_reg_512x16_block/run_1/synth_1_1/analysis/ram_true_dp_out_reg_512x16_block_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 945241a2f, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/ram_true_dp_out_reg_512x16_block/run_1/synth_1_1/analysis/ram_true_dp_out_reg_512x16_block_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v' to AST representation.
Generating RTLIL representation for module `\ram_true_dp_out_reg_512x16_block'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top ram_true_dp_out_reg_512x16_block' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \ram_true_dp_out_reg_512x16_block

3.2. Analyzing design hierarchy..
Top module:  \ram_true_dp_out_reg_512x16_block
Removed 0 unused modules.

Dumping file hier_info.json ...
Dumping file port_info.json ...

End of script. Logfile hash: 07bc2647af, CPU: user 0.03s system 0.01s, MEM: 15.88 MB peak
Yosys 0.38 (git sha1 945241a2f, gcc 11.2.1 -fPIC -Os)
Time spent: 95% 4x read_verilog (0 sec), 3% 1x analyze (0 sec), ...
INFO: ANL: Design ram_true_dp_out_reg_512x16_block is analyzed
INFO: ANL: Top Modules: ram_true_dp_out_reg_512x16_block

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: ram_true_dp_out_reg_512x16_block
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/yosys -s ram_true_dp_out_reg_512x16_block.ys -l ram_true_dp_out_reg_512x16_block_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/yosys -s ram_true_dp_out_reg_512x16_block.ys -l ram_true_dp_out_reg_512x16_block_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 945241a2f, gcc 11.2.1 -fPIC -Os)


-- Executing script file `ram_true_dp_out_reg_512x16_block.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v' to AST representation.
Generating RTLIL representation for module `\ram_true_dp_out_reg_512x16_block'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \ram_true_dp_out_reg_512x16_block

3.2. Analyzing design hierarchy..
Top module:  \ram_true_dp_out_reg_512x16_block
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \ram_true_dp_out_reg_512x16_block

4.17.2. Analyzing design hierarchy..
Top module:  \ram_true_dp_out_reg_512x16_block
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:17$11 in module ram_true_dp_out_reg_512x16_block.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:9$3 in module ram_true_dp_out_reg_512x16_block.
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 6 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~2 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:17$11'.
     1/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$17
     2/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_DATA[15:0]$16
     3/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_ADDR[8:0]$15
     4/4: $0\doutB[15:0]
Creating decoders for process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:9$3'.
     1/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$9
     2/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_DATA[15:0]$8
     3/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_ADDR[8:0]$7
     4/4: $0\doutA[15:0]

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ram_true_dp_out_reg_512x16_block.\doutB' using process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:17$11'.
  created $dff cell `$procdff$43' with positive edge clock.
Creating register for signal `\ram_true_dp_out_reg_512x16_block.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_ADDR' using process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:17$11'.
  created $dff cell `$procdff$44' with positive edge clock.
Creating register for signal `\ram_true_dp_out_reg_512x16_block.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_DATA' using process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:17$11'.
  created $dff cell `$procdff$45' with positive edge clock.
Creating register for signal `\ram_true_dp_out_reg_512x16_block.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN' using process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:17$11'.
  created $dff cell `$procdff$46' with positive edge clock.
Creating register for signal `\ram_true_dp_out_reg_512x16_block.\doutA' using process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:9$3'.
  created $dff cell `$procdff$47' with positive edge clock.
Creating register for signal `\ram_true_dp_out_reg_512x16_block.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_ADDR' using process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:9$3'.
  created $dff cell `$procdff$48' with positive edge clock.
Creating register for signal `\ram_true_dp_out_reg_512x16_block.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_DATA' using process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:9$3'.
  created $dff cell `$procdff$49' with positive edge clock.
Creating register for signal `\ram_true_dp_out_reg_512x16_block.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN' using process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:9$3'.
  created $dff cell `$procdff$50' with positive edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:17$11'.
Removing empty process `ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:17$11'.
Found and cleaned up 1 empty switch in `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:9$3'.
Removing empty process `ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:9$3'.
Cleaned up 2 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.19. Executing SPLITNETS pass (splitting up multi-bit signals).

4.20. Executing DEMUXMAP pass.

4.21. Executing FLATTEN pass (flatten design).

4.22. Executing DEMUXMAP pass.

4.23. Executing TRIBUF pass.
Warning: Ignored -no_iobuf because -keep_tribuf is used.

4.24. Executing DEMINOUT pass (demote inout ports to input or output).

4.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 6 unused cells and 28 unused wires.
<suppressed ~7 debug messages>

4.27. Executing CHECK pass (checking for obvious problems).
Checking module ram_true_dp_out_reg_512x16_block...
Found and reported 0 problems.

4.28. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 21
   Number of wire bits:            233
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                 14
     $dff                            2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            8

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
    Consolidated identical input bits for $mux cell $procmux$20:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14
      New ports: A=1'0, B=1'1, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0]
      New connections: $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [15:1] = { $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] }
    Consolidated identical input bits for $mux cell $procmux$32:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6
      New ports: A=1'0, B=1'1, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0]
      New connections: $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [15:1] = { $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] }
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 2 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.34. Executing OPT_SHARE pass.

4.35. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.38. Executing FSM pass (extract and optimize FSM).

4.38.1. Executing FSM_DETECT pass (finding FSMs in design).

4.38.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.38.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.38.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.38.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.38.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.39. Executing WREDUCE pass (reducing word size of cells).

4.40. Executing PEEPOPT pass (run peephole optimizers).

4.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.42. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.44. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

4.45. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.46. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.47. Executing OPT_SHARE pass.

4.48. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$47 ($dff) from module ram_true_dp_out_reg_512x16_block (D = $memrd$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:14$10_DATA, Q = \doutA).
Adding EN signal on $procdff$43 ($dff) from module ram_true_dp_out_reg_512x16_block (D = $memrd$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:22$18_DATA, Q = \doutB).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

4.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.54. Executing OPT_SHARE pass.

4.55. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 2

4.58. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.59. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.63. Executing OPT_SHARE pass.

4.64. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.67. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.69. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.70. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.71. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.72. Executing OPT_SHARE pass.

4.73. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.74. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.77. Executing WREDUCE pass (reducing word size of cells).

4.78. Executing PEEPOPT pass (run peephole optimizers).

4.79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.80. Executing DEMUXMAP pass.

4.81. Executing SPLITNETS pass (splitting up multi-bit signals).

4.82. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 19
   Number of wire bits:            201
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.83. Executing RS_DSP_MULTADD pass.

4.84. Executing WREDUCE pass (reducing word size of cells).

4.85. Executing RS_DSP_MACC pass.

4.86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.87. Executing TECHMAP pass (map to technology primitives).

4.87.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.87.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.88. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 19
   Number of wire bits:            201
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.89. Executing TECHMAP pass (map to technology primitives).

4.89.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.89.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.90. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 19
   Number of wire bits:            201
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.91. Executing TECHMAP pass (map to technology primitives).

4.91.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.91.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.92. Executing TECHMAP pass (map to technology primitives).

4.92.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.92.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.94. Executing RS_DSP_SIMD pass.

4.95. Executing TECHMAP pass (map to technology primitives).

4.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.96. Executing TECHMAP pass (map to technology primitives).

4.96.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.96.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.97. Executing rs_pack_dsp_regs pass.

4.98. Executing RS_DSP_IO_REGS pass.

4.99. Executing TECHMAP pass (map to technology primitives).

4.99.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.99.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.100. Executing TECHMAP pass (map to technology primitives).

4.100.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.100.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.101. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 19
   Number of wire bits:            201
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.102. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ram_true_dp_out_reg_512x16_block:
  created 0 $alu and 0 $macc cells.

4.103. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.105. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.106. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.107. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.108. Executing OPT_SHARE pass.

4.109. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.110. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.111. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.112. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 19
   Number of wire bits:            201
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.113. Executing MEMORY pass.

4.113.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.113.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.113.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing ram_true_dp_out_reg_512x16_block.ram write port 0.
  Analyzing ram_true_dp_out_reg_512x16_block.ram write port 1.

4.113.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.113.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\ram'[0] in module `\ram_true_dp_out_reg_512x16_block': merging output FF to cell.
    Write port 0: don't care on collision.
    Write port 1: non-transparent.
Checking read port `\ram'[1] in module `\ram_true_dp_out_reg_512x16_block': merging output FF to cell.
    Write port 0: non-transparent.
    Write port 1: don't care on collision.

4.113.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 2 unused cells and 34 unused wires.
<suppressed ~3 debug messages>

4.113.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory ram_true_dp_out_reg_512x16_block.ram by address:
Consolidating write ports of memory ram_true_dp_out_reg_512x16_block.ram by address:
Consolidating write ports of memory ram_true_dp_out_reg_512x16_block.ram using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 16: ports 0, 1.
  Common input cone for all EN signals: 2 cells.
  Size of unconstrained SAT problem: 16 variables, 34 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.

4.113.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.113.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.113.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.114. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 19
   Number of wire bits:            171
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $logic_not                      2
     $mem_v2                         1
     $mux                            6

4.115. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~5 debug messages>

4.116. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.117. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.118. Executing MEMORY_LIBMAP pass (mapping memories to cells).
found attribute 'ram_style = block' on memory ram_true_dp_out_reg_512x16_block.ram, forced mapping to block RAM
mapping memory ram_true_dp_out_reg_512x16_block.ram via $__RS_FACTOR_BRAM18_TDP
<suppressed ~399 debug messages>

4.119. Executing Rs_BRAM_Split pass.

4.120. Executing TECHMAP pass (map to technology primitives).

4.120.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.120.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~40 debug messages>

4.121. Executing TECHMAP pass (map to technology primitives).

4.121.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.121.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~46 debug messages>

4.122. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.123. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.
<suppressed ~6 debug messages>

4.124. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.125. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$26.
    dead port 2/2 on $mux $procmux$26.
    dead port 1/2 on $mux $procmux$38.
    dead port 2/2 on $mux $procmux$38.
Removed 4 multiplexer ports.
<suppressed ~10 debug messages>

4.126. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.127. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.128. Executing OPT_SHARE pass.

4.129. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.130. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 86 unused wires.
<suppressed ~1 debug messages>

4.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.132. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

4.133. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.134. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.135. Executing OPT_SHARE pass.

4.136. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.137. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.138. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 2

4.139. Executing PMUXTREE pass.

4.140. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~13 debug messages>

4.141. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.142. Executing TECHMAP pass (map to technology primitives).

4.142.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.142.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.142.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $dffe.
No more expansions possible.
<suppressed ~93 debug messages>

4.143. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 51
   Number of wire bits:            479
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                219
     $_DFFE_PP_                     32
     $_DFF_P_                        2
     $_MUX_                        182
     $_NOT_                          2
     TDP_RAM18KX2                    1

4.144. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.
<suppressed ~26 debug messages>

4.145. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.146. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.147. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.148. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.149. Executing OPT_SHARE pass.

4.150. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.151. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.
<suppressed ~133 debug messages>

4.154. Executing TECHMAP pass (map to technology primitives).

4.154.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.154.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.155. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 49
   Number of wire bits:            447
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                105
     $_AND_                         18
     $_DFFE_PP_                     32
     $_DFF_P_                        2
     $_MUX_                         50
     $_NOT_                          2
     TDP_RAM18KX2                    1

4.156. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.157. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.158. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.159. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.161. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.162. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

4.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.164. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.165. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.166. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.167. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.168. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.169. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.170. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.171. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.172. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.173. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.174. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.175. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.176. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.177. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.178. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.179. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.181. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 27
   Number of wire bits:            257
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                105
     $_AND_                         18
     $_DFFE_PP_                     32
     $_DFF_P_                        2
     $_MUX_                         50
     $_NOT_                          2
     TDP_RAM18KX2                    1

   Number of Generic REGs:          34

ABC-DFF iteration : 1

4.182. Executing ABC pass (technology mapping using ABC).

4.182.1. Summary of detected clock domains:
  73 cells in clk=\clk, en={ }, arst={ }, srst={ }
  16 cells in clk=\clk, en=\weB, arst={ }, srst={ }
  16 cells in clk=\clk, en=\weA, arst={ }, srst={ }

  #logic partitions = 3

4.182.2. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 72 gates and 156 wires to a netlist network with 84 inputs and 54 outputs (dfl=1).

4.182.2.1. Executing ABC.
[Time = 0.07 sec.]

4.182.3. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weB
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs (dfl=1).

4.182.3.1. Executing ABC.
[Time = 0.04 sec.]

4.182.4. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weA
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs (dfl=1).

4.182.4.1. Executing ABC.
[Time = 0.04 sec.]

4.183. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.184. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.185. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.186. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.187. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.188. Executing OPT_SHARE pass.

4.189. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.190. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 242 unused wires.
<suppressed ~1 debug messages>

4.191. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.192. Executing ABC pass (technology mapping using ABC).

4.192.1. Summary of detected clock domains:
  32 cells in clk=\clk, en=\weA, arst={ }, srst={ }
  33 cells in clk=\clk, en=\weB, arst={ }, srst={ }
  4 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 3

4.192.2. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weB
Extracted 32 gates and 49 wires to a netlist network with 17 inputs and 32 outputs (dfl=1).

4.192.2.1. Executing ABC.
[Time = 0.06 sec.]

4.192.3. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weA
Extracted 32 gates and 49 wires to a netlist network with 17 inputs and 32 outputs (dfl=1).

4.192.3.1. Executing ABC.
[Time = 0.06 sec.]

4.192.4. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 4 outputs (dfl=1).

4.192.4.1. Executing ABC.
[Time = 0.04 sec.]

4.193. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.194. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
<suppressed ~102 debug messages>
Removed a total of 34 cells.

4.195. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.196. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.197. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.198. Executing OPT_SHARE pass.

4.199. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.200. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 172 unused wires.
<suppressed ~1 debug messages>

4.201. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.202. Executing ABC pass (technology mapping using ABC).

4.202.1. Summary of detected clock domains:
  37 cells in clk=\clk, en={ }, arst={ }, srst={ }
  16 cells in clk=\clk, en=\weA, arst={ }, srst={ }
  16 cells in clk=\clk, en=\weB, arst={ }, srst={ }

  #logic partitions = 3

4.202.2. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 36 gates and 102 wires to a netlist network with 66 inputs and 36 outputs (dfl=2).

4.202.2.1. Executing ABC.
[Time = 0.07 sec.]

4.202.3. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weA
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs (dfl=2).

4.202.3.1. Executing ABC.
[Time = 0.06 sec.]

4.202.4. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weB
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs (dfl=2).

4.202.4.1. Executing ABC.
[Time = 0.04 sec.]

4.203. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.204. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.205. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.206. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.207. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.208. Executing OPT_SHARE pass.

4.209. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.210. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 234 unused wires.
<suppressed ~1 debug messages>

4.211. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.212. Executing ABC pass (technology mapping using ABC).

4.212.1. Summary of detected clock domains:
  32 cells in clk=\clk, en=\weB, arst={ }, srst={ }
  33 cells in clk=\clk, en=\weA, arst={ }, srst={ }
  4 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 3

4.212.2. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weA
Extracted 32 gates and 49 wires to a netlist network with 17 inputs and 32 outputs (dfl=2).

4.212.2.1. Executing ABC.
[Time = 0.07 sec.]

4.212.3. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weB
Extracted 32 gates and 49 wires to a netlist network with 17 inputs and 32 outputs (dfl=2).

4.212.3.1. Executing ABC.
[Time = 0.06 sec.]

4.212.4. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 4 outputs (dfl=2).

4.212.4.1. Executing ABC.
[Time = 0.04 sec.]

4.213. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.214. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
<suppressed ~102 debug messages>
Removed a total of 34 cells.

4.215. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.216. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.217. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.218. Executing OPT_SHARE pass.

4.219. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.220. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 172 unused wires.
<suppressed ~1 debug messages>

4.221. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.222. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
   Number of Generic REGs:          34

ABC-DFF iteration : 1

4.223. Executing ABC pass (technology mapping using ABC).

4.223.1. Summary of detected clock domains:
  73 cells in clk=\clk, en={ }, arst={ }, srst={ }
  16 cells in clk=\clk, en=\weB, arst={ }, srst={ }
  16 cells in clk=\clk, en=\weA, arst={ }, srst={ }

  #logic partitions = 3

4.223.2. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 72 gates and 156 wires to a netlist network with 84 inputs and 54 outputs (dfl=1).

4.223.2.1. Executing ABC.
[Time = 0.07 sec.]

4.223.3. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weB
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs (dfl=1).

4.223.3.1. Executing ABC.
[Time = 0.05 sec.]

4.223.4. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weA
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs (dfl=1).

4.223.4.1. Executing ABC.
[Time = 0.04 sec.]

4.224. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.225. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.226. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 240 unused wires.
<suppressed ~1 debug messages>

4.227. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.228. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.229. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.230. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.231. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.232. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.233. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 2

4.234. Executing ABC pass (technology mapping using ABC).

4.234.1. Summary of detected clock domains:
  103 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.234.2. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 102 gates and 136 wires to a netlist network with 34 inputs and 68 outputs (dfl=1).

4.234.2.1. Executing ABC.
[Time = 0.08 sec.]

4.235. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.236. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.237. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 170 unused wires.
<suppressed ~1 debug messages>

4.238. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.239. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.240. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.241. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1345 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [0], Q = $auto$memory_libmap.cc:2437:execute$95 [0]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1344 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [1], Q = $auto$memory_libmap.cc:2437:execute$95 [1]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1343 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [2], Q = $auto$memory_libmap.cc:2437:execute$95 [2]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1342 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [3], Q = $auto$memory_libmap.cc:2437:execute$95 [3]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1341 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [4], Q = $auto$memory_libmap.cc:2437:execute$95 [4]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1340 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [5], Q = $auto$memory_libmap.cc:2437:execute$95 [5]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1339 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [6], Q = $auto$memory_libmap.cc:2437:execute$95 [6]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1338 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [7], Q = $auto$memory_libmap.cc:2437:execute$95 [7]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1337 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [8], Q = $auto$memory_libmap.cc:2437:execute$95 [8]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1336 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [9], Q = $auto$memory_libmap.cc:2437:execute$95 [9]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1335 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [10], Q = $auto$memory_libmap.cc:2437:execute$95 [10]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1334 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [11], Q = $auto$memory_libmap.cc:2437:execute$95 [11]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1333 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [12], Q = $auto$memory_libmap.cc:2437:execute$95 [12]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1332 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [13], Q = $auto$memory_libmap.cc:2437:execute$95 [13]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1331 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [14], Q = $auto$memory_libmap.cc:2437:execute$95 [14]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1330 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [15], Q = $auto$memory_libmap.cc:2437:execute$95 [15]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1329 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [0], Q = $auto$memory_libmap.cc:2437:execute$102 [0]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1328 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [1], Q = $auto$memory_libmap.cc:2437:execute$102 [1]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1327 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [2], Q = $auto$memory_libmap.cc:2437:execute$102 [2]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1326 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [3], Q = $auto$memory_libmap.cc:2437:execute$102 [3]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1325 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [4], Q = $auto$memory_libmap.cc:2437:execute$102 [4]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1324 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [5], Q = $auto$memory_libmap.cc:2437:execute$102 [5]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1323 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [6], Q = $auto$memory_libmap.cc:2437:execute$102 [6]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1322 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [7], Q = $auto$memory_libmap.cc:2437:execute$102 [7]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1321 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [8], Q = $auto$memory_libmap.cc:2437:execute$102 [8]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1320 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [9], Q = $auto$memory_libmap.cc:2437:execute$102 [9]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1319 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [10], Q = $auto$memory_libmap.cc:2437:execute$102 [10]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1318 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [11], Q = $auto$memory_libmap.cc:2437:execute$102 [11]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1317 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [12], Q = $auto$memory_libmap.cc:2437:execute$102 [12]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1316 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [13], Q = $auto$memory_libmap.cc:2437:execute$102 [13]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1315 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [14], Q = $auto$memory_libmap.cc:2437:execute$102 [14]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1314 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [15], Q = $auto$memory_libmap.cc:2437:execute$102 [15]).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.242. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.243. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 32 unused cells and 32 unused wires.
<suppressed ~33 debug messages>

4.244. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 3

4.245. Executing ABC pass (technology mapping using ABC).

4.245.1. Summary of detected clock domains:
  103 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.245.2. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 102 gates and 136 wires to a netlist network with 34 inputs and 68 outputs (dfl=2).

4.245.2.1. Executing ABC.
[Time = 0.12 sec.]

4.246. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.247. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.248. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 170 unused wires.
<suppressed ~1 debug messages>

4.249. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.250. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.251. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.252. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1578 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [0], Q = $auto$memory_libmap.cc:2437:execute$102 [0]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1577 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [10], Q = $auto$memory_libmap.cc:2437:execute$102 [10]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1576 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [11], Q = $auto$memory_libmap.cc:2437:execute$102 [11]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1575 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [12], Q = $auto$memory_libmap.cc:2437:execute$102 [12]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1574 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [13], Q = $auto$memory_libmap.cc:2437:execute$102 [13]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1573 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [14], Q = $auto$memory_libmap.cc:2437:execute$102 [14]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1572 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [15], Q = $auto$memory_libmap.cc:2437:execute$102 [15]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1571 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [1], Q = $auto$memory_libmap.cc:2437:execute$102 [1]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1570 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [2], Q = $auto$memory_libmap.cc:2437:execute$102 [2]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1569 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [3], Q = $auto$memory_libmap.cc:2437:execute$102 [3]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1568 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [4], Q = $auto$memory_libmap.cc:2437:execute$102 [4]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1567 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [5], Q = $auto$memory_libmap.cc:2437:execute$102 [5]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1566 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [6], Q = $auto$memory_libmap.cc:2437:execute$102 [6]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1565 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [7], Q = $auto$memory_libmap.cc:2437:execute$102 [7]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1564 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [8], Q = $auto$memory_libmap.cc:2437:execute$102 [8]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1563 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [9], Q = $auto$memory_libmap.cc:2437:execute$102 [9]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1562 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [0], Q = $auto$memory_libmap.cc:2437:execute$95 [0]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1561 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [10], Q = $auto$memory_libmap.cc:2437:execute$95 [10]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1560 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [11], Q = $auto$memory_libmap.cc:2437:execute$95 [11]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1559 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [12], Q = $auto$memory_libmap.cc:2437:execute$95 [12]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1558 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [13], Q = $auto$memory_libmap.cc:2437:execute$95 [13]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1557 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [14], Q = $auto$memory_libmap.cc:2437:execute$95 [14]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1556 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [15], Q = $auto$memory_libmap.cc:2437:execute$95 [15]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1555 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [1], Q = $auto$memory_libmap.cc:2437:execute$95 [1]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1554 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [2], Q = $auto$memory_libmap.cc:2437:execute$95 [2]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1553 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [3], Q = $auto$memory_libmap.cc:2437:execute$95 [3]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1552 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [4], Q = $auto$memory_libmap.cc:2437:execute$95 [4]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1551 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [5], Q = $auto$memory_libmap.cc:2437:execute$95 [5]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1550 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [6], Q = $auto$memory_libmap.cc:2437:execute$95 [6]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1549 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [7], Q = $auto$memory_libmap.cc:2437:execute$95 [7]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1548 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [8], Q = $auto$memory_libmap.cc:2437:execute$95 [8]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1547 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [9], Q = $auto$memory_libmap.cc:2437:execute$95 [9]).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.253. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.254. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 32 unused cells and 32 unused wires.
<suppressed ~33 debug messages>

4.255. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 4

4.256. Executing ABC pass (technology mapping using ABC).

4.256.1. Summary of detected clock domains:
  103 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.256.2. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 102 gates and 136 wires to a netlist network with 34 inputs and 68 outputs (dfl=2).

4.256.2.1. Executing ABC.
[Time = 0.08 sec.]

4.257. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.258. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.259. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 170 unused wires.
<suppressed ~1 debug messages>

4.260. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.261. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.262. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.263. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1811 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [0], Q = $auto$memory_libmap.cc:2437:execute$102 [0]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1810 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [10], Q = $auto$memory_libmap.cc:2437:execute$102 [10]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1809 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [11], Q = $auto$memory_libmap.cc:2437:execute$102 [11]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1808 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [12], Q = $auto$memory_libmap.cc:2437:execute$102 [12]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1807 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [13], Q = $auto$memory_libmap.cc:2437:execute$102 [13]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1806 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [14], Q = $auto$memory_libmap.cc:2437:execute$102 [14]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1805 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [15], Q = $auto$memory_libmap.cc:2437:execute$102 [15]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1804 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [1], Q = $auto$memory_libmap.cc:2437:execute$102 [1]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1803 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [2], Q = $auto$memory_libmap.cc:2437:execute$102 [2]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1802 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [3], Q = $auto$memory_libmap.cc:2437:execute$102 [3]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1801 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [4], Q = $auto$memory_libmap.cc:2437:execute$102 [4]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1800 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [5], Q = $auto$memory_libmap.cc:2437:execute$102 [5]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1799 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [6], Q = $auto$memory_libmap.cc:2437:execute$102 [6]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1798 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [7], Q = $auto$memory_libmap.cc:2437:execute$102 [7]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1797 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [8], Q = $auto$memory_libmap.cc:2437:execute$102 [8]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1796 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [9], Q = $auto$memory_libmap.cc:2437:execute$102 [9]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1795 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [0], Q = $auto$memory_libmap.cc:2437:execute$95 [0]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1794 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [10], Q = $auto$memory_libmap.cc:2437:execute$95 [10]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1793 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [11], Q = $auto$memory_libmap.cc:2437:execute$95 [11]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1792 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [12], Q = $auto$memory_libmap.cc:2437:execute$95 [12]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1791 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [13], Q = $auto$memory_libmap.cc:2437:execute$95 [13]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1790 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [14], Q = $auto$memory_libmap.cc:2437:execute$95 [14]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1789 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [15], Q = $auto$memory_libmap.cc:2437:execute$95 [15]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1788 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [1], Q = $auto$memory_libmap.cc:2437:execute$95 [1]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1787 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [2], Q = $auto$memory_libmap.cc:2437:execute$95 [2]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1786 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [3], Q = $auto$memory_libmap.cc:2437:execute$95 [3]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1785 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [4], Q = $auto$memory_libmap.cc:2437:execute$95 [4]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1784 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [5], Q = $auto$memory_libmap.cc:2437:execute$95 [5]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1783 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [6], Q = $auto$memory_libmap.cc:2437:execute$95 [6]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1782 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [7], Q = $auto$memory_libmap.cc:2437:execute$95 [7]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1781 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [8], Q = $auto$memory_libmap.cc:2437:execute$95 [8]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1780 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [9], Q = $auto$memory_libmap.cc:2437:execute$95 [9]).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.264. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.265. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 32 unused cells and 32 unused wires.
<suppressed ~33 debug messages>

4.266. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.267. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
select CE keep strategy (thresh_logic=0.920000, thresh_dff=0.980000, dfl=1)

4.268. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.269. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.270. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.271. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.272. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.273. Executing OPT_SHARE pass.

4.274. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.275. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.276. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.277. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.278. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.279. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.280. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.281. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.282. Executing OPT_SHARE pass.

4.283. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.284. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.285. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.286. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.287. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.288. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.289. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.290. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.291. Executing OPT_SHARE pass.

4.292. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.293. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.294. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.295. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.296. Executing BMUXMAP pass.

4.297. Executing DEMUXMAP pass.

4.298. Executing SPLITNETS pass (splitting up multi-bit signals).

4.299. Executing ABC pass (technology mapping using ABC).

4.299.1. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Extracted 34 gates and 102 wires to a netlist network with 68 inputs and 34 outputs (dfl=1).

4.299.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.08 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.11 sec. at Pass 2]{map}[6]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.15 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.23 sec. at Pass 4]{map}[36]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.47 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.46 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.46 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.47 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.45 sec. at Pass 8]{finalMap}[72]
DE:   
DE:   total time =    3.04 sec.
[Time = 5.09 sec.]

4.300. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.301. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.302. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.303. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.304. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.305. Executing OPT_SHARE pass.

4.306. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.307. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 102 unused wires.
<suppressed ~1 debug messages>

4.308. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.309. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.310. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.311. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.312. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.313. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.314. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.315. Executing OPT_SHARE pass.

4.316. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.317. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.318. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.319. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.320. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.321. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.322. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.323. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.324. Executing OPT_SHARE pass.

4.325. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.326. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.327. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.328. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.329. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 55
   Number of wire bits:            229
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 69
     $_DFFE_PP_                     32
     $_DFF_P_                        2
     $lut                           34
     TDP_RAM18KX2                    1

4.330. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.331. Executing RS_DFFSR_CONV pass.

4.332. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 55
   Number of wire bits:            229
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 69
     $_DFFE_PP0P_                   32
     $_DFF_P_                        2
     $lut                           34
     TDP_RAM18KX2                    1

4.333. Executing TECHMAP pass (map to technology primitives).

4.333.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.333.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.333.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~222 debug messages>

4.334. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.
<suppressed ~224 debug messages>

4.335. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.336. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.337. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.338. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.339. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 296 unused wires.
<suppressed ~1 debug messages>

4.340. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.341. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.342. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.343. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.344. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.345. Executing OPT_SHARE pass.

4.346. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.347. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.348. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.349. Executing TECHMAP pass (map to technology primitives).

4.349.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.349.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.350. Executing ABC pass (technology mapping using ABC).

4.350.1. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Extracted 34 gates and 102 wires to a netlist network with 68 inputs and 34 outputs (dfl=1).

4.350.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.08 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.11 sec. at Pass 2]{map}[6]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.13 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.18 sec. at Pass 4]{map}[36]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.42 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.49 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.49 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.49 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.45 sec. at Pass 8]{finalMap}[72]
DE:   
DE:   total time =    3.04 sec.
[Time = 5.10 sec.]

4.351. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.352. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.353. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.354. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.355. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.356. Executing OPT_SHARE pass.

4.357. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.358. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 102 unused wires.
<suppressed ~1 debug messages>

4.359. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.360. Executing HIERARCHY pass (managing design hierarchy).

4.360.1. Analyzing design hierarchy..
Top module:  \ram_true_dp_out_reg_512x16_block

4.360.2. Analyzing design hierarchy..
Top module:  \ram_true_dp_out_reg_512x16_block
Removed 0 unused modules.
Warning: Resizing cell port ram_true_dp_out_reg_512x16_block.ram.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port ram_true_dp_out_reg_512x16_block.ram.0.0.ADDR_B1 from 15 bits to 14 bits.

4.361. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.362. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.363. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FCLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-176.10.
Generating RTLIL representation for module `\FCLK_BUF'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:186.1-233.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:243.1-268.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:278.1-290.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:300.1-311.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:321.1-329.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:339.1-351.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:361.1-380.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:390.1-396.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:406.1-412.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:422.1-428.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:438.1-444.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:454.1-460.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:470.1-476.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:486.1-500.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:510.1-524.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:534.1-547.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:557.1-570.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:580.1-588.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:598.1-610.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:620.1-629.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:639.1-656.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:666.1-682.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:692.1-706.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:716.1-733.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:743.1-782.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:792.1-831.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:841.1-847.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:857.1-863.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:873.1-881.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:891.1-899.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:909.1-962.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:972.1-1001.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1018.1-1023.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1031.1-1036.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1045.1-1051.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1089.1-1095.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1100.1-1150.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1155.1-1189.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1194.1-1240.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.364. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on ram_true_dp_out_reg_512x16_block.clk[0].

4.365. Executing TECHMAP pass (map to technology primitives).

4.365.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.365.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

4.366. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.367. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port ram_true_dp_out_reg_512x16_block.addrA using rs__I_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.addrB using rs__I_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.clk using rs__I_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.dinA using rs__I_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.dinB using rs__I_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.doutA using rs__O_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.doutB using rs__O_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.reA using rs__I_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.reB using rs__I_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.weA using rs__I_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.weB using rs__I_BUF.

4.368. Executing TECHMAP pass (map to technology primitives).

4.368.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.368.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~93 debug messages>

4.369. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 261 unused wires.
<suppressed ~1 debug messages>

4.370. Executing SPLITNETS pass (splitting up multi-bit signals).

4.371. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 67
   Number of wire bits:            317
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                157
     $lut                           34
     CLK_BUF                         1
     DFFRE                          34
     I_BUF                          55
     O_BUF                          32
     TDP_RAM18KX2                    1

4.372. Executing TECHMAP pass (map to technology primitives).

4.372.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.372.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~76 debug messages>

4.373. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 68 unused wires.
<suppressed ~1 debug messages>

4.374. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 67
   Number of wire bits:            317
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                157
     CLK_BUF                         1
     DFFRE                          34
     I_BUF                          55
     LUT1                            2
     LUT3                           32
     O_BUF                          32
     TDP_RAM18KX2                    1

Post design clean up ... 
Split to bits ... 

4.375. Executing SPLITNETS pass (splitting up multi-bit signals).

4.376. Executing Verilog backend.
Dumping module `\ram_true_dp_out_reg_512x16_block'.

Split into bits ...     [0.01 sec.]
Building Sig2cells ...  [0.00 sec.]
Building Sig2sig ...    [0.00 sec.]
Backward clean up ...   [0.00 sec.]
Before cleanup :

4.376.1. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                241
   Number of wire bits:            317
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                157
     CLK_BUF                         1
     DFFRE                          34
     I_BUF                          55
     LUT1                            2
     LUT3                           32
     O_BUF                          32
     TDP_RAM18KX2                    1

 --------------------------
   Removed assigns : 34
   Removed wires   : 74
   Removed cells   : 0
 --------------------------
After cleanup :

4.376.2. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                207
   Number of wire bits:            283
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                157
     CLK_BUF                         1
     DFFRE                          34
     I_BUF                          55
     LUT1                            2
     LUT3                           32
     O_BUF                          32
     TDP_RAM18KX2                    1

4.376.3. Executing SPLITNETS pass (splitting up multi-bit signals).

4.376.4. Executing HIERARCHY pass (managing design hierarchy).

4.376.4.1. Analyzing design hierarchy..
Top module:  \ram_true_dp_out_reg_512x16_block

4.376.4.2. Analyzing design hierarchy..
Top module:  \ram_true_dp_out_reg_512x16_block
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

4.376.5. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                207
   Number of wire bits:            283
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                157
     CLK_BUF                         1
     DFFRE                          34
     I_BUF                          55
     LUT1                            2
     LUT3                           32
     O_BUF                          32
     TDP_RAM18KX2                    1

   Number of LUTs:                  34
   Number of REGs:                  34
   Number of CARRY ADDERs:           0

4.377. Executing Verilog backend.
Dumping module `\ram_true_dp_out_reg_512x16_block'.

4.377.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

4.377.2. Executing RTLIL backend.
Output filename: design.rtlil

4.377.3. Executing SPLITNETS pass (splitting up multi-bit signals).

4.377.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_ram_true_dp_out_reg_512x16_block.
<suppressed ~1 debug messages>

4.377.5. Executing Verilog backend.
Dumping module `\ram_true_dp_out_reg_512x16_block'.

4.377.5.1. Executing BLIF backend.
Run Script

4.377.5.2. Executing Verilog backend.
Dumping module `\ram_true_dp_out_reg_512x16_block'.

4.377.5.2.1. Executing BLIF backend.

4.377.5.2.2. Executing Verilog backend.
Dumping module `\fabric_ram_true_dp_out_reg_512x16_block'.

4.377.5.2.2.1. Executing BLIF backend.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: d4118637c9, CPU: user 1.19s system 0.11s, MEM: 24.68 MB peak
Yosys 0.38 (git sha1 945241a2f, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 10x abc (153 sec), 0% 44x read_verilog (0 sec), ...
INFO: SYN: Design ram_true_dp_out_reg_512x16_block is synthesized
Modification completed.
INFO: SGT: ##################################################
INFO: SGT: Gate simulation for design: ram_true_dp_out_reg_512x16_block
INFO: SGT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --timing --trace-fst  -DSIM_VERILATOR --top-module co_sim_ram_true_dp_out_reg_512x16_block -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v --binary /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/ram_true_dp_out_reg_512x16_block/run_1/synth_1_1/synthesis/ram_true_dp_out_reg_512x16_block_post_synth.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_IRQ.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FCLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M0.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_M.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_DMA.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/rap%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:102:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                                                                                   : ... Suggest add newline.
  102 | endmodule
      |          ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.023
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:25:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                                                                 : ... Suggest add newline.
   25 | endmodule
      |          ^
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:312:4: Cell pin connected by name with empty reference: 'RDATA_A1'
  312 |   .RDATA_A1(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:313:4: Cell pin connected by name with empty reference: 'RPARITY_A1'
  313 |   .RPARITY_A1(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:331:4: Cell pin connected by name with empty reference: 'RDATA_A2'
  331 |   .RDATA_A2(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:332:4: Cell pin connected by name with empty reference: 'RPARITY_A2'
  332 |   .RPARITY_A2(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:195:6: Cell pin connected by name with empty reference: 'RDATA_A'
  195 |     .RDATA_A(),  
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:196:6: Cell pin connected by name with empty reference: 'RPARITY_A'
  196 |     .RPARITY_A(),  
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v:173:4: Cell pin connected by name with empty reference: 'full'
  173 |   .full(),
      |    ^~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:245:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  245 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:295:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  295 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:344:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  344 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:393:15: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  393 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:442:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  442 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:491:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  491 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:621:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  621 |         9: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:629:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  629 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:662:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  662 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:710:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  710 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:758:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  758 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:806:15: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  806 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:854:17: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  854 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:902:18: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  902 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1037:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1037 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1083:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1083 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1129:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1129 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1174:15: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1174 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1220:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1220 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1265:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1265 |         32, 36: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1310:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1310 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v:516:3: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                            : ... Suggest assign a label with 'begin : gen_<label_name>'
  516 |   if (B_SIGNED) begin:BLOCK1
      |   ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:362:31: Misleading indentation
  362 |         collision_a_read_flag = 0;
      |                               ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:360:7: ... Expected indentation matching this earlier statement's line:
  360 |       if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:677:32: Misleading indentation
  677 |         collision_a2_read_flag = 0;
      |                                ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:675:7: ... Expected indentation matching this earlier statement's line:
  675 |       if (collision_b2_write_flag && (collision_a2_address == collision_b2_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:358:29: Misleading indentation
  358 |       collision_a_read_flag = 0;
      |                             ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:356:5: ... Expected indentation matching this earlier statement's line:
  356 |     if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |     ^~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:102:27: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  102 |    generate if (MEM_TYPE) begin
      |                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:118:10: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  118 |     else begin 
      |          ^~~~~
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:21:21: Declaration of signal hides declaration in upper scope: 'i'
   21 |         for(integer i = 0; i<513; i=i+1) begin 
      |                     ^
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:10:21: ... Location of original declaration
   10 |     reg [6:0]cycle, i;
      |                     ^
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:31:18: Declaration of signal hides declaration in upper scope: 'i'
   31 |     for (integer i=0; i<512; i=i+1)begin
      |                  ^
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:10:21: ... Location of original declaration
   10 |     reg [6:0]cycle, i;
      |                     ^
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:41:19: Declaration of signal hides declaration in upper scope: 'i'
   41 |      for (integer i=0; i<512; i=i+1)begin
      |                   ^
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:10:21: ... Location of original declaration
   10 |     reg [6:0]cycle, i;
      |                     ^
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:49:18: Declaration of signal hides declaration in upper scope: 'i'
   49 |     for (integer i=0; i<512; i=i+1)begin
      |                  ^
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:10:21: ... Location of original declaration
   10 |     reg [6:0]cycle, i;
      |                     ^
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:57:17: Declaration of signal hides declaration in upper scope: 'i'
   57 |    for (integer i=0; i<512; i=i+1)begin
      |                 ^
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:10:21: ... Location of original declaration
   10 |     reg [6:0]cycle, i;
      |                     ^
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:66:18: Declaration of signal hides declaration in upper scope: 'i'
   66 |     for (integer i=0; i<512; i=i+1)begin
      |                  ^
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:10:21: ... Location of original declaration
   10 |     reg [6:0]cycle, i;
      |                     ^
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:82:32: Declaration of signal hides declaration in upper scope: 'cycle'
   82 |     task compare(input integer cycle);
      |                                ^~~~~
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:10:14: ... Location of original declaration
   10 |     reg [6:0]cycle, i;
      |              ^~~~~
%Warning-BLKSEQ: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:19:20: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                                                                              : ... Suggest using delayed assignment '<='
   19 |     always #10 clk = ~clk;
      |                    ^
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:34:15: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   34 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b1; weB <=1'b1; dinA<= {$random}; dinB<= {$random};
      |               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:34:47: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   34 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b1; weB <=1'b1; dinA<= {$random}; dinB<= {$random};
      |                                               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:34:79: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   34 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b1; weB <=1'b1; dinA<= {$random}; dinB<= {$random};
      |                                                                               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:34:91: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   34 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b1; weB <=1'b1; dinA<= {$random}; dinB<= {$random};
      |                                                                                           ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:34:103: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   34 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b1; weB <=1'b1; dinA<= {$random}; dinB<= {$random};
      |                                                                                                       ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:34:121: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   34 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b1; weB <=1'b1; dinA<= {$random}; dinB<= {$random};
      |                                                                                                                         ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:43:15: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   43 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b1; weB <=1'b0; dinA<= {$random}; dinB<= {$random};
      |               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:43:47: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   43 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b1; weB <=1'b0; dinA<= {$random}; dinB<= {$random};
      |                                               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:43:79: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   43 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b1; weB <=1'b0; dinA<= {$random}; dinB<= {$random};
      |                                                                               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:43:91: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   43 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b1; weB <=1'b0; dinA<= {$random}; dinB<= {$random};
      |                                                                                           ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:43:103: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   43 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b1; weB <=1'b0; dinA<= {$random}; dinB<= {$random};
      |                                                                                                       ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:43:121: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   43 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b1; weB <=1'b0; dinA<= {$random}; dinB<= {$random};
      |                                                                                                                         ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:51:15: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   51 |         addrA <=  $urandom_range(256,511); addrB <=$urandom_range(0,255); weA <=1'b1; weB <=1'b1;  dinA<= {$random}; dinB<= {$random};
      |               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:51:50: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   51 |         addrA <=  $urandom_range(256,511); addrB <=$urandom_range(0,255); weA <=1'b1; weB <=1'b1;  dinA<= {$random}; dinB<= {$random};
      |                                                  ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:51:79: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   51 |         addrA <=  $urandom_range(256,511); addrB <=$urandom_range(0,255); weA <=1'b1; weB <=1'b1;  dinA<= {$random}; dinB<= {$random};
      |                                                                               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:51:91: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   51 |         addrA <=  $urandom_range(256,511); addrB <=$urandom_range(0,255); weA <=1'b1; weB <=1'b1;  dinA<= {$random}; dinB<= {$random};
      |                                                                                           ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:51:104: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   51 |         addrA <=  $urandom_range(256,511); addrB <=$urandom_range(0,255); weA <=1'b1; weB <=1'b1;  dinA<= {$random}; dinB<= {$random};
      |                                                                                                        ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:51:122: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   51 |         addrA <=  $urandom_range(256,511); addrB <=$urandom_range(0,255); weA <=1'b1; weB <=1'b1;  dinA<= {$random}; dinB<= {$random};
      |                                                                                                                          ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:59:15: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   59 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b0; weB <=1'b0;  dinA<= {$random}; dinB<= {$random};
      |               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:59:47: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   59 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b0; weB <=1'b0;  dinA<= {$random}; dinB<= {$random};
      |                                               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:59:79: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   59 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b0; weB <=1'b0;  dinA<= {$random}; dinB<= {$random};
      |                                                                               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:59:91: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   59 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b0; weB <=1'b0;  dinA<= {$random}; dinB<= {$random};
      |                                                                                           ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:59:104: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   59 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b0; weB <=1'b0;  dinA<= {$random}; dinB<= {$random};
      |                                                                                                        ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:59:122: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   59 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b0; weB <=1'b0;  dinA<= {$random}; dinB<= {$random};
      |                                                                                                                          ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:68:15: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   68 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <={$random};weB <={$random}; dinA<= {$random}; dinB<= {$random};
      |               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:68:47: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   68 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <={$random};weB <={$random}; dinA<= {$random}; dinB<= {$random};
      |                                               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:68:79: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   68 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <={$random};weB <={$random}; dinA<= {$random}; dinB<= {$random};
      |                                                                               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:68:95: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   68 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <={$random};weB <={$random}; dinA<= {$random}; dinB<= {$random};
      |                                                                                               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:68:112: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   68 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <={$random};weB <={$random}; dinA<= {$random}; dinB<= {$random};
      |                                                                                                                ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:68:130: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   68 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <={$random};weB <={$random}; dinA<= {$random}; dinB<= {$random};
      |                                                                                                                                  ^~
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:141:43: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  141 |                 RAM1_PARITY[a1_addr][i_p] = WPARITY_A1[i_p-(find_a1_write_index(ADDR_A1)*A1_PARITY_WRITE_WIDTH)];
      |                                           ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:186:45: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  186 |                   RAM1_PARITY[b1_addr][k_p] = WPARITY_B1[k_p-(find_b1_write_index(ADDR_B1)*B1_PARITY_WRITE_WIDTH)];
      |                                             ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:248:37: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  248 |               RAM1_DATA[a1_addr][i] = WDATA_A1[i-(find_a1_write_index(ADDR_A1)*A1_DATA_WRITE_WIDTH)];
      |                                     ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:265:27: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  265 |       collision_a_address = a1_addr;
      |                           ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:266:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  266 |       collision_a_write_flag = 1;
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:268:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  268 |       collision_a_write_flag = 0;
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:280:27: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  280 |       collision_a_address = a1_addr;
      |                           ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:281:29: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  281 |       collision_a_read_flag = 1;
      |                             ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:283:29: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  283 |       collision_a_read_flag = 0;
      |                             ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:300:37: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  300 |               RAM1_DATA[b1_addr][k] = WDATA_B1[k-(find_b1_write_index(ADDR_B1)*B1_DATA_WRITE_WIDTH)];
      |                                     ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:318:27: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  318 |       collision_b_address = b1_addr;
      |                           ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:319:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  319 |       collision_b_write_flag = 1;
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:321:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  321 |       collision_b_write_flag = 0;
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:334:27: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  334 |       collision_b_address = b1_addr;
      |                           ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:335:29: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  335 |       collision_b_read_flag = 1;
      |                             ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:337:29: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  337 |       collision_b_read_flag = 0;
      |                             ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:351:32: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  351 |         collision_a_write_flag = 0;
      |                                ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:355:32: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  355 |         collision_a_write_flag = 0;
      |                                ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:362:31: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  362 |         collision_a_read_flag = 0;
      |                               ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:368:32: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  368 |         collision_b_write_flag = 0;   
      |                                ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:372:32: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  372 |         collision_b_write_flag = 0;
      |                                ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:379:31: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  379 |         collision_b_read_flag = 0;
      |                               ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:666:33: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  666 |         collision_a2_write_flag = 0;
      |                                 ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:670:33: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  670 |         collision_a2_write_flag = 0;
      |                                 ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:677:32: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  677 |         collision_a2_read_flag = 0;
      |                                ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:683:33: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  683 |         collision_b2_write_flag = 0;   
      |                                 ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:687:33: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  687 |         collision_b2_write_flag = 0;
      |                                 ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:694:32: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  694 |         collision_b2_read_flag = 0;
      |                                ^
make: Warning: File `Vco_sim_ram_true_dp_out_reg_512x16_block__ver.d' has modification time 2.9 s in the future
tor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_S.v
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/ram_true_dp_out_reg_512x16_block/run_1/synth_1_1/simulate_gate/obj_dir'
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/verilated_fst_c.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/verilated_timing.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unusemake: warning:  Clock skew detected.  Your build may be incomplete.
make: Warning: File `Vco_sim_ram_true_dp_out_reg_512x16_block__ALL.d' has modification time 2.6 s in the future
make: warning:  Clock skew detected.  Your build may be incomplete.
d-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vco_sim_ram_true_dp_out_reg_512x16_block.cpp Vco_sim_ram_true_dp_out_reg_512x16_block___024root__DepSet_h29f2a492__0.cpp Vco_sim_ram_true_dp_out_reg_512x16_block___024root__DepSet_h0bb2ff22__0.cpp Vco_sim_ram_true_dp_out_reg_512x16_block__main.cpp Vco_sim_ram_true_dp_out_reg_512x16_block__Trace__0.cpp Vco_sim_ram_true_dp_out_reg_512x16_block__ConstPool_0.cpp Vco_sim_ram_true_dp_out_reg_512x16_block___024root__Slow.cpp Vco_sim_ram_true_dp_out_reg_512x16_block___024root__DepSet_h29f2a492__0__Slow.cpp Vco_sim_ram_true_dp_out_reg_512x16_block___024root__DepSet_h0bb2ff22__0__Slow.cpp Vco_sim_ram_true_dp_out_reg_512x16_block__Syms.cpp Vco_sim_ram_true_dp_out_reg_512x16_block__Trace__0__Slow.cpp Vco_sim_ram_true_dp_out_reg_512x16_block__TraceDecls__0__Slow.cpp > Vco_sim_ram_true_dp_out_reg_512x16_block__ALL.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o Vco_sim_ram_true_dp_out_reg_512x16_block__ALL.o Vco_sim_ram_true_dp_out_reg_512x16_block__ALL.cpp
echo "" > Vco_sim_ram_true_dp_out_reg_512x16_block__ALL.verilator_deplist.tmp
Archive ar -rcs Vco_sim_ram_true_dp_out_reg_512x16_block__ALL.a Vco_sim_ram_true_dp_out_reg_512x16_block__ALL.o
g++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vco_sim_ram_true_dp_out_reg_512x16_block__ALL.a   -lz  -pthread -lpthread   -o Vco_sim_ram_true_dp_out_reg_512x16_block
rm Vco_sim_ram_true_dp_out_reg_512x16_block__ALL.verilator_deplist.tmp
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/ram_true_dp_out_reg_512x16_block/run_1/synth_1_1/simulate_gate/obj_dir'
Command: make -j -C obj_dir/ -f Vco_sim_ram_true_dp_out_reg_512x16_block.mk Vco_sim_ram_true_dp_out_reg_512x16_block
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/ram_true_dp_out_reg_512x16_block/run_1/synth_1_1/simulate_gate/obj_dir'
make: `Vco_sim_ram_true_dp_out_reg_512x16_block' is up to date.
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/ram_true_dp_out_reg_512x16_block/run_1/synth_1_1/simulate_gate/obj_dir'
Command: obj_dir/Vco_sim_ram_true_dp_out_reg_512x16_block
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20540 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20560 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20580 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20600 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20620 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20640 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20660 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20680 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20700 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20720 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20740 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20760 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20780 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20800 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20820 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20840 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20860 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20880 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20900 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20920 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20940 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20960 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20980 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21000 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21020 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21040 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21060 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21080 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21100 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21120 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21140 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21160 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21180 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21200 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21220 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21240 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21260 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21280 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21300 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21320 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21340 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21360 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21380 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21400 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21420 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21440 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21460 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21480 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21500 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21520 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21540 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21560 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21580 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21600 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21620 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21640 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21660 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21680 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21700 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21720 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21740 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21760 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21780 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21800 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21820 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21840 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21860 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21880 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21900 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21920 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21940 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21960 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21980 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22000 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22020 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22040 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22060 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22080 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22100 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22120 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22140 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22160 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22180 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22200 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22220 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22240 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22260 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22280 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22300 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22320 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22340 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22360 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22380 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22400 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22420 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22440 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22460 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22480 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22500 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22520 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22540 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22560 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22580 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22600 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22620 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22640 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22660 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22680 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22700 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22720 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22740 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22760 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22780 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22800 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22820 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22840 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22860 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22880 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22900 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22920 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22940 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22960 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22980 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23000 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23020 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23040 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23060 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23080 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23100 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23120 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23140 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23160 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23180 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23200 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23220 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23240 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23260 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23280 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23300 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23320 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23340 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23360 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23380 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23400 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23420 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23440 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23460 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23480 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23500 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23520 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23540 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23560 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23580 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23600 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23620 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23640 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23660 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23680 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23700 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23720 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23740 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23760 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23780 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23800 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23820 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23840 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23860 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23880 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23900 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23920 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23940 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23960 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23980 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24000 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24020 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24040 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24060 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24080 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24100 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24120 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24140 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24160 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24180 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24200 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24220 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24240 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24260 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24280 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24300 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24320 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24340 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24360 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24380 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24400 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24420 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24440 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24460 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24480 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24500 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24520 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24540 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24560 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24580 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24600 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24620 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24640 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24660 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24680 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24700 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24720 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24740 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24760 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24780 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24800 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24820 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24840 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24860 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24880 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24900 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24920 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24940 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24960 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24980 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25000 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25020 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25040 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25060 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25080 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25100 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25120 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25140 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25160 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25180 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25200 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25220 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25240 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25260 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25280 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25300 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25320 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25340 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25360 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25380 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25400 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25420 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25440 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25460 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25480 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25500 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25520 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25540 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25560 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25580 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25600 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25620 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25640 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25660 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25680 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25700 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25720 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25740 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25760 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25780 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25800 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25820 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25840 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25860 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25880 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25900 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25920 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25940 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25960 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25980 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26000 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26020 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26040 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26060 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26080 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26100 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26120 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26140 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26160 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26180 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26200 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26220 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26240 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26260 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26280 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26300 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26320 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26340 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26360 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26380 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26400 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26420 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26440 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26460 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26480 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26500 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26520 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26540 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26560 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26580 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26600 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26620 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26640 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26660 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26680 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26700 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26720 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26740 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26760 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26780 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26800 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26820 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26840 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26860 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26880 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26900 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26920 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26940 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26960 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26980 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27000 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27020 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27040 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27060 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27080 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27100 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27120 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27140 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27160 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27180 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27200 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27220 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27240 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27260 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27280 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27300 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27320 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27340 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27360 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27380 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27400 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27420 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27440 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27460 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27480 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27500 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27520 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27540 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27560 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27580 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27600 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27620 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27640 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27660 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27680 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27700 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27720 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27740 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27760 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27780 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27800 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27820 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27840 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27860 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27880 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27900 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27920 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27940 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27960 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27980 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28000 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28020 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28040 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28060 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28080 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28100 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28120 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28140 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28160 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28180 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28200 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28220 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28240 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28260 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28280 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28300 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28320 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28340 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28360 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28380 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28400 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28420 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28440 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28460 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28480 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28500 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28520 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28540 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28560 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28580 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28600 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28620 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28640 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28660 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28680 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28700 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28720 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28740 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28760 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28780 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28800 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28820 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28840 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28860 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28880 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28900 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28920 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28940 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28960 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28980 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29000 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29020 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29040 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29060 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29080 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29100 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29120 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29140 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29160 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29180 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29200 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29220 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29240 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29260 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29280 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29300 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29320 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29340 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29360 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29380 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29400 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29420 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29440 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29460 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29480 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29500 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29520 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29540 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29560 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29580 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29600 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29620 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29640 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29660 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29680 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29700 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29720 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29740 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29760 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29780 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29800 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29820 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29840 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29860 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29880 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29900 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29920 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29940 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29960 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29980 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30000 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30020 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30040 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30060 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30080 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30100 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30120 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30140 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30160 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30180 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30200 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30220 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30240 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30260 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30280 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30300 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30320 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30340 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30360 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30380 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30400 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30420 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30440 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30460 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30480 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30500 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30520 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30540 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30560 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30580 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30600 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30620 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30640 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30660 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30680 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30700 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30720 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30740 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30760 ns
doutB mismatch. Golden: ed89, Netlist: 0, Time: 41020 ns
doutA mismatch. Golden: 1033, Netlist: 0, Time: 41040 ns
doutA mismatch. Golden: 1033, Netlist: 0, Time: 41060 ns
doutB mismatch. Golden: 3f4a, Netlist: 0, Time: 41060 ns
doutA mismatch. Golden: 45c9, Netlist: 0, Time: 41140 ns
doutA mismatch. Golden: 45c9, Netlist: 0, Time: 41160 ns
doutB mismatch. Golden: 6a51, Netlist: 0, Time: 41180 ns
doutA mismatch. Golden: 163f, Netlist: 0, Time: 41200 ns
doutB mismatch. Golden: aa96, Netlist: 0, Time: 41220 ns
doutA mismatch. Golden: 1015, Netlist: 0, Time: 41240 ns
doutB mismatch. Golden: aa96, Netlist: 0, Time: 41240 ns
doutB mismatch. Golden: aa96, Netlist: 0, Time: 41260 ns
doutA mismatch. Golden: 6d9a, Netlist: 0, Time: 41280 ns
doutA mismatch. Golden: 6d9a, Netlist: 0, Time: 41300 ns
doutA mismatch. Golden: 6d9a, Netlist: 0, Time: 41320 ns
doutB mismatch. Golden: 1a87, Netlist: 0, Time: 41320 ns
doutA mismatch. Golden: 6d9a, Netlist: 0, Time: 41340 ns
doutB mismatch. Golden: b75b, Netlist: 0, Time: 41360 ns
doutA mismatch. Golden: e1ab, Netlist: 0, Time: 41400 ns
doutB mismatch. Golden: e3f8, Netlist: 0, Time: 41400 ns
doutA mismatch. Golden: e1ab, Netlist: 0, Time: 41420 ns
doutB mismatch. Golden: e3f8, Netlist: 0, Time: 41420 ns
doutA mismatch. Golden: 926a, Netlist: 0, Time: 41460 ns
doutB mismatch. Golden: 2fda, Netlist: 0, Time: 41480 ns
doutA mismatch. Golden: c311, Netlist: 0, Time: 41500 ns
doutB mismatch. Golden: 2fda, Netlist: 0, Time: 41500 ns
doutA mismatch. Golden: c311, Netlist: 0, Time: 41520 ns
doutB mismatch. Golden: 2fda, Netlist: 0, Time: 41520 ns
doutB mismatch. Golden: 2fda, Netlist: 0, Time: 41540 ns
doutB mismatch. Golden: 2fda, Netlist: 0, Time: 41560 ns
doutA mismatch. Golden: f6a1, Netlist: 0, Time: 41580 ns
doutB mismatch. Golden: 2fda, Netlist: 0, Time: 41580 ns
doutA mismatch. Golden: f6a1, Netlist: 0, Time: 41600 ns
doutB mismatch. Golden: 2449, Netlist: 0, Time: 41620 ns
doutA mismatch. Golden: 364a, Netlist: 0, Time: 41640 ns
doutA mismatch. Golden: 364a, Netlist: 0, Time: 41660 ns
doutB mismatch. Golden: 780d, Netlist: 0, Time: 41660 ns
doutA mismatch. Golden: 364a, Netlist: 0, Time: 41680 ns
doutB mismatch. Golden: 780d, Netlist: 0, Time: 41680 ns
doutA mismatch. Golden: 364a, Netlist: 0, Time: 41700 ns
doutB mismatch. Golden: 780d, Netlist: 0, Time: 41700 ns
doutB mismatch. Golden: 780d, Netlist: 0, Time: 41720 ns
doutB mismatch. Golden: 780d, Netlist: 0, Time: 41740 ns
doutB mismatch. Golden: 780d, Netlist: 0, Time: 41760 ns
doutA mismatch. Golden: f4f8, Netlist: 0, Time: 41780 ns
doutB mismatch. Golden: 780d, Netlist: 0, Time: 41780 ns
doutA mismatch. Golden: f4f8, Netlist: 0, Time: 41800 ns
doutA mismatch. Golden: f4f8, Netlist: 0, Time: 41820 ns
doutA mismatch. Golden: 7a1a, Netlist: 0, Time: 41860 ns
doutB mismatch. Golden: 6277, Netlist: 0, Time: 41860 ns
doutB mismatch. Golden: 6277, Netlist: 0, Time: 41880 ns
doutA mismatch. Golden: 5c0a, Netlist: 0, Time: 41900 ns
doutB mismatch. Golden: 6277, Netlist: 0, Time: 41900 ns
doutB mismatch. Golden: 8b07, Netlist: 0, Time: 41940 ns
doutA mismatch. Golden: 3344, Netlist: 0, Time: 41960 ns
doutB mismatch. Golden: 8b07, Netlist: 0, Time: 41960 ns
doutB mismatch. Golden: 8b07, Netlist: 0, Time: 41980 ns
doutA mismatch. Golden: e46d, Netlist: 0, Time: 42000 ns
doutB mismatch. Golden: 8b07, Netlist: 0, Time: 42000 ns
doutB mismatch. Golden: 8b07, Netlist: 0, Time: 42020 ns
doutA mismatch. Golden: c0b2, Netlist: 0, Time: 42040 ns
doutB mismatch. Golden: 8b07, Netlist: 0, Time: 42040 ns
doutA mismatch. Golden: c0b2, Netlist: 0, Time: 42060 ns
doutB mismatch. Golden: 8b07, Netlist: 0, Time: 42060 ns
doutA mismatch. Golden: c0b2, Netlist: 0, Time: 42080 ns
doutB mismatch. Golden: 8b07, Netlist: 0, Time: 42080 ns
doutA mismatch. Golden: c0b2, Netlist: 0, Time: 42100 ns
doutB mismatch. Golden: 8b07, Netlist: 0, Time: 42100 ns
doutA mismatch. Golden: edbd, Netlist: 0, Time: 42140 ns
doutB mismatch. Golden: 14ce, Netlist: 0, Time: 42160 ns
doutB mismatch. Golden: 14ce, Netlist: 0, Time: 42180 ns
doutA mismatch. Golden: 2f36, Netlist: 0, Time: 42220 ns
doutB mismatch. Golden: bae, Netlist: 0, Time: 42220 ns
doutA mismatch. Golden: 2f36, Netlist: 0, Time: 42240 ns
doutB mismatch. Golden: bae, Netlist: 0, Time: 42240 ns
doutB mismatch. Golden: bae, Netlist: 0, Time: 42260 ns
doutB mismatch. Golden: bae, Netlist: 0, Time: 42280 ns
doutA mismatch. Golden: 74c6, Netlist: 0, Time: 42340 ns
doutB mismatch. Golden: 6277, Netlist: 0, Time: 42340 ns
doutA mismatch. Golden: 74c6, Netlist: 0, Time: 42360 ns
doutB mismatch. Golden: f85a, Netlist: 0, Time: 42420 ns
doutA mismatch. Golden: c311, Netlist: 0, Time: 42460 ns
doutB mismatch. Golden: 95fe, Netlist: 0, Time: 42460 ns
doutA mismatch. Golden: c311, Netlist: 0, Time: 42480 ns
doutA mismatch. Golden: b853, Netlist: 0, Time: 42540 ns
doutB mismatch. Golden: 5b08, Netlist: 0, Time: 42540 ns
doutA mismatch. Golden: b853, Netlist: 0, Time: 42560 ns
doutB mismatch. Golden: 5b08, Netlist: 0, Time: 42560 ns
doutA mismatch. Golden: b853, Netlist: 0, Time: 42580 ns
doutB mismatch. Golden: 34e4, Netlist: 0, Time: 42620 ns
doutA mismatch. Golden: 21ab, Netlist: 0, Time: 42640 ns
doutA mismatch. Golden: 21ab, Netlist: 0, Time: 42660 ns
doutB mismatch. Golden: 5f73, Netlist: 0, Time: 42680 ns
doutA mismatch. Golden: 6685, Netlist: 0, Time: 42700 ns
doutB mismatch. Golden: 5f73, Netlist: 0, Time: 42700 ns
doutB mismatch. Golden: 5f73, Netlist: 0, Time: 42720 ns
doutA mismatch. Golden: 9a87, Netlist: 0, Time: 42760 ns
doutB mismatch. Golden: 8cf9, Netlist: 0, Time: 42760 ns
doutA mismatch. Golden: 9a87, Netlist: 0, Time: 42780 ns
doutB mismatch. Golden: 8cf9, Netlist: 0, Time: 42780 ns
doutA mismatch. Golden: 7fbe, Netlist: 0, Time: 42820 ns
doutB mismatch. Golden: d847, Netlist: 0, Time: 42820 ns
doutA mismatch. Golden: 740f, Netlist: 0, Time: 42860 ns
doutB mismatch. Golden: 3cee, Netlist: 0, Time: 42860 ns
doutA mismatch. Golden: 740f, Netlist: 0, Time: 42880 ns
doutB mismatch. Golden: 3cee, Netlist: 0, Time: 42880 ns
doutB mismatch. Golden: 3cee, Netlist: 0, Time: 42900 ns
doutA mismatch. Golden: c28c, Netlist: 0, Time: 42920 ns
doutB mismatch. Golden: 3cee, Netlist: 0, Time: 42920 ns
doutA mismatch. Golden: c28c, Netlist: 0, Time: 42940 ns
doutA mismatch. Golden: c28c, Netlist: 0, Time: 42960 ns
doutB mismatch. Golden: fc4, Netlist: 0, Time: 42980 ns
doutA mismatch. Golden: a286, Netlist: 0, Time: 43000 ns
doutA mismatch. Golden: a286, Netlist: 0, Time: 43020 ns
doutB mismatch. Golden: e26a, Netlist: 0, Time: 43020 ns
doutA mismatch. Golden: a286, Netlist: 0, Time: 43040 ns
doutB mismatch. Golden: a7cb, Netlist: 0, Time: 43060 ns
doutA mismatch. Golden: 321b, Netlist: 0, Time: 43080 ns
doutB mismatch. Golden: a7cb, Netlist: 0, Time: 43080 ns
doutA mismatch. Golden: 321b, Netlist: 0, Time: 43100 ns
doutB mismatch. Golden: a7cb, Netlist: 0, Time: 43100 ns
doutA mismatch. Golden: 901a, Netlist: 0, Time: 43160 ns
doutA mismatch. Golden: 901a, Netlist: 0, Time: 43180 ns
doutB mismatch. Golden: 8b2, Netlist: 0, Time: 43180 ns
doutA mismatch. Golden: 901a, Netlist: 0, Time: 43200 ns
doutA mismatch. Golden: 901a, Netlist: 0, Time: 43220 ns
doutA mismatch. Golden: 901a, Netlist: 0, Time: 43240 ns
doutB mismatch. Golden: 7011, Netlist: 0, Time: 43240 ns
doutA mismatch. Golden: a286, Netlist: 0, Time: 43300 ns
doutB mismatch. Golden: aa96, Netlist: 0, Time: 43300 ns
doutA mismatch. Golden: a286, Netlist: 0, Time: 43320 ns
doutB mismatch. Golden: aa96, Netlist: 0, Time: 43320 ns
doutB mismatch. Golden: aa96, Netlist: 0, Time: 43340 ns
doutA mismatch. Golden: 9dca, Netlist: 0, Time: 43360 ns
doutB mismatch. Golden: aa96, Netlist: 0, Time: 43360 ns
doutA mismatch. Golden: 9dca, Netlist: 0, Time: 43380 ns
doutB mismatch. Golden: aa96, Netlist: 0, Time: 43380 ns
doutA mismatch. Golden: 9dca, Netlist: 0, Time: 43400 ns
doutB mismatch. Golden: aa96, Netlist: 0, Time: 43400 ns
doutA mismatch. Golden: 9dca, Netlist: 0, Time: 43420 ns
doutB mismatch. Golden: aa96, Netlist: 0, Time: 43420 ns
doutB mismatch. Golden: aa96, Netlist: 0, Time: 43440 ns
doutA mismatch. Golden: e01c, Netlist: 0, Time: 43460 ns
doutB mismatch. Golden: aa96, Netlist: 0, Time: 43460 ns
doutA mismatch. Golden: e01c, Netlist: 0, Time: 43480 ns
doutA mismatch. Golden: 4904, Netlist: 0, Time: 43520 ns
doutB mismatch. Golden: 187, Netlist: 0, Time: 43520 ns
doutA mismatch. Golden: 4904, Netlist: 0, Time: 43540 ns
doutB mismatch. Golden: 187, Netlist: 0, Time: 43540 ns
doutA mismatch. Golden: 4904, Netlist: 0, Time: 43560 ns
doutA mismatch. Golden: 4904, Netlist: 0, Time: 43580 ns
doutA mismatch. Golden: 4904, Netlist: 0, Time: 43600 ns
doutB mismatch. Golden: c5d0, Netlist: 0, Time: 43640 ns
doutA mismatch. Golden: f4f8, Netlist: 0, Time: 43680 ns
doutB mismatch. Golden: 9f96, Netlist: 0, Time: 43720 ns
doutA mismatch. Golden: 307c, Netlist: 0, Time: 43760 ns
doutB mismatch. Golden: bcde, Netlist: 0, Time: 43760 ns
doutA mismatch. Golden: ca59, Netlist: 0, Time: 43800 ns
doutB mismatch. Golden: 4aa7, Netlist: 0, Time: 43820 ns
doutA mismatch. Golden: 10c1, Netlist: 0, Time: 43840 ns
doutA mismatch. Golden: 10c1, Netlist: 0, Time: 43860 ns
doutB mismatch. Golden: 51dc, Netlist: 0, Time: 43860 ns
doutA mismatch. Golden: 10c1, Netlist: 0, Time: 43880 ns
doutB mismatch. Golden: 2fda, Netlist: 0, Time: 43900 ns
doutB mismatch. Golden: 2fda, Netlist: 0, Time: 43920 ns
doutA mismatch. Golden: 4399, Netlist: 0, Time: 43940 ns
doutB mismatch. Golden: 1590, Netlist: 0, Time: 43960 ns
doutA mismatch. Golden: cb29, Netlist: 0, Time: 43980 ns
doutA mismatch. Golden: cb29, Netlist: 0, Time: 44000 ns
doutB mismatch. Golden: d1ed, Netlist: 0, Time: 44020 ns
doutB mismatch. Golden: d1ed, Netlist: 0, Time: 44040 ns
doutA mismatch. Golden: 1c72, Netlist: 0, Time: 44060 ns
doutA mismatch. Golden: 1c72, Netlist: 0, Time: 44080 ns
doutA mismatch. Golden: 1c72, Netlist: 0, Time: 44100 ns
doutB mismatch. Golden: c6eb, Netlist: 0, Time: 44100 ns
doutB mismatch. Golden: c6eb, Netlist: 0, Time: 44120 ns
doutA mismatch. Golden: 8e60, Netlist: 0, Time: 44140 ns
doutB mismatch. Golden: 49ac, Netlist: 0, Time: 44160 ns
doutB mismatch. Golden: 49ac, Netlist: 0, Time: 44180 ns
doutA mismatch. Golden: 9dae, Netlist: 0, Time: 44200 ns
doutB mismatch. Golden: 49ac, Netlist: 0, Time: 44200 ns
doutA mismatch. Golden: 9dae, Netlist: 0, Time: 44220 ns
doutA mismatch. Golden: 9dae, Netlist: 0, Time: 44240 ns
doutA mismatch. Golden: 9dae, Netlist: 0, Time: 44260 ns
doutB mismatch. Golden: ba0b, Netlist: 0, Time: 44260 ns
doutA mismatch. Golden: 9dae, Netlist: 0, Time: 44280 ns
doutB mismatch. Golden: ba0b, Netlist: 0, Time: 44280 ns
doutA mismatch. Golden: 9dae, Netlist: 0, Time: 44300 ns
doutB mismatch. Golden: ba0b, Netlist: 0, Time: 44300 ns
doutA mismatch. Golden: 9dae, Netlist: 0, Time: 44320 ns
doutB mismatch. Golden: 8e16, Netlist: 0, Time: 44340 ns
doutA mismatch. Golden: ac43, Netlist: 0, Time: 44360 ns
doutA mismatch. Golden: e6d4, Netlist: 0, Time: 44400 ns
doutB mismatch. Golden: 4aa7, Netlist: 0, Time: 44400 ns
doutA mismatch. Golden: e6d4, Netlist: 0, Time: 44420 ns
doutB mismatch. Golden: e5b6, Netlist: 0, Time: 44440 ns
doutA mismatch. Golden: f63b, Netlist: 0, Time: 44460 ns
doutB mismatch. Golden: 13ae, Netlist: 0, Time: 44480 ns
doutA mismatch. Golden: d2ec, Netlist: 0, Time: 44520 ns
doutB mismatch. Golden: 4aa7, Netlist: 0, Time: 44520 ns
doutA mismatch. Golden: d2ec, Netlist: 0, Time: 44540 ns
doutB mismatch. Golden: 4aa7, Netlist: 0, Time: 44540 ns
doutA mismatch. Golden: d2ec, Netlist: 0, Time: 44560 ns
doutB mismatch. Golden: 5a08, Netlist: 0, Time: 44580 ns
doutB mismatch. Golden: d67, Netlist: 0, Time: 44640 ns
doutA mismatch. Golden: 4e9a, Netlist: 0, Time: 44700 ns
doutB mismatch. Golden: 98c, Netlist: 0, Time: 44700 ns
doutA mismatch. Golden: 4e9a, Netlist: 0, Time: 44720 ns
doutA mismatch. Golden: e3fb, Netlist: 0, Time: 44780 ns
doutB mismatch. Golden: 187, Netlist: 0, Time: 44780 ns
doutA mismatch. Golden: 1015, Netlist: 0, Time: 44820 ns
doutA mismatch. Golden: 1015, Netlist: 0, Time: 44840 ns
doutB mismatch. Golden: 7011, Netlist: 0, Time: 44840 ns
doutB mismatch. Golden: f3f8, Netlist: 0, Time: 44900 ns
doutA mismatch. Golden: b654, Netlist: 0, Time: 44940 ns
doutA mismatch. Golden: b654, Netlist: 0, Time: 44960 ns
doutB mismatch. Golden: ca3b, Netlist: 0, Time: 44960 ns
doutA mismatch. Golden: b654, Netlist: 0, Time: 44980 ns
doutA mismatch. Golden: b654, Netlist: 0, Time: 45000 ns
doutA mismatch. Golden: b654, Netlist: 0, Time: 45020 ns
doutB mismatch. Golden: 6a51, Netlist: 0, Time: 45020 ns
doutA mismatch. Golden: b654, Netlist: 0, Time: 45040 ns
doutB mismatch. Golden: 6a51, Netlist: 0, Time: 45040 ns
doutB mismatch. Golden: 6a51, Netlist: 0, Time: 45060 ns
doutA mismatch. Golden: 2dd7, Netlist: 0, Time: 45080 ns
doutB mismatch. Golden: 487d, Netlist: 0, Time: 45100 ns
doutA mismatch. Golden: bfa0, Netlist: 0, Time: 45140 ns
doutB mismatch. Golden: cd0a, Netlist: 0, Time: 45160 ns
doutB mismatch. Golden: ec1f, Netlist: 0, Time: 45200 ns
doutA mismatch. Golden: e365, Netlist: 0, Time: 45220 ns
doutA mismatch. Golden: e365, Netlist: 0, Time: 45240 ns
doutB mismatch. Golden: 3f4a, Netlist: 0, Time: 45280 ns
doutA mismatch. Golden: 7d45, Netlist: 0, Time: 45300 ns
doutB mismatch. Golden: 3f4a, Netlist: 0, Time: 45300 ns
doutB mismatch. Golden: 73ab, Netlist: 0, Time: 45340 ns
doutA mismatch. Golden: a47b, Netlist: 0, Time: 45380 ns
doutB mismatch. Golden: ec1f, Netlist: 0, Time: 45380 ns
doutB mismatch. Golden: ec1f, Netlist: 0, Time: 45400 ns
doutB mismatch. Golden: ec1f, Netlist: 0, Time: 45420 ns
doutA mismatch. Golden: 74c6, Netlist: 0, Time: 45440 ns
doutB mismatch. Golden: 73ab, Netlist: 0, Time: 45460 ns
doutA mismatch. Golden: 57d3, Netlist: 0, Time: 45480 ns
doutB mismatch. Golden: 73ab, Netlist: 0, Time: 45480 ns
doutB mismatch. Golden: 73ab, Netlist: 0, Time: 45500 ns
doutA mismatch. Golden: e365, Netlist: 0, Time: 45520 ns
doutA mismatch. Golden: e365, Netlist: 0, Time: 45540 ns
doutA mismatch. Golden: e365, Netlist: 0, Time: 45560 ns
doutA mismatch. Golden: 7c99, Netlist: 0, Time: 45620 ns
doutB mismatch. Golden: e5b6, Netlist: 0, Time: 45640 ns
doutB mismatch. Golden: e5b6, Netlist: 0, Time: 45660 ns
doutA mismatch. Golden: 68f8, Netlist: 0, Time: 45680 ns
doutB mismatch. Golden: e5b6, Netlist: 0, Time: 45680 ns
doutA mismatch. Golden: 68f8, Netlist: 0, Time: 45700 ns
doutB mismatch. Golden: 7846, Netlist: 0, Time: 45720 ns
doutB mismatch. Golden: 7846, Netlist: 0, Time: 45740 ns
doutB mismatch. Golden: 7846, Netlist: 0, Time: 45760 ns
doutA mismatch. Golden: f00a, Netlist: 0, Time: 45780 ns
doutB mismatch. Golden: 7846, Netlist: 0, Time: 45780 ns
doutA mismatch. Golden: 951a, Netlist: 0, Time: 45820 ns
doutA mismatch. Golden: 2e3c, Netlist: 0, Time: 45860 ns
doutB mismatch. Golden: 7a05, Netlist: 0, Time: 45880 ns
doutA mismatch. Golden: 75fb, Netlist: 0, Time: 45920 ns
doutA mismatch. Golden: b1e5, Netlist: 0, Time: 45980 ns
doutB mismatch. Golden: 51f9, Netlist: 0, Time: 45980 ns
doutB mismatch. Golden: 51f9, Netlist: 0, Time: 46000 ns
doutA mismatch. Golden: 8e60, Netlist: 0, Time: 46040 ns
doutB mismatch. Golden: 6b8b, Netlist: 0, Time: 46040 ns
doutA mismatch. Golden: 8e60, Netlist: 0, Time: 46060 ns
doutA mismatch. Golden: 8e60, Netlist: 0, Time: 46080 ns
doutB mismatch. Golden: 6c06, Netlist: 0, Time: 46080 ns
doutA mismatch. Golden: 8e60, Netlist: 0, Time: 46100 ns
doutB mismatch. Golden: 6c06, Netlist: 0, Time: 46100 ns
doutB mismatch. Golden: 6c06, Netlist: 0, Time: 46120 ns
doutB mismatch. Golden: 6c06, Netlist: 0, Time: 46140 ns
doutA mismatch. Golden: 3666, Netlist: 0, Time: 46160 ns
doutB mismatch. Golden: 6c06, Netlist: 0, Time: 46160 ns
doutB mismatch. Golden: 6c06, Netlist: 0, Time: 46180 ns
doutA mismatch. Golden: 1a65, Netlist: 0, Time: 46220 ns
doutB mismatch. Golden: 4bf4, Netlist: 0, Time: 46220 ns
doutB mismatch. Golden: 4bf4, Netlist: 0, Time: 46240 ns
doutA mismatch. Golden: 244a, Netlist: 0, Time: 46260 ns
doutB mismatch. Golden: 4bf4, Netlist: 0, Time: 46260 ns
doutA mismatch. Golden: 244a, Netlist: 0, Time: 46280 ns
doutB mismatch. Golden: 4bf4, Netlist: 0, Time: 46280 ns
doutB mismatch. Golden: 8f4e, Netlist: 0, Time: 46320 ns
doutB mismatch. Golden: 8f4e, Netlist: 0, Time: 46340 ns
doutB mismatch. Golden: 8f4e, Netlist: 0, Time: 46360 ns
doutA mismatch. Golden: 8096, Netlist: 0, Time: 46380 ns
doutA mismatch. Golden: 8096, Netlist: 0, Time: 46400 ns
doutB mismatch. Golden: 672, Netlist: 0, Time: 46420 ns
doutA mismatch. Golden: 13ef, Netlist: 0, Time: 46440 ns
doutB mismatch. Golden: 672, Netlist: 0, Time: 46440 ns
doutA mismatch. Golden: 13ef, Netlist: 0, Time: 46460 ns
doutB mismatch. Golden: 672, Netlist: 0, Time: 46460 ns
doutA mismatch. Golden: 5fd2, Netlist: 0, Time: 46500 ns
doutA mismatch. Golden: 5fd2, Netlist: 0, Time: 46520 ns
doutB mismatch. Golden: 96f1, Netlist: 0, Time: 46520 ns
doutA mismatch. Golden: 5fd2, Netlist: 0, Time: 46540 ns
doutA mismatch. Golden: 5fd2, Netlist: 0, Time: 46560 ns
doutB mismatch. Golden: 5991, Netlist: 0, Time: 46560 ns
doutB mismatch. Golden: 962, Netlist: 0, Time: 46600 ns
doutA mismatch. Golden: e365, Netlist: 0, Time: 46620 ns
doutA mismatch. Golden: e365, Netlist: 0, Time: 46640 ns
doutB mismatch. Golden: 6dde, Netlist: 0, Time: 46640 ns
doutA mismatch. Golden: e365, Netlist: 0, Time: 46660 ns
doutB mismatch. Golden: 6dde, Netlist: 0, Time: 46660 ns
doutA mismatch. Golden: 4651, Netlist: 0, Time: 46700 ns
doutA mismatch. Golden: 4651, Netlist: 0, Time: 46720 ns
doutA mismatch. Golden: 4651, Netlist: 0, Time: 46740 ns
doutB mismatch. Golden: fa1a, Netlist: 0, Time: 46760 ns
doutB mismatch. Golden: fa1a, Netlist: 0, Time: 46780 ns
doutA mismatch. Golden: 21ab, Netlist: 0, Time: 46800 ns
doutB mismatch. Golden: fa1a, Netlist: 0, Time: 46800 ns
doutA mismatch. Golden: 21ab, Netlist: 0, Time: 46820 ns
doutB mismatch. Golden: fa1a, Netlist: 0, Time: 46820 ns
doutA mismatch. Golden: 21ab, Netlist: 0, Time: 46840 ns
doutA mismatch. Golden: 8ef, Netlist: 0, Time: 46880 ns
doutB mismatch. Golden: 5682, Netlist: 0, Time: 46880 ns
doutA mismatch. Golden: 8ef, Netlist: 0, Time: 46900 ns
doutB mismatch. Golden: 672, Netlist: 0, Time: 46920 ns
doutA mismatch. Golden: e418, Netlist: 0, Time: 46940 ns
doutB mismatch. Golden: ae08, Netlist: 0, Time: 46960 ns
doutB mismatch. Golden: f3f8, Netlist: 0, Time: 47000 ns
doutA mismatch. Golden: 36f1, Netlist: 0, Time: 47020 ns
doutA mismatch. Golden: 36f1, Netlist: 0, Time: 47040 ns
doutA mismatch. Golden: bb3f, Netlist: 0, Time: 47080 ns
doutA mismatch. Golden: bb3f, Netlist: 0, Time: 47100 ns
doutB mismatch. Golden: ff43, Netlist: 0, Time: 47100 ns
doutA mismatch. Golden: bb3f, Netlist: 0, Time: 47120 ns
doutA mismatch. Golden: bb3f, Netlist: 0, Time: 47140 ns
doutB mismatch. Golden: 3073, Netlist: 0, Time: 47160 ns
doutB mismatch. Golden: 2114, Netlist: 0, Time: 47200 ns
doutB mismatch. Golden: 2114, Netlist: 0, Time: 47220 ns
doutA mismatch. Golden: abca, Netlist: 0, Time: 47260 ns
doutB mismatch. Golden: 7158, Netlist: 0, Time: 47260 ns
doutB mismatch. Golden: 7158, Netlist: 0, Time: 47280 ns
doutB mismatch. Golden: 7158, Netlist: 0, Time: 47300 ns
doutB mismatch. Golden: 7158, Netlist: 0, Time: 47320 ns
doutB mismatch. Golden: 7158, Netlist: 0, Time: 47340 ns
doutA mismatch. Golden: 9594, Netlist: 0, Time: 47360 ns
doutB mismatch. Golden: 7158, Netlist: 0, Time: 47360 ns
doutB mismatch. Golden: f356, Netlist: 0, Time: 47420 ns
doutA mismatch. Golden: 97d8, Netlist: 0, Time: 47440 ns
doutB mismatch. Golden: f356, Netlist: 0, Time: 47440 ns
doutB mismatch. Golden: f356, Netlist: 0, Time: 47460 ns
doutA mismatch. Golden: 1c45, Netlist: 0, Time: 47520 ns
doutB mismatch. Golden: db4a, Netlist: 0, Time: 47580 ns
doutA mismatch. Golden: 951a, Netlist: 0, Time: 47600 ns
doutB mismatch. Golden: db4a, Netlist: 0, Time: 47600 ns
doutA mismatch. Golden: 951a, Netlist: 0, Time: 47620 ns
doutB mismatch. Golden: db4a, Netlist: 0, Time: 47620 ns
doutB mismatch. Golden: db4a, Netlist: 0, Time: 47640 ns
doutB mismatch. Golden: db4a, Netlist: 0, Time: 47660 ns
doutB mismatch. Golden: db4a, Netlist: 0, Time: 47680 ns
doutB mismatch. Golden: 84a6, Netlist: 0, Time: 47720 ns
doutA mismatch. Golden: 724e, Netlist: 0, Time: 47740 ns
doutB mismatch. Golden: 84a6, Netlist: 0, Time: 47740 ns
doutB mismatch. Golden: 84a6, Netlist: 0, Time: 47760 ns
doutB mismatch. Golden: bcde, Netlist: 0, Time: 47800 ns
doutA mismatch. Golden: c0b2, Netlist: 0, Time: 47820 ns
doutA mismatch. Golden: c0b2, Netlist: 0, Time: 47840 ns
doutB mismatch. Golden: 84a6, Netlist: 0, Time: 47840 ns
doutB mismatch. Golden: 84a6, Netlist: 0, Time: 47860 ns
doutA mismatch. Golden: 19, Netlist: 0, Time: 47880 ns
doutA mismatch. Golden: 19, Netlist: 0, Time: 47900 ns
doutA mismatch. Golden: 4399, Netlist: 0, Time: 47940 ns
doutB mismatch. Golden: 82f4, Netlist: 0, Time: 47940 ns
doutA mismatch. Golden: 4399, Netlist: 0, Time: 47960 ns
doutB mismatch. Golden: 82f4, Netlist: 0, Time: 47960 ns
doutA mismatch. Golden: 4399, Netlist: 0, Time: 47980 ns
doutB mismatch. Golden: 82f4, Netlist: 0, Time: 47980 ns
doutB mismatch. Golden: 82f4, Netlist: 0, Time: 48000 ns
doutB mismatch. Golden: ad22, Netlist: 0, Time: 48060 ns
doutA mismatch. Golden: 6d9a, Netlist: 0, Time: 48100 ns
doutA mismatch. Golden: 6d9a, Netlist: 0, Time: 48120 ns
doutB mismatch. Golden: 5f9f, Netlist: 0, Time: 48120 ns
doutA mismatch. Golden: 6d9a, Netlist: 0, Time: 48140 ns
doutB mismatch. Golden: 5f9f, Netlist: 0, Time: 48140 ns
doutB mismatch. Golden: 5f9f, Netlist: 0, Time: 48160 ns
doutB mismatch. Golden: 5f9f, Netlist: 0, Time: 48180 ns
doutA mismatch. Golden: b2ee, Netlist: 0, Time: 48200 ns
doutA mismatch. Golden: b2ee, Netlist: 0, Time: 48220 ns
doutB mismatch. Golden: 459d, Netlist: 0, Time: 48220 ns
doutB mismatch. Golden: 459d, Netlist: 0, Time: 48240 ns
doutA mismatch. Golden: daaa, Netlist: 0, Time: 48260 ns
doutB mismatch. Golden: 459d, Netlist: 0, Time: 48260 ns
doutA mismatch. Golden: daaa, Netlist: 0, Time: 48280 ns
doutB mismatch. Golden: 6e5f, Netlist: 0, Time: 48300 ns
doutA mismatch. Golden: 5094, Netlist: 0, Time: 48320 ns
doutA mismatch. Golden: 5094, Netlist: 0, Time: 48340 ns
doutB mismatch. Golden: 764b, Netlist: 0, Time: 48340 ns
doutB mismatch. Golden: f3af, Netlist: 0, Time: 48400 ns
doutA mismatch. Golden: 34ad, Netlist: 0, Time: 48420 ns
doutA mismatch. Golden: 34ad, Netlist: 0, Time: 48440 ns
doutA mismatch. Golden: 34ad, Netlist: 0, Time: 48460 ns
doutB mismatch. Golden: fb31, Netlist: 0, Time: 48460 ns
doutB mismatch. Golden: fb31, Netlist: 0, Time: 48480 ns
doutA mismatch. Golden: 5c2f, Netlist: 0, Time: 48520 ns
doutA mismatch. Golden: 5c2f, Netlist: 0, Time: 48540 ns
doutA mismatch. Golden: 5c2f, Netlist: 0, Time: 48560 ns
doutB mismatch. Golden: f623, Netlist: 0, Time: 48560 ns
doutB mismatch. Golden: f623, Netlist: 0, Time: 48580 ns
doutA mismatch. Golden: 5bd7, Netlist: 0, Time: 48620 ns
doutB mismatch. Golden: 6c06, Netlist: 0, Time: 48620 ns
doutA mismatch. Golden: 5bd7, Netlist: 0, Time: 48640 ns
doutB mismatch. Golden: 6c06, Netlist: 0, Time: 48640 ns
doutA mismatch. Golden: 4ccf, Netlist: 0, Time: 48680 ns
doutA mismatch. Golden: 4ccf, Netlist: 0, Time: 48700 ns
doutB mismatch. Golden: be78, Netlist: 0, Time: 48700 ns
doutA mismatch. Golden: c36a, Netlist: 0, Time: 48740 ns
doutB mismatch. Golden: 7a32, Netlist: 0, Time: 48760 ns
doutA mismatch. Golden: 205f, Netlist: 0, Time: 48780 ns
doutB mismatch. Golden: 7a32, Netlist: 0, Time: 48780 ns
doutA mismatch. Golden: 3344, Netlist: 0, Time: 48820 ns
doutB mismatch. Golden: 2439, Netlist: 0, Time: 48820 ns
doutB mismatch. Golden: 2439, Netlist: 0, Time: 48840 ns
doutA mismatch. Golden: 9cc0, Netlist: 0, Time: 48860 ns
doutB mismatch. Golden: 2439, Netlist: 0, Time: 48860 ns
doutB mismatch. Golden: 2439, Netlist: 0, Time: 48880 ns
doutB mismatch. Golden: cffc, Netlist: 0, Time: 48920 ns
doutA mismatch. Golden: da45, Netlist: 0, Time: 48940 ns
doutB mismatch. Golden: cffc, Netlist: 0, Time: 48940 ns
doutA mismatch. Golden: da45, Netlist: 0, Time: 48960 ns
doutB mismatch. Golden: cffc, Netlist: 0, Time: 48960 ns
doutA mismatch. Golden: da45, Netlist: 0, Time: 48980 ns
doutB mismatch. Golden: cffc, Netlist: 0, Time: 48980 ns
doutA mismatch. Golden: da45, Netlist: 0, Time: 49000 ns
doutA mismatch. Golden: da45, Netlist: 0, Time: 49020 ns
doutB mismatch. Golden: 7603, Netlist: 0, Time: 49020 ns
doutA mismatch. Golden: da45, Netlist: 0, Time: 49040 ns
doutB mismatch. Golden: 7603, Netlist: 0, Time: 49040 ns
doutA mismatch. Golden: fec7, Netlist: 0, Time: 49080 ns
doutB mismatch. Golden: 7846, Netlist: 0, Time: 49080 ns
doutA mismatch. Golden: fec7, Netlist: 0, Time: 49100 ns
doutB mismatch. Golden: 53fe, Netlist: 0, Time: 49120 ns
doutA mismatch. Golden: bc54, Netlist: 0, Time: 49140 ns
doutB mismatch. Golden: 53fe, Netlist: 0, Time: 49140 ns
doutB mismatch. Golden: 53fe, Netlist: 0, Time: 49160 ns
doutA mismatch. Golden: b140, Netlist: 0, Time: 49180 ns
doutB mismatch. Golden: 53fe, Netlist: 0, Time: 49180 ns
doutA mismatch. Golden: 5c2f, Netlist: 0, Time: 49220 ns
doutB mismatch. Golden: 3e6e, Netlist: 0, Time: 49220 ns
doutB mismatch. Golden: 3e6e, Netlist: 0, Time: 49240 ns
doutB mismatch. Golden: d758, Netlist: 0, Time: 49300 ns
doutA mismatch. Golden: 5f38, Netlist: 0, Time: 49320 ns
doutA mismatch. Golden: 7d45, Netlist: 0, Time: 49420 ns
doutA mismatch. Golden: 3b1d, Netlist: 0, Time: 49460 ns
doutA mismatch. Golden: 3b1d, Netlist: 0, Time: 49480 ns
doutB mismatch. Golden: 9e41, Netlist: 0, Time: 49480 ns
doutA mismatch. Golden: ba0e, Netlist: 0, Time: 49520 ns
doutA mismatch. Golden: ba0e, Netlist: 0, Time: 49540 ns
doutB mismatch. Golden: 3aa7, Netlist: 0, Time: 49540 ns
doutA mismatch. Golden: ba0e, Netlist: 0, Time: 49560 ns
doutB mismatch. Golden: 583a, Netlist: 0, Time: 49580 ns
doutA mismatch. Golden: 8ea1, Netlist: 0, Time: 49600 ns
doutA mismatch. Golden: 8ea1, Netlist: 0, Time: 49620 ns
doutA mismatch. Golden: 8ea1, Netlist: 0, Time: 49640 ns
doutA mismatch. Golden: 8ea1, Netlist: 0, Time: 49660 ns
doutB mismatch. Golden: b75b, Netlist: 0, Time: 49660 ns
doutA mismatch. Golden: 8ea1, Netlist: 0, Time: 49680 ns
doutA mismatch. Golden: 8ea1, Netlist: 0, Time: 49700 ns
doutB mismatch. Golden: cc85, Netlist: 0, Time: 49700 ns
doutB mismatch. Golden: cc85, Netlist: 0, Time: 49720 ns
doutA mismatch. Golden: 1c45, Netlist: 0, Time: 49740 ns
doutB mismatch. Golden: cc85, Netlist: 0, Time: 49740 ns
doutA mismatch. Golden: 1c45, Netlist: 0, Time: 49760 ns
doutB mismatch. Golden: cc85, Netlist: 0, Time: 49760 ns
doutA mismatch. Golden: 85b9, Netlist: 0, Time: 49800 ns
doutB mismatch. Golden: fb31, Netlist: 0, Time: 49800 ns
doutB mismatch. Golden: fb31, Netlist: 0, Time: 49820 ns
doutA mismatch. Golden: 724e, Netlist: 0, Time: 49860 ns
doutB mismatch. Golden: 3cee, Netlist: 0, Time: 49880 ns
doutA mismatch. Golden: 45c9, Netlist: 0, Time: 49900 ns
doutB mismatch. Golden: 7a32, Netlist: 0, Time: 49920 ns
doutB mismatch. Golden: 7a32, Netlist: 0, Time: 49940 ns
doutA mismatch. Golden: ea89, Netlist: 0, Time: 49980 ns
doutA mismatch. Golden: ea89, Netlist: 0, Time: 50000 ns
doutB mismatch. Golden: f3a9, Netlist: 0, Time: 50040 ns
doutA mismatch. Golden: 915d, Netlist: 0, Time: 50080 ns
doutA mismatch. Golden: 915d, Netlist: 0, Time: 50100 ns
doutB mismatch. Golden: 6eb0, Netlist: 0, Time: 50100 ns
doutA mismatch. Golden: 915d, Netlist: 0, Time: 50120 ns
doutB mismatch. Golden: 6eb0, Netlist: 0, Time: 50120 ns
doutB mismatch. Golden: ea85, Netlist: 0, Time: 50160 ns
doutA mismatch. Golden: 8b82, Netlist: 0, Time: 50180 ns
doutB mismatch. Golden: 9e41, Netlist: 0, Time: 50200 ns
doutB mismatch. Golden: 9e41, Netlist: 0, Time: 50220 ns
doutA mismatch. Golden: 1b67, Netlist: 0, Time: 50340 ns
doutA mismatch. Golden: 1b67, Netlist: 0, Time: 50360 ns
doutA mismatch. Golden: 1b67, Netlist: 0, Time: 50380 ns
doutB mismatch. Golden: 53fe, Netlist: 0, Time: 50380 ns
doutA mismatch. Golden: 1b67, Netlist: 0, Time: 50400 ns
doutA mismatch. Golden: c9dd, Netlist: 0, Time: 50440 ns
doutB mismatch. Golden: fa4c, Netlist: 0, Time: 50460 ns
doutA mismatch. Golden: 8b82, Netlist: 0, Time: 50480 ns
doutA mismatch. Golden: 5a3f, Netlist: 0, Time: 50520 ns
doutB mismatch. Golden: 2ae, Netlist: 0, Time: 50520 ns
doutA mismatch. Golden: e96d, Netlist: 0, Time: 50600 ns
doutB mismatch. Golden: fec1, Netlist: 0, Time: 50600 ns
doutB mismatch. Golden: b034, Netlist: 0, Time: 50680 ns
doutB mismatch. Golden: 99f, Netlist: 0, Time: 50720 ns
doutA mismatch. Golden: e3fb, Netlist: 0, Time: 50760 ns
doutB mismatch. Golden: 472b, Netlist: 0, Time: 50780 ns
doutB mismatch. Golden: 472b, Netlist: 0, Time: 50800 ns
doutA mismatch. Golden: ebc1, Netlist: 0, Time: 50820 ns
doutB mismatch. Golden: 472b, Netlist: 0, Time: 50820 ns
doutB mismatch. Golden: 7073, Netlist: 0, Time: 50860 ns
doutA mismatch. Golden: eced, Netlist: 0, Time: 50880 ns
doutB mismatch. Golden: 7073, Netlist: 0, Time: 50880 ns
doutB mismatch. Golden: 7073, Netlist: 0, Time: 50900 ns
doutA mismatch. Golden: 8ea1, Netlist: 0, Time: 50920 ns
doutB mismatch. Golden: 2b7e, Netlist: 0, Time: 50960 ns
doutB mismatch. Golden: 2b7e, Netlist: 0, Time: 50980 ns
doutA mismatch. Golden: aea, Netlist: 0, Time: 51020 ns
doutA mismatch. Golden: aea, Netlist: 0, Time: 51040 ns
doutB mismatch. Golden: a3da, Netlist: 0, Time: 51040 ns
doutA mismatch. Golden: 67c6, Netlist: 0, Time: 51080 ns
doutB mismatch. Golden: 7f4e, Netlist: 0, Time: 51080 ns
doutB mismatch. Golden: 7f4e, Netlist: 0, Time: 51100 ns
doutB mismatch. Golden: 6096, Netlist: 0, Time: 51140 ns
doutA mismatch. Golden: ace4, Netlist: 0, Time: 51160 ns
doutA mismatch. Golden: ace4, Netlist: 0, Time: 51180 ns
doutB mismatch. Golden: 1fda, Netlist: 0, Time: 51200 ns
doutA mismatch. Golden: b654, Netlist: 0, Time: 51220 ns
doutB mismatch. Golden: 1fda, Netlist: 0, Time: 51220 ns
1037 comparison(s) mismatched
ERROR: SIM: Simulation Failed
- /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:79: Verilog $finish
INFO: SGT: Gate simulation for design: ram_true_dp_out_reg_512x16_block had ended
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.06
Build    : 1.1.7
Hash     : c51467a
Date     : Jun 14 2024
Type     : Engineering
Log Time   : Fri Jun 14 13:42:01 2024 GMT

INFO: Created design: ram_true_dp_out_reg_512x16_block. Project type: rtl
INFO: Target device: 1VG28
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v
INFO: Adding SV_2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: ram_true_dp_out_reg_512x16_block
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/ram_true_dp_out_reg_512x16_block/run_1/synth_1_1/analysis/ram_true_dp_out_reg_512x16_block_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/ram_true_dp_out_reg_512x16_block/run_1/synth_1_1/analysis/ram_true_dp_out_reg_512x16_block_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 945241a2f, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/ram_true_dp_out_reg_512x16_block/run_1/synth_1_1/analysis/ram_true_dp_out_reg_512x16_block_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v' to AST representation.
Generating RTLIL representation for module `\ram_true_dp_out_reg_512x16_block'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top ram_true_dp_out_reg_512x16_block' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \ram_true_dp_out_reg_512x16_block

3.2. Analyzing design hierarchy..
Top module:  \ram_true_dp_out_reg_512x16_block
Removed 0 unused modules.

Dumping file hier_info.json ...
Dumping file port_info.json ...

End of script. Logfile hash: 07bc2647af, CPU: user 0.03s system 0.01s, MEM: 15.88 MB peak
Yosys 0.38 (git sha1 945241a2f, gcc 11.2.1 -fPIC -Os)
Time spent: 95% 4x read_verilog (0 sec), 3% 1x analyze (0 sec), ...
INFO: ANL: Design ram_true_dp_out_reg_512x16_block is analyzed
INFO: ANL: Top Modules: ram_true_dp_out_reg_512x16_block

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: ram_true_dp_out_reg_512x16_block
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/yosys -s ram_true_dp_out_reg_512x16_block.ys -l ram_true_dp_out_reg_512x16_block_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/yosys -s ram_true_dp_out_reg_512x16_block.ys -l ram_true_dp_out_reg_512x16_block_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 945241a2f, gcc 11.2.1 -fPIC -Os)


-- Executing script file `ram_true_dp_out_reg_512x16_block.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v' to AST representation.
Generating RTLIL representation for module `\ram_true_dp_out_reg_512x16_block'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \ram_true_dp_out_reg_512x16_block

3.2. Analyzing design hierarchy..
Top module:  \ram_true_dp_out_reg_512x16_block
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \ram_true_dp_out_reg_512x16_block

4.17.2. Analyzing design hierarchy..
Top module:  \ram_true_dp_out_reg_512x16_block
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:17$11 in module ram_true_dp_out_reg_512x16_block.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:9$3 in module ram_true_dp_out_reg_512x16_block.
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 6 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~2 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:17$11'.
     1/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$17
     2/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_DATA[15:0]$16
     3/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_ADDR[8:0]$15
     4/4: $0\doutB[15:0]
Creating decoders for process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:9$3'.
     1/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$9
     2/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_DATA[15:0]$8
     3/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_ADDR[8:0]$7
     4/4: $0\doutA[15:0]

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ram_true_dp_out_reg_512x16_block.\doutB' using process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:17$11'.
  created $dff cell `$procdff$43' with positive edge clock.
Creating register for signal `\ram_true_dp_out_reg_512x16_block.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_ADDR' using process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:17$11'.
  created $dff cell `$procdff$44' with positive edge clock.
Creating register for signal `\ram_true_dp_out_reg_512x16_block.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_DATA' using process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:17$11'.
  created $dff cell `$procdff$45' with positive edge clock.
Creating register for signal `\ram_true_dp_out_reg_512x16_block.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN' using process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:17$11'.
  created $dff cell `$procdff$46' with positive edge clock.
Creating register for signal `\ram_true_dp_out_reg_512x16_block.\doutA' using process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:9$3'.
  created $dff cell `$procdff$47' with positive edge clock.
Creating register for signal `\ram_true_dp_out_reg_512x16_block.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_ADDR' using process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:9$3'.
  created $dff cell `$procdff$48' with positive edge clock.
Creating register for signal `\ram_true_dp_out_reg_512x16_block.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_DATA' using process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:9$3'.
  created $dff cell `$procdff$49' with positive edge clock.
Creating register for signal `\ram_true_dp_out_reg_512x16_block.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN' using process `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:9$3'.
  created $dff cell `$procdff$50' with positive edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:17$11'.
Removing empty process `ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:17$11'.
Found and cleaned up 1 empty switch in `\ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:9$3'.
Removing empty process `ram_true_dp_out_reg_512x16_block.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:9$3'.
Cleaned up 2 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.19. Executing SPLITNETS pass (splitting up multi-bit signals).

4.20. Executing DEMUXMAP pass.

4.21. Executing FLATTEN pass (flatten design).

4.22. Executing DEMUXMAP pass.

4.23. Executing TRIBUF pass.
Warning: Ignored -no_iobuf because -keep_tribuf is used.

4.24. Executing DEMINOUT pass (demote inout ports to input or output).

4.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 6 unused cells and 28 unused wires.
<suppressed ~7 debug messages>

4.27. Executing CHECK pass (checking for obvious problems).
Checking module ram_true_dp_out_reg_512x16_block...
Found and reported 0 problems.

4.28. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 21
   Number of wire bits:            233
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                 14
     $dff                            2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            8

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
    Consolidated identical input bits for $mux cell $procmux$20:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14
      New ports: A=1'0, B=1'1, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0]
      New connections: $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [15:1] = { $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:20$2_EN[15:0]$14 [0] }
    Consolidated identical input bits for $mux cell $procmux$32:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6
      New ports: A=1'0, B=1'1, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0]
      New connections: $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [15:1] = { $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:12$1_EN[15:0]$6 [0] }
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 2 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.34. Executing OPT_SHARE pass.

4.35. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.38. Executing FSM pass (extract and optimize FSM).

4.38.1. Executing FSM_DETECT pass (finding FSMs in design).

4.38.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.38.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.38.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.38.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.38.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.39. Executing WREDUCE pass (reducing word size of cells).

4.40. Executing PEEPOPT pass (run peephole optimizers).

4.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.42. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.44. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

4.45. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.46. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.47. Executing OPT_SHARE pass.

4.48. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$47 ($dff) from module ram_true_dp_out_reg_512x16_block (D = $memrd$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:14$10_DATA, Q = \doutA).
Adding EN signal on $procdff$43 ($dff) from module ram_true_dp_out_reg_512x16_block (D = $memrd$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:22$18_DATA, Q = \doutB).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

4.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.54. Executing OPT_SHARE pass.

4.55. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 2

4.58. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.59. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.63. Executing OPT_SHARE pass.

4.64. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.67. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.69. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.70. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.71. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.72. Executing OPT_SHARE pass.

4.73. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.74. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.77. Executing WREDUCE pass (reducing word size of cells).

4.78. Executing PEEPOPT pass (run peephole optimizers).

4.79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.80. Executing DEMUXMAP pass.

4.81. Executing SPLITNETS pass (splitting up multi-bit signals).

4.82. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 19
   Number of wire bits:            201
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.83. Executing RS_DSP_MULTADD pass.

4.84. Executing WREDUCE pass (reducing word size of cells).

4.85. Executing RS_DSP_MACC pass.

4.86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.87. Executing TECHMAP pass (map to technology primitives).

4.87.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.87.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.88. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 19
   Number of wire bits:            201
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.89. Executing TECHMAP pass (map to technology primitives).

4.89.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.89.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.90. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 19
   Number of wire bits:            201
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.91. Executing TECHMAP pass (map to technology primitives).

4.91.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.91.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.92. Executing TECHMAP pass (map to technology primitives).

4.92.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.92.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.94. Executing RS_DSP_SIMD pass.

4.95. Executing TECHMAP pass (map to technology primitives).

4.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.96. Executing TECHMAP pass (map to technology primitives).

4.96.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.96.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.97. Executing rs_pack_dsp_regs pass.

4.98. Executing RS_DSP_IO_REGS pass.

4.99. Executing TECHMAP pass (map to technology primitives).

4.99.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.99.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.100. Executing TECHMAP pass (map to technology primitives).

4.100.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.100.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.101. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 19
   Number of wire bits:            201
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.102. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ram_true_dp_out_reg_512x16_block:
  created 0 $alu and 0 $macc cells.

4.103. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.105. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.106. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.107. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.108. Executing OPT_SHARE pass.

4.109. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.110. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.111. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.112. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 19
   Number of wire bits:            201
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.113. Executing MEMORY pass.

4.113.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.113.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.113.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing ram_true_dp_out_reg_512x16_block.ram write port 0.
  Analyzing ram_true_dp_out_reg_512x16_block.ram write port 1.

4.113.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.113.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\ram'[0] in module `\ram_true_dp_out_reg_512x16_block': merging output FF to cell.
    Write port 0: don't care on collision.
    Write port 1: non-transparent.
Checking read port `\ram'[1] in module `\ram_true_dp_out_reg_512x16_block': merging output FF to cell.
    Write port 0: non-transparent.
    Write port 1: don't care on collision.

4.113.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 2 unused cells and 34 unused wires.
<suppressed ~3 debug messages>

4.113.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory ram_true_dp_out_reg_512x16_block.ram by address:
Consolidating write ports of memory ram_true_dp_out_reg_512x16_block.ram by address:
Consolidating write ports of memory ram_true_dp_out_reg_512x16_block.ram using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 16: ports 0, 1.
  Common input cone for all EN signals: 2 cells.
  Size of unconstrained SAT problem: 16 variables, 34 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.

4.113.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.113.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.113.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.114. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 19
   Number of wire bits:            171
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $logic_not                      2
     $mem_v2                         1
     $mux                            6

4.115. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~5 debug messages>

4.116. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.117. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.118. Executing MEMORY_LIBMAP pass (mapping memories to cells).
found attribute 'ram_style = block' on memory ram_true_dp_out_reg_512x16_block.ram, forced mapping to block RAM
mapping memory ram_true_dp_out_reg_512x16_block.ram via $__RS_FACTOR_BRAM18_TDP
<suppressed ~399 debug messages>

4.119. Executing Rs_BRAM_Split pass.

4.120. Executing TECHMAP pass (map to technology primitives).

4.120.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.120.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~40 debug messages>

4.121. Executing TECHMAP pass (map to technology primitives).

4.121.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.121.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~46 debug messages>

4.122. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.123. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.
<suppressed ~6 debug messages>

4.124. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.125. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$26.
    dead port 2/2 on $mux $procmux$26.
    dead port 1/2 on $mux $procmux$38.
    dead port 2/2 on $mux $procmux$38.
Removed 4 multiplexer ports.
<suppressed ~10 debug messages>

4.126. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.127. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.128. Executing OPT_SHARE pass.

4.129. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.130. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 86 unused wires.
<suppressed ~1 debug messages>

4.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.132. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

4.133. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.134. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.135. Executing OPT_SHARE pass.

4.136. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.137. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.138. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 2

4.139. Executing PMUXTREE pass.

4.140. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~13 debug messages>

4.141. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.142. Executing TECHMAP pass (map to technology primitives).

4.142.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.142.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.142.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $dffe.
No more expansions possible.
<suppressed ~93 debug messages>

4.143. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 51
   Number of wire bits:            479
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                219
     $_DFFE_PP_                     32
     $_DFF_P_                        2
     $_MUX_                        182
     $_NOT_                          2
     TDP_RAM18KX2                    1

4.144. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.
<suppressed ~26 debug messages>

4.145. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.146. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.147. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.148. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.149. Executing OPT_SHARE pass.

4.150. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.151. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.
<suppressed ~133 debug messages>

4.154. Executing TECHMAP pass (map to technology primitives).

4.154.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.154.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.155. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 49
   Number of wire bits:            447
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                105
     $_AND_                         18
     $_DFFE_PP_                     32
     $_DFF_P_                        2
     $_MUX_                         50
     $_NOT_                          2
     TDP_RAM18KX2                    1

4.156. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.157. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.158. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.159. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.161. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.162. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

4.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.164. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.165. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.166. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.167. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.168. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.169. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.170. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.171. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.172. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.173. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.174. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.175. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.176. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.177. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.178. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.179. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.181. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 27
   Number of wire bits:            257
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                105
     $_AND_                         18
     $_DFFE_PP_                     32
     $_DFF_P_                        2
     $_MUX_                         50
     $_NOT_                          2
     TDP_RAM18KX2                    1

   Number of Generic REGs:          34

ABC-DFF iteration : 1

4.182. Executing ABC pass (technology mapping using ABC).

4.182.1. Summary of detected clock domains:
  73 cells in clk=\clk, en={ }, arst={ }, srst={ }
  16 cells in clk=\clk, en=\weB, arst={ }, srst={ }
  16 cells in clk=\clk, en=\weA, arst={ }, srst={ }

  #logic partitions = 3

4.182.2. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 72 gates and 156 wires to a netlist network with 84 inputs and 54 outputs (dfl=1).

4.182.2.1. Executing ABC.
[Time = 0.07 sec.]

4.182.3. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weB
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs (dfl=1).

4.182.3.1. Executing ABC.
[Time = 0.04 sec.]

4.182.4. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weA
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs (dfl=1).

4.182.4.1. Executing ABC.
[Time = 0.04 sec.]

4.183. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.184. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.185. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.186. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.187. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.188. Executing OPT_SHARE pass.

4.189. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.190. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 242 unused wires.
<suppressed ~1 debug messages>

4.191. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.192. Executing ABC pass (technology mapping using ABC).

4.192.1. Summary of detected clock domains:
  32 cells in clk=\clk, en=\weA, arst={ }, srst={ }
  33 cells in clk=\clk, en=\weB, arst={ }, srst={ }
  4 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 3

4.192.2. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weB
Extracted 32 gates and 49 wires to a netlist network with 17 inputs and 32 outputs (dfl=1).

4.192.2.1. Executing ABC.
[Time = 0.06 sec.]

4.192.3. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weA
Extracted 32 gates and 49 wires to a netlist network with 17 inputs and 32 outputs (dfl=1).

4.192.3.1. Executing ABC.
[Time = 0.06 sec.]

4.192.4. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 4 outputs (dfl=1).

4.192.4.1. Executing ABC.
[Time = 0.04 sec.]

4.193. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.194. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
<suppressed ~102 debug messages>
Removed a total of 34 cells.

4.195. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.196. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.197. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.198. Executing OPT_SHARE pass.

4.199. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.200. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 172 unused wires.
<suppressed ~1 debug messages>

4.201. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.202. Executing ABC pass (technology mapping using ABC).

4.202.1. Summary of detected clock domains:
  37 cells in clk=\clk, en={ }, arst={ }, srst={ }
  16 cells in clk=\clk, en=\weA, arst={ }, srst={ }
  16 cells in clk=\clk, en=\weB, arst={ }, srst={ }

  #logic partitions = 3

4.202.2. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 36 gates and 102 wires to a netlist network with 66 inputs and 36 outputs (dfl=2).

4.202.2.1. Executing ABC.
[Time = 0.07 sec.]

4.202.3. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weA
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs (dfl=2).

4.202.3.1. Executing ABC.
[Time = 0.06 sec.]

4.202.4. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weB
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs (dfl=2).

4.202.4.1. Executing ABC.
[Time = 0.04 sec.]

4.203. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.204. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.205. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.206. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.207. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.208. Executing OPT_SHARE pass.

4.209. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.210. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 234 unused wires.
<suppressed ~1 debug messages>

4.211. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.212. Executing ABC pass (technology mapping using ABC).

4.212.1. Summary of detected clock domains:
  32 cells in clk=\clk, en=\weB, arst={ }, srst={ }
  33 cells in clk=\clk, en=\weA, arst={ }, srst={ }
  4 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 3

4.212.2. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weA
Extracted 32 gates and 49 wires to a netlist network with 17 inputs and 32 outputs (dfl=2).

4.212.2.1. Executing ABC.
[Time = 0.07 sec.]

4.212.3. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weB
Extracted 32 gates and 49 wires to a netlist network with 17 inputs and 32 outputs (dfl=2).

4.212.3.1. Executing ABC.
[Time = 0.06 sec.]

4.212.4. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 4 outputs (dfl=2).

4.212.4.1. Executing ABC.
[Time = 0.04 sec.]

4.213. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.214. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
<suppressed ~102 debug messages>
Removed a total of 34 cells.

4.215. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.216. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.217. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.218. Executing OPT_SHARE pass.

4.219. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.220. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 172 unused wires.
<suppressed ~1 debug messages>

4.221. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.222. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
   Number of Generic REGs:          34

ABC-DFF iteration : 1

4.223. Executing ABC pass (technology mapping using ABC).

4.223.1. Summary of detected clock domains:
  73 cells in clk=\clk, en={ }, arst={ }, srst={ }
  16 cells in clk=\clk, en=\weB, arst={ }, srst={ }
  16 cells in clk=\clk, en=\weA, arst={ }, srst={ }

  #logic partitions = 3

4.223.2. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 72 gates and 156 wires to a netlist network with 84 inputs and 54 outputs (dfl=1).

4.223.2.1. Executing ABC.
[Time = 0.07 sec.]

4.223.3. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weB
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs (dfl=1).

4.223.3.1. Executing ABC.
[Time = 0.05 sec.]

4.223.4. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by \weA
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs (dfl=1).

4.223.4.1. Executing ABC.
[Time = 0.04 sec.]

4.224. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.225. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.226. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 240 unused wires.
<suppressed ~1 debug messages>

4.227. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.228. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.229. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.230. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.231. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.232. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.233. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 2

4.234. Executing ABC pass (technology mapping using ABC).

4.234.1. Summary of detected clock domains:
  103 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.234.2. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 102 gates and 136 wires to a netlist network with 34 inputs and 68 outputs (dfl=1).

4.234.2.1. Executing ABC.
[Time = 0.08 sec.]

4.235. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.236. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.237. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 170 unused wires.
<suppressed ~1 debug messages>

4.238. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.239. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.240. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.241. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1345 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [0], Q = $auto$memory_libmap.cc:2437:execute$95 [0]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1344 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [1], Q = $auto$memory_libmap.cc:2437:execute$95 [1]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1343 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [2], Q = $auto$memory_libmap.cc:2437:execute$95 [2]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1342 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [3], Q = $auto$memory_libmap.cc:2437:execute$95 [3]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1341 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [4], Q = $auto$memory_libmap.cc:2437:execute$95 [4]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1340 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [5], Q = $auto$memory_libmap.cc:2437:execute$95 [5]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1339 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [6], Q = $auto$memory_libmap.cc:2437:execute$95 [6]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1338 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [7], Q = $auto$memory_libmap.cc:2437:execute$95 [7]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1337 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [8], Q = $auto$memory_libmap.cc:2437:execute$95 [8]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1336 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [9], Q = $auto$memory_libmap.cc:2437:execute$95 [9]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1335 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [10], Q = $auto$memory_libmap.cc:2437:execute$95 [10]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1334 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [11], Q = $auto$memory_libmap.cc:2437:execute$95 [11]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1333 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [12], Q = $auto$memory_libmap.cc:2437:execute$95 [12]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1332 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [13], Q = $auto$memory_libmap.cc:2437:execute$95 [13]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1331 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [14], Q = $auto$memory_libmap.cc:2437:execute$95 [14]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1330 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [15], Q = $auto$memory_libmap.cc:2437:execute$95 [15]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1329 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [0], Q = $auto$memory_libmap.cc:2437:execute$102 [0]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1328 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [1], Q = $auto$memory_libmap.cc:2437:execute$102 [1]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1327 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [2], Q = $auto$memory_libmap.cc:2437:execute$102 [2]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1326 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [3], Q = $auto$memory_libmap.cc:2437:execute$102 [3]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1325 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [4], Q = $auto$memory_libmap.cc:2437:execute$102 [4]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1324 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [5], Q = $auto$memory_libmap.cc:2437:execute$102 [5]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1323 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [6], Q = $auto$memory_libmap.cc:2437:execute$102 [6]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1322 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [7], Q = $auto$memory_libmap.cc:2437:execute$102 [7]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1321 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [8], Q = $auto$memory_libmap.cc:2437:execute$102 [8]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1320 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [9], Q = $auto$memory_libmap.cc:2437:execute$102 [9]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1319 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [10], Q = $auto$memory_libmap.cc:2437:execute$102 [10]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1318 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [11], Q = $auto$memory_libmap.cc:2437:execute$102 [11]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1317 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [12], Q = $auto$memory_libmap.cc:2437:execute$102 [12]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1316 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [13], Q = $auto$memory_libmap.cc:2437:execute$102 [13]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1315 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [14], Q = $auto$memory_libmap.cc:2437:execute$102 [14]).
Adding EN signal on $abc$1313$auto$blifparse.cc:377:parse_blif$1314 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [15], Q = $auto$memory_libmap.cc:2437:execute$102 [15]).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.242. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.243. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 32 unused cells and 32 unused wires.
<suppressed ~33 debug messages>

4.244. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 3

4.245. Executing ABC pass (technology mapping using ABC).

4.245.1. Summary of detected clock domains:
  103 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.245.2. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 102 gates and 136 wires to a netlist network with 34 inputs and 68 outputs (dfl=2).

4.245.2.1. Executing ABC.
[Time = 0.12 sec.]

4.246. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.247. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.248. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 170 unused wires.
<suppressed ~1 debug messages>

4.249. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.250. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.251. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.252. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1578 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [0], Q = $auto$memory_libmap.cc:2437:execute$102 [0]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1577 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [10], Q = $auto$memory_libmap.cc:2437:execute$102 [10]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1576 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [11], Q = $auto$memory_libmap.cc:2437:execute$102 [11]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1575 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [12], Q = $auto$memory_libmap.cc:2437:execute$102 [12]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1574 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [13], Q = $auto$memory_libmap.cc:2437:execute$102 [13]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1573 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [14], Q = $auto$memory_libmap.cc:2437:execute$102 [14]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1572 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [15], Q = $auto$memory_libmap.cc:2437:execute$102 [15]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1571 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [1], Q = $auto$memory_libmap.cc:2437:execute$102 [1]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1570 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [2], Q = $auto$memory_libmap.cc:2437:execute$102 [2]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1569 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [3], Q = $auto$memory_libmap.cc:2437:execute$102 [3]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1568 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [4], Q = $auto$memory_libmap.cc:2437:execute$102 [4]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1567 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [5], Q = $auto$memory_libmap.cc:2437:execute$102 [5]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1566 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [6], Q = $auto$memory_libmap.cc:2437:execute$102 [6]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1565 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [7], Q = $auto$memory_libmap.cc:2437:execute$102 [7]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1564 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [8], Q = $auto$memory_libmap.cc:2437:execute$102 [8]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1563 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [9], Q = $auto$memory_libmap.cc:2437:execute$102 [9]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1562 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [0], Q = $auto$memory_libmap.cc:2437:execute$95 [0]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1561 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [10], Q = $auto$memory_libmap.cc:2437:execute$95 [10]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1560 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [11], Q = $auto$memory_libmap.cc:2437:execute$95 [11]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1559 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [12], Q = $auto$memory_libmap.cc:2437:execute$95 [12]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1558 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [13], Q = $auto$memory_libmap.cc:2437:execute$95 [13]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1557 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [14], Q = $auto$memory_libmap.cc:2437:execute$95 [14]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1556 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [15], Q = $auto$memory_libmap.cc:2437:execute$95 [15]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1555 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [1], Q = $auto$memory_libmap.cc:2437:execute$95 [1]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1554 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [2], Q = $auto$memory_libmap.cc:2437:execute$95 [2]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1553 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [3], Q = $auto$memory_libmap.cc:2437:execute$95 [3]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1552 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [4], Q = $auto$memory_libmap.cc:2437:execute$95 [4]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1551 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [5], Q = $auto$memory_libmap.cc:2437:execute$95 [5]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1550 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [6], Q = $auto$memory_libmap.cc:2437:execute$95 [6]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1549 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [7], Q = $auto$memory_libmap.cc:2437:execute$95 [7]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1548 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [8], Q = $auto$memory_libmap.cc:2437:execute$95 [8]).
Adding EN signal on $abc$1546$auto$blifparse.cc:377:parse_blif$1547 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [9], Q = $auto$memory_libmap.cc:2437:execute$95 [9]).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.253. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.254. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 32 unused cells and 32 unused wires.
<suppressed ~33 debug messages>

4.255. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 4

4.256. Executing ABC pass (technology mapping using ABC).

4.256.1. Summary of detected clock domains:
  103 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.256.2. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 102 gates and 136 wires to a netlist network with 34 inputs and 68 outputs (dfl=2).

4.256.2.1. Executing ABC.
[Time = 0.08 sec.]

4.257. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.258. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.259. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 170 unused wires.
<suppressed ~1 debug messages>

4.260. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.261. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.262. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.263. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1811 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [0], Q = $auto$memory_libmap.cc:2437:execute$102 [0]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1810 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [10], Q = $auto$memory_libmap.cc:2437:execute$102 [10]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1809 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [11], Q = $auto$memory_libmap.cc:2437:execute$102 [11]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1808 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [12], Q = $auto$memory_libmap.cc:2437:execute$102 [12]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1807 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [13], Q = $auto$memory_libmap.cc:2437:execute$102 [13]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1806 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [14], Q = $auto$memory_libmap.cc:2437:execute$102 [14]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1805 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [15], Q = $auto$memory_libmap.cc:2437:execute$102 [15]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1804 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [1], Q = $auto$memory_libmap.cc:2437:execute$102 [1]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1803 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [2], Q = $auto$memory_libmap.cc:2437:execute$102 [2]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1802 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [3], Q = $auto$memory_libmap.cc:2437:execute$102 [3]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1801 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [4], Q = $auto$memory_libmap.cc:2437:execute$102 [4]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1800 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [5], Q = $auto$memory_libmap.cc:2437:execute$102 [5]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1799 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [6], Q = $auto$memory_libmap.cc:2437:execute$102 [6]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1798 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [7], Q = $auto$memory_libmap.cc:2437:execute$102 [7]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1797 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [8], Q = $auto$memory_libmap.cc:2437:execute$102 [8]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1796 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutA [9], Q = $auto$memory_libmap.cc:2437:execute$102 [9]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1795 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [0], Q = $auto$memory_libmap.cc:2437:execute$95 [0]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1794 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [10], Q = $auto$memory_libmap.cc:2437:execute$95 [10]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1793 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [11], Q = $auto$memory_libmap.cc:2437:execute$95 [11]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1792 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [12], Q = $auto$memory_libmap.cc:2437:execute$95 [12]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1791 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [13], Q = $auto$memory_libmap.cc:2437:execute$95 [13]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1790 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [14], Q = $auto$memory_libmap.cc:2437:execute$95 [14]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1789 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [15], Q = $auto$memory_libmap.cc:2437:execute$95 [15]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1788 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [1], Q = $auto$memory_libmap.cc:2437:execute$95 [1]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1787 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [2], Q = $auto$memory_libmap.cc:2437:execute$95 [2]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1786 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [3], Q = $auto$memory_libmap.cc:2437:execute$95 [3]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1785 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [4], Q = $auto$memory_libmap.cc:2437:execute$95 [4]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1784 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [5], Q = $auto$memory_libmap.cc:2437:execute$95 [5]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1783 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [6], Q = $auto$memory_libmap.cc:2437:execute$95 [6]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1782 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [7], Q = $auto$memory_libmap.cc:2437:execute$95 [7]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1781 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [8], Q = $auto$memory_libmap.cc:2437:execute$95 [8]).
Adding EN signal on $abc$1779$auto$blifparse.cc:377:parse_blif$1780 ($_DFF_P_) from module ram_true_dp_out_reg_512x16_block (D = \doutB [9], Q = $auto$memory_libmap.cc:2437:execute$95 [9]).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.264. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.265. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 32 unused cells and 32 unused wires.
<suppressed ~33 debug messages>

4.266. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.267. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
select CE keep strategy (thresh_logic=0.920000, thresh_dff=0.980000, dfl=1)

4.268. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.269. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.270. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.271. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.272. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.273. Executing OPT_SHARE pass.

4.274. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.275. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.276. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.277. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.278. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.279. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.280. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.281. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.282. Executing OPT_SHARE pass.

4.283. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.284. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.285. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.286. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.287. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.288. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.289. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.290. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.291. Executing OPT_SHARE pass.

4.292. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.293. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.294. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.295. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.296. Executing BMUXMAP pass.

4.297. Executing DEMUXMAP pass.

4.298. Executing SPLITNETS pass (splitting up multi-bit signals).

4.299. Executing ABC pass (technology mapping using ABC).

4.299.1. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Extracted 34 gates and 102 wires to a netlist network with 68 inputs and 34 outputs (dfl=1).

4.299.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.08 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.11 sec. at Pass 2]{map}[6]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.15 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.23 sec. at Pass 4]{map}[36]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.47 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.46 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.46 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.47 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.45 sec. at Pass 8]{finalMap}[72]
DE:   
DE:   total time =    3.04 sec.
[Time = 5.09 sec.]

4.300. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.301. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.302. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.303. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.304. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.305. Executing OPT_SHARE pass.

4.306. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.307. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 102 unused wires.
<suppressed ~1 debug messages>

4.308. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.309. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.310. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.311. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.312. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.313. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.314. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.315. Executing OPT_SHARE pass.

4.316. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.317. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.318. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.319. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.320. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.321. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.322. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.323. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.324. Executing OPT_SHARE pass.

4.325. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.326. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=34, #solve=0, #remove=0, time=0.00 sec.]

4.327. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.328. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.329. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 55
   Number of wire bits:            229
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 69
     $_DFFE_PP_                     32
     $_DFF_P_                        2
     $lut                           34
     TDP_RAM18KX2                    1

4.330. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.331. Executing RS_DFFSR_CONV pass.

4.332. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 55
   Number of wire bits:            229
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 69
     $_DFFE_PP0P_                   32
     $_DFF_P_                        2
     $lut                           34
     TDP_RAM18KX2                    1

4.333. Executing TECHMAP pass (map to technology primitives).

4.333.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.333.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.333.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~222 debug messages>

4.334. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.
<suppressed ~224 debug messages>

4.335. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.336. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.337. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.338. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.339. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 296 unused wires.
<suppressed ~1 debug messages>

4.340. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.341. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.342. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.343. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.344. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.345. Executing OPT_SHARE pass.

4.346. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.347. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.348. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.349. Executing TECHMAP pass (map to technology primitives).

4.349.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.349.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.350. Executing ABC pass (technology mapping using ABC).

4.350.1. Extracting gate netlist of module `\ram_true_dp_out_reg_512x16_block' to `<abc-temp-dir>/input.blif'..
Extracted 34 gates and 102 wires to a netlist network with 68 inputs and 34 outputs (dfl=1).

4.350.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.08 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.11 sec. at Pass 2]{map}[6]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.13 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.18 sec. at Pass 4]{map}[36]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.42 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.49 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.49 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.49 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  68  #Luts =    34  Max Lvl =   1  Avg Lvl =   0.94  [   0.45 sec. at Pass 8]{finalMap}[72]
DE:   
DE:   total time =    3.04 sec.
[Time = 5.10 sec.]

4.351. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

4.352. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.353. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_out_reg_512x16_block..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.354. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_out_reg_512x16_block.
Performed a total of 0 changes.

4.355. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_out_reg_512x16_block'.
Removed a total of 0 cells.

4.356. Executing OPT_SHARE pass.

4.357. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.358. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 102 unused wires.
<suppressed ~1 debug messages>

4.359. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_out_reg_512x16_block.

RUN-OPT ITERATIONS DONE : 1

4.360. Executing HIERARCHY pass (managing design hierarchy).

4.360.1. Analyzing design hierarchy..
Top module:  \ram_true_dp_out_reg_512x16_block

4.360.2. Analyzing design hierarchy..
Top module:  \ram_true_dp_out_reg_512x16_block
Removed 0 unused modules.
Warning: Resizing cell port ram_true_dp_out_reg_512x16_block.ram.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port ram_true_dp_out_reg_512x16_block.ram.0.0.ADDR_B1 from 15 bits to 14 bits.

4.361. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..

4.362. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.363. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FCLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-176.10.
Generating RTLIL representation for module `\FCLK_BUF'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:186.1-233.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:243.1-268.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:278.1-290.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:300.1-311.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:321.1-329.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:339.1-351.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:361.1-380.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:390.1-396.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:406.1-412.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:422.1-428.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:438.1-444.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:454.1-460.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:470.1-476.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:486.1-500.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:510.1-524.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:534.1-547.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:557.1-570.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:580.1-588.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:598.1-610.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:620.1-629.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:639.1-656.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:666.1-682.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:692.1-706.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:716.1-733.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:743.1-782.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:792.1-831.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:841.1-847.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:857.1-863.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:873.1-881.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:891.1-899.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:909.1-962.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:972.1-1001.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1018.1-1023.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1031.1-1036.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1045.1-1051.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1089.1-1095.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1100.1-1150.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1155.1-1189.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1194.1-1240.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.364. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on ram_true_dp_out_reg_512x16_block.clk[0].

4.365. Executing TECHMAP pass (map to technology primitives).

4.365.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.365.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

4.366. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.367. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port ram_true_dp_out_reg_512x16_block.addrA using rs__I_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.addrB using rs__I_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.clk using rs__I_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.dinA using rs__I_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.dinB using rs__I_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.doutA using rs__O_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.doutB using rs__O_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.reA using rs__I_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.reB using rs__I_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.weA using rs__I_BUF.
Mapping port ram_true_dp_out_reg_512x16_block.weB using rs__I_BUF.

4.368. Executing TECHMAP pass (map to technology primitives).

4.368.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.368.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~93 debug messages>

4.369. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 261 unused wires.
<suppressed ~1 debug messages>

4.370. Executing SPLITNETS pass (splitting up multi-bit signals).

4.371. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 67
   Number of wire bits:            317
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                157
     $lut                           34
     CLK_BUF                         1
     DFFRE                          34
     I_BUF                          55
     O_BUF                          32
     TDP_RAM18KX2                    1

4.372. Executing TECHMAP pass (map to technology primitives).

4.372.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.372.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~76 debug messages>

4.373. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_out_reg_512x16_block..
Removed 0 unused cells and 68 unused wires.
<suppressed ~1 debug messages>

4.374. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                 67
   Number of wire bits:            317
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                157
     CLK_BUF                         1
     DFFRE                          34
     I_BUF                          55
     LUT1                            2
     LUT3                           32
     O_BUF                          32
     TDP_RAM18KX2                    1

Post design clean up ... 
Split to bits ... 

4.375. Executing SPLITNETS pass (splitting up multi-bit signals).

4.376. Executing Verilog backend.
Dumping module `\ram_true_dp_out_reg_512x16_block'.

Split into bits ...     [0.01 sec.]
Building Sig2cells ...  [0.00 sec.]
Building Sig2sig ...    [0.00 sec.]
Backward clean up ...   [0.00 sec.]
Before cleanup :

4.376.1. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                241
   Number of wire bits:            317
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                157
     CLK_BUF                         1
     DFFRE                          34
     I_BUF                          55
     LUT1                            2
     LUT3                           32
     O_BUF                          32
     TDP_RAM18KX2                    1

 --------------------------
   Removed assigns : 34
   Removed wires   : 74
   Removed cells   : 0
 --------------------------
After cleanup :

4.376.2. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                207
   Number of wire bits:            283
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                157
     CLK_BUF                         1
     DFFRE                          34
     I_BUF                          55
     LUT1                            2
     LUT3                           32
     O_BUF                          32
     TDP_RAM18KX2                    1

4.376.3. Executing SPLITNETS pass (splitting up multi-bit signals).

4.376.4. Executing HIERARCHY pass (managing design hierarchy).

4.376.4.1. Analyzing design hierarchy..
Top module:  \ram_true_dp_out_reg_512x16_block

4.376.4.2. Analyzing design hierarchy..
Top module:  \ram_true_dp_out_reg_512x16_block
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

4.376.5. Printing statistics.

=== ram_true_dp_out_reg_512x16_block ===

   Number of wires:                207
   Number of wire bits:            283
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                157
     CLK_BUF                         1
     DFFRE                          34
     I_BUF                          55
     LUT1                            2
     LUT3                           32
     O_BUF                          32
     TDP_RAM18KX2                    1

   Number of LUTs:                  34
   Number of REGs:                  34
   Number of CARRY ADDERs:           0

4.377. Executing Verilog backend.
Dumping module `\ram_true_dp_out_reg_512x16_block'.

4.377.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

4.377.2. Executing RTLIL backend.
Output filename: design.rtlil

4.377.3. Executing SPLITNETS pass (splitting up multi-bit signals).

4.377.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_ram_true_dp_out_reg_512x16_block.
<suppressed ~1 debug messages>

4.377.5. Executing Verilog backend.
Dumping module `\ram_true_dp_out_reg_512x16_block'.

4.377.5.1. Executing BLIF backend.
Run Script

4.377.5.2. Executing Verilog backend.
Dumping module `\ram_true_dp_out_reg_512x16_block'.

4.377.5.2.1. Executing BLIF backend.

4.377.5.2.2. Executing Verilog backend.
Dumping module `\fabric_ram_true_dp_out_reg_512x16_block'.

4.377.5.2.2.1. Executing BLIF backend.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: d4118637c9, CPU: user 1.19s system 0.11s, MEM: 24.68 MB peak
Yosys 0.38 (git sha1 945241a2f, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 10x abc (153 sec), 0% 44x read_verilog (0 sec), ...
INFO: SYN: Design ram_true_dp_out_reg_512x16_block is synthesized
Modification completed.
INFO: SGT: ##################################################
INFO: SGT: Gate simulation for design: ram_true_dp_out_reg_512x16_block
INFO: SGT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --timing --trace-fst  -DSIM_VERILATOR --top-module co_sim_ram_true_dp_out_reg_512x16_block -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v --binary /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/ram_true_dp_out_reg_512x16_block/run_1/synth_1_1/synthesis/ram_true_dp_out_reg_512x16_block_post_synth.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_IRQ.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FCLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M0.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_M.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_DMA.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_S.v
%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:102:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                                                                                   : ... Suggest add newline.
  102 | endmodule
      |          ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.023
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:25:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                                                                 : ... Suggest add newline.
   25 | endmodule
      |          ^
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:312:4: Cell pin connected by name with empty reference: 'RDATA_A1'
  312 |   .RDATA_A1(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:313:4: Cell pin connected by name with empty reference: 'RPARITY_A1'
  313 |   .RPARITY_A1(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:331:4: Cell pin connected by name with empty reference: 'RDATA_A2'
  331 |   .RDATA_A2(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:332:4: Cell pin connected by name with empty reference: 'RPARITY_A2'
  332 |   .RPARITY_A2(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:195:6: Cell pin connected by name with empty reference: 'RDATA_A'
  195 |     .RDATA_A(),  
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:196:6: Cell pin connected by name with empty reference: 'RPARITY_A'
  196 |     .RPARITY_A(),  
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v:173:4: Cell pin connected by name with empty reference: 'full'
  173 |   .full(),
      |    ^~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:245:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  245 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:295:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  295 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:344:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  344 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:393:15: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  393 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:442:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  442 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:491:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  491 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:621:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  621 |         9: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:629:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  629 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:662:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  662 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:710:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  710 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:758:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  758 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:806:15: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  806 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:854:17: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  854 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:902:18: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  902 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1037:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1037 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1083:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1083 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1129:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1129 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1174:15: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1174 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1220:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1220 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1265:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1265 |         32, 36: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1310:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1310 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v:516:3: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                            : ... Suggest assign a label with 'begin : gen_<label_name>'
  516 |   if (B_SIGNED) begin:BLOCK1
      |   ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:362:31: Misleading indentation
  362 |         collision_a_read_flag = 0;
      |                               ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:360:7: ... Expected indentation matching this earlier statement's line:
  360 |       if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:677:32: Misleading indentation
  677 |         collision_a2_read_flag = 0;
      |                                ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:675:7: ... Expected indentation matching this earlier statement's line:
  675 |       if (collision_b2_write_flag && (collision_a2_address == collision_b2_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:358:29: Misleading indentation
  358 |       collision_a_read_flag = 0;
      |                             ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:356:5: ... Expected indentation matching this earlier statement's line:
  356 |     if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |     ^~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:102:27: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  102 |    generate if (MEM_TYPE) begin
      |                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:118:10: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  118 |     else begin 
      |          ^~~~~
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:21:21: Declaration of signal hides declaration in upper scope: 'i'
   21 |         for(integer i = 0; i<513; i=i+1) begin 
      |                     ^
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:10:21: ... Location of original declaration
   10 |     reg [6:0]cycle, i;
      |                     ^
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:31:18: Declaration of signal hides declaration in upper scope: 'i'
   31 |     for (integer i=0; i<512; i=i+1)begin
      |                  ^
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:10:21: ... Location of original declaration
   10 |     reg [6:0]cycle, i;
      |                     ^
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:41:19: Declaration of signal hides declaration in upper scope: 'i'
   41 |      for (integer i=0; i<512; i=i+1)begin
      |                   ^
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:10:21: ... Location of original declaration
   10 |     reg [6:0]cycle, i;
      |                     ^
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:49:18: Declaration of signal hides declaration in upper scope: 'i'
   49 |     for (integer i=0; i<512; i=i+1)begin
      |                  ^
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:10:21: ... Location of original declaration
   10 |     reg [6:0]cycle, i;
      |                     ^
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:57:17: Declaration of signal hides declaration in upper scope: 'i'
   57 |    for (integer i=0; i<512; i=i+1)begin
      |                 ^
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:10:21: ... Location of original declaration
   10 |     reg [6:0]cycle, i;
      |                     ^
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:66:18: Declaration of signal hides declaration in upper scope: 'i'
   66 |     for (integer i=0; i<512; i=i+1)begin
      |                  ^
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:10:21: ... Location of original declaration
   10 |     reg [6:0]cycle, i;
      |                     ^
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:82:32: Declaration of signal hides declaration in upper scope: 'cycle'
   82 |     task compare(input integer cycle);
      |                                ^~~~~
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:10:14: ... Location of original declaration
   10 |     reg [6:0]cycle, i;
      |              ^~~~~
%Warning-BLKSEQ: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:19:20: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                                                                              : ... Suggest using delayed assignment '<='
   19 |     always #10 clk = ~clk;
      |                    ^
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:34:15: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   34 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b1; weB <=1'b1; dinA<= {$random}; dinB<= {$random};
      |               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:34:47: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   34 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b1; weB <=1'b1; dinA<= {$random}; dinB<= {$random};
      |                                               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:34:79: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   34 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b1; weB <=1'b1; dinA<= {$random}; dinB<= {$random};
      |                                                                               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:34:91: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   34 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b1; weB <=1'b1; dinA<= {$random}; dinB<= {$random};
      |                                                                                           ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:34:103: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   34 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b1; weB <=1'b1; dinA<= {$random}; dinB<= {$random};
      |                                                                                                       ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:34:121: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   34 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b1; weB <=1'b1; dinA<= {$random}; dinB<= {$random};
      |                                                                                                                         ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:43:15: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   43 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b1; weB <=1'b0; dinA<= {$random}; dinB<= {$random};
      |               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:43:47: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   43 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b1; weB <=1'b0; dinA<= {$random}; dinB<= {$random};
      |                                               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:43:79: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   43 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b1; weB <=1'b0; dinA<= {$random}; dinB<= {$random};
      |                                                                               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:43:91: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   43 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b1; weB <=1'b0; dinA<= {$random}; dinB<= {$random};
      |                                                                                           ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:43:103: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   43 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b1; weB <=1'b0; dinA<= {$random}; dinB<= {$random};
      |                                                                                                       ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:43:121: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   43 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b1; weB <=1'b0; dinA<= {$random}; dinB<= {$random};
      |                                                                                                                         ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:51:15: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   51 |         addrA <=  $urandom_range(256,511); addrB <=$urandom_range(0,255); weA <=1'b1; weB <=1'b1;  dinA<= {$random}; dinB<= {$random};
      |               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:51:50: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   51 |         addrA <=  $urandom_range(256,511); addrB <=$urandom_range(0,255); weA <=1'b1; weB <=1'b1;  dinA<= {$random}; dinB<= {$random};
      |                                                  ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:51:79: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   51 |         addrA <=  $urandom_range(256,511); addrB <=$urandom_range(0,255); weA <=1'b1; weB <=1'b1;  dinA<= {$random}; dinB<= {$random};
      |                                                                               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:51:91: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   51 |         addrA <=  $urandom_range(256,511); addrB <=$urandom_range(0,255); weA <=1'b1; weB <=1'b1;  dinA<= {$random}; dinB<= {$random};
      |                                                                                           ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:51:104: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   51 |         addrA <=  $urandom_range(256,511); addrB <=$urandom_range(0,255); weA <=1'b1; weB <=1'b1;  dinA<= {$random}; dinB<= {$random};
      |                                                                                                        ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:51:122: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   51 |         addrA <=  $urandom_range(256,511); addrB <=$urandom_range(0,255); weA <=1'b1; weB <=1'b1;  dinA<= {$random}; dinB<= {$random};
      |                                                                                                                          ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:59:15: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   59 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b0; weB <=1'b0;  dinA<= {$random}; dinB<= {$random};
      |               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:59:47: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   59 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b0; weB <=1'b0;  dinA<= {$random}; dinB<= {$random};
      |                                               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:59:79: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   59 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b0; weB <=1'b0;  dinA<= {$random}; dinB<= {$random};
      |                                                                               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:59:91: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   59 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b0; weB <=1'b0;  dinA<= {$random}; dinB<= {$random};
      |                                                                                           ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:59:104: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   59 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b0; weB <=1'b0;  dinA<= {$random}; dinB<= {$random};
      |                                                                                                        ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:59:122: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   59 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <=1'b0; weB <=1'b0;  dinA<= {$random}; dinB<= {$random};
      |                                                                                                                          ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:68:15: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   68 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <={$random};weB <={$random}; dinA<= {$random}; dinB<= {$random};
      |               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:68:47: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   68 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <={$random};weB <={$random}; dinA<= {$random}; dinB<= {$random};
      |                                               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:68:79: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   68 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <={$random};weB <={$random}; dinA<= {$random}; dinB<= {$random};
      |                                                                               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:68:95: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                  : ... This will be executed as a blocking assignment '='!
   68 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <={$random};weB <={$random}; dinA<= {$random}; dinB<= {$random};
      |                                                                                               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:68:112: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   68 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <={$random};weB <={$random}; dinA<= {$random}; dinB<= {$random};
      |                                                                                                                ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:68:130: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
   68 |         addrA <= $urandom_range(0,255); addrB <= $urandom_range(256,511); weA <={$random};weB <={$random}; dinA<= {$random}; dinB<= {$random};
      |                                                                                                                                  ^~
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:141:43: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  141 |                 RAM1_PARITY[a1_addr][i_p] = WPARITY_A1[i_p-(find_a1_write_index(ADDR_A1)*A1_PARITY_WRITE_WIDTH)];
      |                                           ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:186:45: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  186 |                   RAM1_PARITY[b1_addr][k_p] = WPARITY_B1[k_p-(find_b1_write_index(ADDR_B1)*B1_PARITY_WRITE_WIDTH)];
      |                                             ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:248:37: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  248 |               RAM1_DATA[a1_addr][i] = WDATA_A1[i-(find_a1_write_index(ADDR_A1)*A1_DATA_WRITE_WIDTH)];
      |                                     ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:265:27: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  265 |       collision_a_address = a1_addr;
      |                           ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:266:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  266 |       collision_a_write_flag = 1;
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:268:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  268 |       collision_a_write_flag = 0;
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:280:27: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  280 |       collision_a_address = a1_addr;
      |                           ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:281:29: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  281 |       collision_a_read_flag = 1;
      |                             ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:283:29: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  283 |       collision_a_read_flag = 0;
      |                             ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:300:37: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  300 |               RAM1_DATA[b1_addr][k] = WDATA_B1[k-(find_b1_write_index(ADDR_B1)*B1_DATA_WRITE_WIDTH)];
      |                                     ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:318:27: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  318 |       collision_b_address = b1_addr;
      |                           ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:319:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  319 |       collision_b_write_flag = 1;
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:321:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  321 |       collision_b_write_flag = 0;
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:334:27: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  334 |       collision_b_address = b1_addr;
      |                           ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:335:29: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  335 |       collision_b_read_flag = 1;
      |                             ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:337:29: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  337 |       collision_b_read_flag = 0;
      |                             ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:351:32: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  351 |         collision_a_write_flag = 0;
      |                                ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:355:32: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  355 |         collision_a_write_flag = 0;
      |                                ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:362:31: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  362 |         collision_a_read_flag = 0;
      |                               ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:368:32: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  368 |         collision_b_write_flag = 0;   
      |                                ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:372:32: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  372 |         collision_b_write_flag = 0;
      |                                ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:379:31: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  379 |         collision_b_read_flag = 0;
      |                               ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:666:33: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  666 |         collision_a2_write_flag = 0;
      |                                 ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:670:33: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  670 |         collision_a2_write_flag = 0;
      |                                 ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:677:32: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  677 |         collision_a2_read_flag = 0;
      |                                ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:683:33: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  683 |         collision_b2_write_flag = 0;   
      |                                 ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:687:33: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  687 |         collision_b2_write_flag = 0;
      |                                 ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:694:32: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  694 |         collision_b2_read_flag = 0;
      |                                ^
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/ram_true_dp_out_reg_512x16_block/run_1/synth_1_1/simulate_gate/obj_dir'
make: Warning: File `Vco_sim_ram_true_dp_out_reg_512x16_block__ver.d' has modification time 2.9 s in the future
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/verilated_fst_c.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/verilated_timing.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vco_sim_ram_true_dp_out_reg_512x16_block.cpp Vco_sim_ram_true_dp_out_reg_512x16_block___024root__DepSet_h29f2a492__0.cpp Vco_sim_ram_true_dp_out_reg_512x16_block___024root__DepSet_h0bb2ff22__0.cpp Vco_sim_ram_true_dp_out_reg_512x16_block__main.cpp Vco_sim_ram_true_dp_out_reg_512x16_block__Trace__0.cpp Vco_sim_ram_true_dp_out_reg_512x16_block__ConstPool_0.cpp Vco_sim_ram_true_dp_out_reg_512x16_block___024root__Slow.cpp Vco_sim_ram_true_dp_out_reg_512x16_block___024root__DepSet_h29f2a492__0__Slow.cpp Vco_sim_ram_true_dp_out_reg_512x16_block___024root__DepSet_h0bb2ff22__0__Slow.cpp Vco_sim_ram_true_dp_out_reg_512x16_block__Syms.cpp Vco_sim_ram_true_dp_out_reg_512x16_block__Trace__0__Slow.cpp Vco_sim_ram_true_dp_out_reg_512x16_block__TraceDecls__0__Slow.cpp > Vco_sim_ram_true_dp_out_reg_512x16_block__ALL.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o Vco_sim_ram_true_dp_out_reg_512x16_block__ALL.o Vco_sim_ram_true_dp_out_reg_512x16_block__ALL.cpp
echo "" > Vco_sim_ram_true_dp_out_reg_512x16_block__ALL.verilator_deplist.tmp
Archive ar -rcs Vco_sim_ram_true_dp_out_reg_512x16_block__ALL.a Vco_sim_ram_true_dp_out_reg_512x16_block__ALL.o
g++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vco_sim_ram_true_dp_out_reg_512x16_block__ALL.a   -lz  -pthread -lpthread   -o Vco_sim_ram_true_dp_out_reg_512x16_block
make: warning:  Clock skew detected.  Your build may be incomplete.
rm Vco_sim_ram_true_dp_out_reg_512x16_block__ALL.verilator_deplist.tmp
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/ram_true_dp_out_reg_512x16_block/run_1/synth_1_1/simulate_gate/obj_dir'
Command: make -j -C obj_dir/ -f Vco_sim_ram_true_dp_out_reg_512x16_block.mk Vco_sim_ram_true_dp_out_reg_512x16_block
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/ram_true_dp_out_reg_512x16_block/run_1/synth_1_1/simulate_gate/obj_dir'
make: Warning: File `Vco_sim_ram_true_dp_out_reg_512x16_block__ALL.d' has modification time 2.6 s in the future
make: `Vco_sim_ram_true_dp_out_reg_512x16_block' is up to date.
make: warning:  Clock skew detected.  Your build may be incomplete.
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/ram_true_dp_out_reg_512x16_block/run_1/synth_1_1/simulate_gate/obj_dir'
Command: obj_dir/Vco_sim_ram_true_dp_out_reg_512x16_block
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20540 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20560 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20580 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20600 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20620 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20640 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20660 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20680 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20700 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20720 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20740 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20760 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20780 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20800 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20820 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20840 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20860 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20880 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20900 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20920 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20940 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20960 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 20980 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21000 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21020 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21040 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21060 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21080 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21100 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21120 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21140 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21160 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21180 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21200 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21220 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21240 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21260 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21280 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21300 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21320 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21340 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21360 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21380 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21400 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21420 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21440 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21460 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21480 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21500 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21520 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21540 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21560 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21580 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21600 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21620 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21640 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21660 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21680 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21700 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21720 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21740 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21760 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21780 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21800 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21820 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21840 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21860 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21880 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21900 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21920 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21940 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21960 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 21980 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22000 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22020 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22040 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22060 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22080 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22100 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22120 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22140 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22160 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22180 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22200 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22220 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22240 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22260 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22280 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22300 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22320 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22340 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22360 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22380 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22400 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22420 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22440 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22460 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22480 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22500 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22520 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22540 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22560 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22580 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22600 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22620 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22640 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22660 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22680 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22700 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22720 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22740 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22760 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22780 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22800 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22820 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22840 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22860 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22880 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22900 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22920 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22940 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22960 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 22980 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23000 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23020 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23040 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23060 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23080 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23100 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23120 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23140 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23160 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23180 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23200 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23220 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23240 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23260 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23280 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23300 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23320 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23340 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23360 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23380 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23400 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23420 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23440 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23460 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23480 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23500 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23520 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23540 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23560 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23580 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23600 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23620 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23640 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23660 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23680 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23700 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23720 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23740 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23760 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23780 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23800 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23820 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23840 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23860 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23880 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23900 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23920 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23940 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23960 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 23980 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24000 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24020 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24040 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24060 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24080 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24100 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24120 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24140 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24160 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24180 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24200 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24220 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24240 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24260 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24280 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24300 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24320 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24340 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24360 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24380 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24400 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24420 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24440 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24460 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24480 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24500 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24520 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24540 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24560 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24580 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24600 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24620 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24640 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24660 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24680 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24700 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24720 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24740 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24760 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24780 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24800 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24820 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24840 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24860 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24880 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24900 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24920 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24940 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24960 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 24980 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25000 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25020 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25040 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25060 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25080 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25100 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25120 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25140 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25160 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25180 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25200 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25220 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25240 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25260 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25280 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25300 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25320 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25340 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25360 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25380 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25400 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25420 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25440 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25460 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25480 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25500 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25520 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25540 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25560 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25580 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25600 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25620 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25640 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25660 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25680 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25700 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25720 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25740 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25760 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25780 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25800 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25820 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25840 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25860 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25880 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25900 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25920 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25940 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25960 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 25980 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26000 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26020 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26040 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26060 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26080 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26100 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26120 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26140 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26160 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26180 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26200 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26220 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26240 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26260 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26280 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26300 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26320 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26340 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26360 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26380 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26400 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26420 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26440 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26460 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26480 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26500 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26520 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26540 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26560 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26580 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26600 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26620 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26640 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26660 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26680 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26700 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26720 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26740 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26760 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26780 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26800 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26820 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26840 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26860 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26880 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26900 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26920 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26940 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26960 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 26980 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27000 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27020 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27040 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27060 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27080 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27100 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27120 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27140 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27160 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27180 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27200 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27220 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27240 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27260 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27280 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27300 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27320 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27340 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27360 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27380 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27400 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27420 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27440 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27460 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27480 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27500 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27520 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27540 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27560 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27580 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27600 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27620 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27640 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27660 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27680 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27700 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27720 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27740 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27760 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27780 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27800 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27820 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27840 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27860 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27880 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27900 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27920 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27940 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27960 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 27980 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28000 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28020 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28040 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28060 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28080 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28100 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28120 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28140 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28160 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28180 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28200 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28220 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28240 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28260 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28280 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28300 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28320 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28340 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28360 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28380 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28400 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28420 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28440 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28460 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28480 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28500 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28520 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28540 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28560 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28580 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28600 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28620 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28640 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28660 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28680 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28700 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28720 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28740 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28760 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28780 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28800 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28820 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28840 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28860 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28880 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28900 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28920 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28940 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28960 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 28980 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29000 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29020 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29040 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29060 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29080 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29100 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29120 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29140 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29160 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29180 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29200 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29220 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29240 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29260 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29280 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29300 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29320 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29340 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29360 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29380 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29400 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29420 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29440 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29460 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29480 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29500 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29520 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29540 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29560 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29580 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29600 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29620 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29640 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29660 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29680 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29700 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29720 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29740 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29760 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29780 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29800 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29820 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29840 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29860 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29880 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29900 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29920 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29940 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29960 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 29980 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30000 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30020 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30040 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30060 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30080 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30100 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30120 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30140 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30160 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30180 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30200 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30220 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30240 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30260 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30280 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30300 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30320 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30340 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30360 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30380 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30400 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30420 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30440 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30460 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30480 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30500 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30520 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30540 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30560 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30580 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30600 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30620 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30640 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30660 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30680 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30700 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30720 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30740 ns
doutB mismatch. Golden: 17b0, Netlist: 0, Time: 30760 ns
doutB mismatch. Golden: ed89, Netlist: 0, Time: 41020 ns
doutA mismatch. Golden: 1033, Netlist: 0, Time: 41040 ns
doutA mismatch. Golden: 1033, Netlist: 0, Time: 41060 ns
doutB mismatch. Golden: 3f4a, Netlist: 0, Time: 41060 ns
doutA mismatch. Golden: 45c9, Netlist: 0, Time: 41140 ns
doutA mismatch. Golden: 45c9, Netlist: 0, Time: 41160 ns
doutB mismatch. Golden: 6a51, Netlist: 0, Time: 41180 ns
doutA mismatch. Golden: 163f, Netlist: 0, Time: 41200 ns
doutB mismatch. Golden: aa96, Netlist: 0, Time: 41220 ns
doutA mismatch. Golden: 1015, Netlist: 0, Time: 41240 ns
doutB mismatch. Golden: aa96, Netlist: 0, Time: 41240 ns
doutB mismatch. Golden: aa96, Netlist: 0, Time: 41260 ns
doutA mismatch. Golden: 6d9a, Netlist: 0, Time: 41280 ns
doutA mismatch. Golden: 6d9a, Netlist: 0, Time: 41300 ns
doutA mismatch. Golden: 6d9a, Netlist: 0, Time: 41320 ns
doutB mismatch. Golden: 1a87, Netlist: 0, Time: 41320 ns
doutA mismatch. Golden: 6d9a, Netlist: 0, Time: 41340 ns
doutB mismatch. Golden: b75b, Netlist: 0, Time: 41360 ns
doutA mismatch. Golden: e1ab, Netlist: 0, Time: 41400 ns
doutB mismatch. Golden: e3f8, Netlist: 0, Time: 41400 ns
doutA mismatch. Golden: e1ab, Netlist: 0, Time: 41420 ns
doutB mismatch. Golden: e3f8, Netlist: 0, Time: 41420 ns
doutA mismatch. Golden: 926a, Netlist: 0, Time: 41460 ns
doutB mismatch. Golden: 2fda, Netlist: 0, Time: 41480 ns
doutA mismatch. Golden: c311, Netlist: 0, Time: 41500 ns
doutB mismatch. Golden: 2fda, Netlist: 0, Time: 41500 ns
doutA mismatch. Golden: c311, Netlist: 0, Time: 41520 ns
doutB mismatch. Golden: 2fda, Netlist: 0, Time: 41520 ns
doutB mismatch. Golden: 2fda, Netlist: 0, Time: 41540 ns
doutB mismatch. Golden: 2fda, Netlist: 0, Time: 41560 ns
doutA mismatch. Golden: f6a1, Netlist: 0, Time: 41580 ns
doutB mismatch. Golden: 2fda, Netlist: 0, Time: 41580 ns
doutA mismatch. Golden: f6a1, Netlist: 0, Time: 41600 ns
doutB mismatch. Golden: 2449, Netlist: 0, Time: 41620 ns
doutA mismatch. Golden: 364a, Netlist: 0, Time: 41640 ns
doutA mismatch. Golden: 364a, Netlist: 0, Time: 41660 ns
doutB mismatch. Golden: 780d, Netlist: 0, Time: 41660 ns
doutA mismatch. Golden: 364a, Netlist: 0, Time: 41680 ns
doutB mismatch. Golden: 780d, Netlist: 0, Time: 41680 ns
doutA mismatch. Golden: 364a, Netlist: 0, Time: 41700 ns
doutB mismatch. Golden: 780d, Netlist: 0, Time: 41700 ns
doutB mismatch. Golden: 780d, Netlist: 0, Time: 41720 ns
doutB mismatch. Golden: 780d, Netlist: 0, Time: 41740 ns
doutB mismatch. Golden: 780d, Netlist: 0, Time: 41760 ns
doutA mismatch. Golden: f4f8, Netlist: 0, Time: 41780 ns
doutB mismatch. Golden: 780d, Netlist: 0, Time: 41780 ns
doutA mismatch. Golden: f4f8, Netlist: 0, Time: 41800 ns
doutA mismatch. Golden: f4f8, Netlist: 0, Time: 41820 ns
doutA mismatch. Golden: 7a1a, Netlist: 0, Time: 41860 ns
doutB mismatch. Golden: 6277, Netlist: 0, Time: 41860 ns
doutB mismatch. Golden: 6277, Netlist: 0, Time: 41880 ns
doutA mismatch. Golden: 5c0a, Netlist: 0, Time: 41900 ns
doutB mismatch. Golden: 6277, Netlist: 0, Time: 41900 ns
doutB mismatch. Golden: 8b07, Netlist: 0, Time: 41940 ns
doutA mismatch. Golden: 3344, Netlist: 0, Time: 41960 ns
doutB mismatch. Golden: 8b07, Netlist: 0, Time: 41960 ns
doutB mismatch. Golden: 8b07, Netlist: 0, Time: 41980 ns
doutA mismatch. Golden: e46d, Netlist: 0, Time: 42000 ns
doutB mismatch. Golden: 8b07, Netlist: 0, Time: 42000 ns
doutB mismatch. Golden: 8b07, Netlist: 0, Time: 42020 ns
doutA mismatch. Golden: c0b2, Netlist: 0, Time: 42040 ns
doutB mismatch. Golden: 8b07, Netlist: 0, Time: 42040 ns
doutA mismatch. Golden: c0b2, Netlist: 0, Time: 42060 ns
doutB mismatch. Golden: 8b07, Netlist: 0, Time: 42060 ns
doutA mismatch. Golden: c0b2, Netlist: 0, Time: 42080 ns
doutB mismatch. Golden: 8b07, Netlist: 0, Time: 42080 ns
doutA mismatch. Golden: c0b2, Netlist: 0, Time: 42100 ns
doutB mismatch. Golden: 8b07, Netlist: 0, Time: 42100 ns
doutA mismatch. Golden: edbd, Netlist: 0, Time: 42140 ns
doutB mismatch. Golden: 14ce, Netlist: 0, Time: 42160 ns
doutB mismatch. Golden: 14ce, Netlist: 0, Time: 42180 ns
doutA mismatch. Golden: 2f36, Netlist: 0, Time: 42220 ns
doutB mismatch. Golden: bae, Netlist: 0, Time: 42220 ns
doutA mismatch. Golden: 2f36, Netlist: 0, Time: 42240 ns
doutB mismatch. Golden: bae, Netlist: 0, Time: 42240 ns
doutB mismatch. Golden: bae, Netlist: 0, Time: 42260 ns
doutB mismatch. Golden: bae, Netlist: 0, Time: 42280 ns
doutA mismatch. Golden: 74c6, Netlist: 0, Time: 42340 ns
doutB mismatch. Golden: 6277, Netlist: 0, Time: 42340 ns
doutA mismatch. Golden: 74c6, Netlist: 0, Time: 42360 ns
doutB mismatch. Golden: f85a, Netlist: 0, Time: 42420 ns
doutA mismatch. Golden: c311, Netlist: 0, Time: 42460 ns
doutB mismatch. Golden: 95fe, Netlist: 0, Time: 42460 ns
doutA mismatch. Golden: c311, Netlist: 0, Time: 42480 ns
doutA mismatch. Golden: b853, Netlist: 0, Time: 42540 ns
doutB mismatch. Golden: 5b08, Netlist: 0, Time: 42540 ns
doutA mismatch. Golden: b853, Netlist: 0, Time: 42560 ns
doutB mismatch. Golden: 5b08, Netlist: 0, Time: 42560 ns
doutA mismatch. Golden: b853, Netlist: 0, Time: 42580 ns
doutB mismatch. Golden: 34e4, Netlist: 0, Time: 42620 ns
doutA mismatch. Golden: 21ab, Netlist: 0, Time: 42640 ns
doutA mismatch. Golden: 21ab, Netlist: 0, Time: 42660 ns
doutB mismatch. Golden: 5f73, Netlist: 0, Time: 42680 ns
doutA mismatch. Golden: 6685, Netlist: 0, Time: 42700 ns
doutB mismatch. Golden: 5f73, Netlist: 0, Time: 42700 ns
doutB mismatch. Golden: 5f73, Netlist: 0, Time: 42720 ns
doutA mismatch. Golden: 9a87, Netlist: 0, Time: 42760 ns
doutB mismatch. Golden: 8cf9, Netlist: 0, Time: 42760 ns
doutA mismatch. Golden: 9a87, Netlist: 0, Time: 42780 ns
doutB mismatch. Golden: 8cf9, Netlist: 0, Time: 42780 ns
doutA mismatch. Golden: 7fbe, Netlist: 0, Time: 42820 ns
doutB mismatch. Golden: d847, Netlist: 0, Time: 42820 ns
doutA mismatch. Golden: 740f, Netlist: 0, Time: 42860 ns
doutB mismatch. Golden: 3cee, Netlist: 0, Time: 42860 ns
doutA mismatch. Golden: 740f, Netlist: 0, Time: 42880 ns
doutB mismatch. Golden: 3cee, Netlist: 0, Time: 42880 ns
doutB mismatch. Golden: 3cee, Netlist: 0, Time: 42900 ns
doutA mismatch. Golden: c28c, Netlist: 0, Time: 42920 ns
doutB mismatch. Golden: 3cee, Netlist: 0, Time: 42920 ns
doutA mismatch. Golden: c28c, Netlist: 0, Time: 42940 ns
doutA mismatch. Golden: c28c, Netlist: 0, Time: 42960 ns
doutB mismatch. Golden: fc4, Netlist: 0, Time: 42980 ns
doutA mismatch. Golden: a286, Netlist: 0, Time: 43000 ns
doutA mismatch. Golden: a286, Netlist: 0, Time: 43020 ns
doutB mismatch. Golden: e26a, Netlist: 0, Time: 43020 ns
doutA mismatch. Golden: a286, Netlist: 0, Time: 43040 ns
doutB mismatch. Golden: a7cb, Netlist: 0, Time: 43060 ns
doutA mismatch. Golden: 321b, Netlist: 0, Time: 43080 ns
doutB mismatch. Golden: a7cb, Netlist: 0, Time: 43080 ns
doutA mismatch. Golden: 321b, Netlist: 0, Time: 43100 ns
doutB mismatch. Golden: a7cb, Netlist: 0, Time: 43100 ns
doutA mismatch. Golden: 901a, Netlist: 0, Time: 43160 ns
doutA mismatch. Golden: 901a, Netlist: 0, Time: 43180 ns
doutB mismatch. Golden: 8b2, Netlist: 0, Time: 43180 ns
doutA mismatch. Golden: 901a, Netlist: 0, Time: 43200 ns
doutA mismatch. Golden: 901a, Netlist: 0, Time: 43220 ns
doutA mismatch. Golden: 901a, Netlist: 0, Time: 43240 ns
doutB mismatch. Golden: 7011, Netlist: 0, Time: 43240 ns
doutA mismatch. Golden: a286, Netlist: 0, Time: 43300 ns
doutB mismatch. Golden: aa96, Netlist: 0, Time: 43300 ns
doutA mismatch. Golden: a286, Netlist: 0, Time: 43320 ns
doutB mismatch. Golden: aa96, Netlist: 0, Time: 43320 ns
doutB mismatch. Golden: aa96, Netlist: 0, Time: 43340 ns
doutA mismatch. Golden: 9dca, Netlist: 0, Time: 43360 ns
doutB mismatch. Golden: aa96, Netlist: 0, Time: 43360 ns
doutA mismatch. Golden: 9dca, Netlist: 0, Time: 43380 ns
doutB mismatch. Golden: aa96, Netlist: 0, Time: 43380 ns
doutA mismatch. Golden: 9dca, Netlist: 0, Time: 43400 ns
doutB mismatch. Golden: aa96, Netlist: 0, Time: 43400 ns
doutA mismatch. Golden: 9dca, Netlist: 0, Time: 43420 ns
doutB mismatch. Golden: aa96, Netlist: 0, Time: 43420 ns
doutB mismatch. Golden: aa96, Netlist: 0, Time: 43440 ns
doutA mismatch. Golden: e01c, Netlist: 0, Time: 43460 ns
doutB mismatch. Golden: aa96, Netlist: 0, Time: 43460 ns
doutA mismatch. Golden: e01c, Netlist: 0, Time: 43480 ns
doutA mismatch. Golden: 4904, Netlist: 0, Time: 43520 ns
doutB mismatch. Golden: 187, Netlist: 0, Time: 43520 ns
doutA mismatch. Golden: 4904, Netlist: 0, Time: 43540 ns
doutB mismatch. Golden: 187, Netlist: 0, Time: 43540 ns
doutA mismatch. Golden: 4904, Netlist: 0, Time: 43560 ns
doutA mismatch. Golden: 4904, Netlist: 0, Time: 43580 ns
doutA mismatch. Golden: 4904, Netlist: 0, Time: 43600 ns
doutB mismatch. Golden: c5d0, Netlist: 0, Time: 43640 ns
doutA mismatch. Golden: f4f8, Netlist: 0, Time: 43680 ns
doutB mismatch. Golden: 9f96, Netlist: 0, Time: 43720 ns
doutA mismatch. Golden: 307c, Netlist: 0, Time: 43760 ns
doutB mismatch. Golden: bcde, Netlist: 0, Time: 43760 ns
doutA mismatch. Golden: ca59, Netlist: 0, Time: 43800 ns
doutB mismatch. Golden: 4aa7, Netlist: 0, Time: 43820 ns
doutA mismatch. Golden: 10c1, Netlist: 0, Time: 43840 ns
doutA mismatch. Golden: 10c1, Netlist: 0, Time: 43860 ns
doutB mismatch. Golden: 51dc, Netlist: 0, Time: 43860 ns
doutA mismatch. Golden: 10c1, Netlist: 0, Time: 43880 ns
doutB mismatch. Golden: 2fda, Netlist: 0, Time: 43900 ns
doutB mismatch. Golden: 2fda, Netlist: 0, Time: 43920 ns
doutA mismatch. Golden: 4399, Netlist: 0, Time: 43940 ns
doutB mismatch. Golden: 1590, Netlist: 0, Time: 43960 ns
doutA mismatch. Golden: cb29, Netlist: 0, Time: 43980 ns
doutA mismatch. Golden: cb29, Netlist: 0, Time: 44000 ns
doutB mismatch. Golden: d1ed, Netlist: 0, Time: 44020 ns
doutB mismatch. Golden: d1ed, Netlist: 0, Time: 44040 ns
doutA mismatch. Golden: 1c72, Netlist: 0, Time: 44060 ns
doutA mismatch. Golden: 1c72, Netlist: 0, Time: 44080 ns
doutA mismatch. Golden: 1c72, Netlist: 0, Time: 44100 ns
doutB mismatch. Golden: c6eb, Netlist: 0, Time: 44100 ns
doutB mismatch. Golden: c6eb, Netlist: 0, Time: 44120 ns
doutA mismatch. Golden: 8e60, Netlist: 0, Time: 44140 ns
doutB mismatch. Golden: 49ac, Netlist: 0, Time: 44160 ns
doutB mismatch. Golden: 49ac, Netlist: 0, Time: 44180 ns
doutA mismatch. Golden: 9dae, Netlist: 0, Time: 44200 ns
doutB mismatch. Golden: 49ac, Netlist: 0, Time: 44200 ns
doutA mismatch. Golden: 9dae, Netlist: 0, Time: 44220 ns
doutA mismatch. Golden: 9dae, Netlist: 0, Time: 44240 ns
doutA mismatch. Golden: 9dae, Netlist: 0, Time: 44260 ns
doutB mismatch. Golden: ba0b, Netlist: 0, Time: 44260 ns
doutA mismatch. Golden: 9dae, Netlist: 0, Time: 44280 ns
doutB mismatch. Golden: ba0b, Netlist: 0, Time: 44280 ns
doutA mismatch. Golden: 9dae, Netlist: 0, Time: 44300 ns
doutB mismatch. Golden: ba0b, Netlist: 0, Time: 44300 ns
doutA mismatch. Golden: 9dae, Netlist: 0, Time: 44320 ns
doutB mismatch. Golden: 8e16, Netlist: 0, Time: 44340 ns
doutA mismatch. Golden: ac43, Netlist: 0, Time: 44360 ns
doutA mismatch. Golden: e6d4, Netlist: 0, Time: 44400 ns
doutB mismatch. Golden: 4aa7, Netlist: 0, Time: 44400 ns
doutA mismatch. Golden: e6d4, Netlist: 0, Time: 44420 ns
doutB mismatch. Golden: e5b6, Netlist: 0, Time: 44440 ns
doutA mismatch. Golden: f63b, Netlist: 0, Time: 44460 ns
doutB mismatch. Golden: 13ae, Netlist: 0, Time: 44480 ns
doutA mismatch. Golden: d2ec, Netlist: 0, Time: 44520 ns
doutB mismatch. Golden: 4aa7, Netlist: 0, Time: 44520 ns
doutA mismatch. Golden: d2ec, Netlist: 0, Time: 44540 ns
doutB mismatch. Golden: 4aa7, Netlist: 0, Time: 44540 ns
doutA mismatch. Golden: d2ec, Netlist: 0, Time: 44560 ns
doutB mismatch. Golden: 5a08, Netlist: 0, Time: 44580 ns
doutB mismatch. Golden: d67, Netlist: 0, Time: 44640 ns
doutA mismatch. Golden: 4e9a, Netlist: 0, Time: 44700 ns
doutB mismatch. Golden: 98c, Netlist: 0, Time: 44700 ns
doutA mismatch. Golden: 4e9a, Netlist: 0, Time: 44720 ns
doutA mismatch. Golden: e3fb, Netlist: 0, Time: 44780 ns
doutB mismatch. Golden: 187, Netlist: 0, Time: 44780 ns
doutA mismatch. Golden: 1015, Netlist: 0, Time: 44820 ns
doutA mismatch. Golden: 1015, Netlist: 0, Time: 44840 ns
doutB mismatch. Golden: 7011, Netlist: 0, Time: 44840 ns
doutB mismatch. Golden: f3f8, Netlist: 0, Time: 44900 ns
doutA mismatch. Golden: b654, Netlist: 0, Time: 44940 ns
doutA mismatch. Golden: b654, Netlist: 0, Time: 44960 ns
doutB mismatch. Golden: ca3b, Netlist: 0, Time: 44960 ns
doutA mismatch. Golden: b654, Netlist: 0, Time: 44980 ns
doutA mismatch. Golden: b654, Netlist: 0, Time: 45000 ns
doutA mismatch. Golden: b654, Netlist: 0, Time: 45020 ns
doutB mismatch. Golden: 6a51, Netlist: 0, Time: 45020 ns
doutA mismatch. Golden: b654, Netlist: 0, Time: 45040 ns
doutB mismatch. Golden: 6a51, Netlist: 0, Time: 45040 ns
doutB mismatch. Golden: 6a51, Netlist: 0, Time: 45060 ns
doutA mismatch. Golden: 2dd7, Netlist: 0, Time: 45080 ns
doutB mismatch. Golden: 487d, Netlist: 0, Time: 45100 ns
doutA mismatch. Golden: bfa0, Netlist: 0, Time: 45140 ns
doutB mismatch. Golden: cd0a, Netlist: 0, Time: 45160 ns
doutB mismatch. Golden: ec1f, Netlist: 0, Time: 45200 ns
doutA mismatch. Golden: e365, Netlist: 0, Time: 45220 ns
doutA mismatch. Golden: e365, Netlist: 0, Time: 45240 ns
doutB mismatch. Golden: 3f4a, Netlist: 0, Time: 45280 ns
doutA mismatch. Golden: 7d45, Netlist: 0, Time: 45300 ns
doutB mismatch. Golden: 3f4a, Netlist: 0, Time: 45300 ns
doutB mismatch. Golden: 73ab, Netlist: 0, Time: 45340 ns
doutA mismatch. Golden: a47b, Netlist: 0, Time: 45380 ns
doutB mismatch. Golden: ec1f, Netlist: 0, Time: 45380 ns
doutB mismatch. Golden: ec1f, Netlist: 0, Time: 45400 ns
doutB mismatch. Golden: ec1f, Netlist: 0, Time: 45420 ns
doutA mismatch. Golden: 74c6, Netlist: 0, Time: 45440 ns
doutB mismatch. Golden: 73ab, Netlist: 0, Time: 45460 ns
doutA mismatch. Golden: 57d3, Netlist: 0, Time: 45480 ns
doutB mismatch. Golden: 73ab, Netlist: 0, Time: 45480 ns
doutB mismatch. Golden: 73ab, Netlist: 0, Time: 45500 ns
doutA mismatch. Golden: e365, Netlist: 0, Time: 45520 ns
doutA mismatch. Golden: e365, Netlist: 0, Time: 45540 ns
doutA mismatch. Golden: e365, Netlist: 0, Time: 45560 ns
doutA mismatch. Golden: 7c99, Netlist: 0, Time: 45620 ns
doutB mismatch. Golden: e5b6, Netlist: 0, Time: 45640 ns
doutB mismatch. Golden: e5b6, Netlist: 0, Time: 45660 ns
doutA mismatch. Golden: 68f8, Netlist: 0, Time: 45680 ns
doutB mismatch. Golden: e5b6, Netlist: 0, Time: 45680 ns
doutA mismatch. Golden: 68f8, Netlist: 0, Time: 45700 ns
doutB mismatch. Golden: 7846, Netlist: 0, Time: 45720 ns
doutB mismatch. Golden: 7846, Netlist: 0, Time: 45740 ns
doutB mismatch. Golden: 7846, Netlist: 0, Time: 45760 ns
doutA mismatch. Golden: f00a, Netlist: 0, Time: 45780 ns
doutB mismatch. Golden: 7846, Netlist: 0, Time: 45780 ns
doutA mismatch. Golden: 951a, Netlist: 0, Time: 45820 ns
doutA mismatch. Golden: 2e3c, Netlist: 0, Time: 45860 ns
doutB mismatch. Golden: 7a05, Netlist: 0, Time: 45880 ns
doutA mismatch. Golden: 75fb, Netlist: 0, Time: 45920 ns
doutA mismatch. Golden: b1e5, Netlist: 0, Time: 45980 ns
doutB mismatch. Golden: 51f9, Netlist: 0, Time: 45980 ns
doutB mismatch. Golden: 51f9, Netlist: 0, Time: 46000 ns
doutA mismatch. Golden: 8e60, Netlist: 0, Time: 46040 ns
doutB mismatch. Golden: 6b8b, Netlist: 0, Time: 46040 ns
doutA mismatch. Golden: 8e60, Netlist: 0, Time: 46060 ns
doutA mismatch. Golden: 8e60, Netlist: 0, Time: 46080 ns
doutB mismatch. Golden: 6c06, Netlist: 0, Time: 46080 ns
doutA mismatch. Golden: 8e60, Netlist: 0, Time: 46100 ns
doutB mismatch. Golden: 6c06, Netlist: 0, Time: 46100 ns
doutB mismatch. Golden: 6c06, Netlist: 0, Time: 46120 ns
doutB mismatch. Golden: 6c06, Netlist: 0, Time: 46140 ns
doutA mismatch. Golden: 3666, Netlist: 0, Time: 46160 ns
doutB mismatch. Golden: 6c06, Netlist: 0, Time: 46160 ns
doutB mismatch. Golden: 6c06, Netlist: 0, Time: 46180 ns
doutA mismatch. Golden: 1a65, Netlist: 0, Time: 46220 ns
doutB mismatch. Golden: 4bf4, Netlist: 0, Time: 46220 ns
doutB mismatch. Golden: 4bf4, Netlist: 0, Time: 46240 ns
doutA mismatch. Golden: 244a, Netlist: 0, Time: 46260 ns
doutB mismatch. Golden: 4bf4, Netlist: 0, Time: 46260 ns
doutA mismatch. Golden: 244a, Netlist: 0, Time: 46280 ns
doutB mismatch. Golden: 4bf4, Netlist: 0, Time: 46280 ns
doutB mismatch. Golden: 8f4e, Netlist: 0, Time: 46320 ns
doutB mismatch. Golden: 8f4e, Netlist: 0, Time: 46340 ns
doutB mismatch. Golden: 8f4e, Netlist: 0, Time: 46360 ns
doutA mismatch. Golden: 8096, Netlist: 0, Time: 46380 ns
doutA mismatch. Golden: 8096, Netlist: 0, Time: 46400 ns
doutB mismatch. Golden: 672, Netlist: 0, Time: 46420 ns
doutA mismatch. Golden: 13ef, Netlist: 0, Time: 46440 ns
doutB mismatch. Golden: 672, Netlist: 0, Time: 46440 ns
doutA mismatch. Golden: 13ef, Netlist: 0, Time: 46460 ns
doutB mismatch. Golden: 672, Netlist: 0, Time: 46460 ns
doutA mismatch. Golden: 5fd2, Netlist: 0, Time: 46500 ns
doutA mismatch. Golden: 5fd2, Netlist: 0, Time: 46520 ns
doutB mismatch. Golden: 96f1, Netlist: 0, Time: 46520 ns
doutA mismatch. Golden: 5fd2, Netlist: 0, Time: 46540 ns
doutA mismatch. Golden: 5fd2, Netlist: 0, Time: 46560 ns
doutB mismatch. Golden: 5991, Netlist: 0, Time: 46560 ns
doutB mismatch. Golden: 962, Netlist: 0, Time: 46600 ns
doutA mismatch. Golden: e365, Netlist: 0, Time: 46620 ns
doutA mismatch. Golden: e365, Netlist: 0, Time: 46640 ns
doutB mismatch. Golden: 6dde, Netlist: 0, Time: 46640 ns
doutA mismatch. Golden: e365, Netlist: 0, Time: 46660 ns
doutB mismatch. Golden: 6dde, Netlist: 0, Time: 46660 ns
doutA mismatch. Golden: 4651, Netlist: 0, Time: 46700 ns
doutA mismatch. Golden: 4651, Netlist: 0, Time: 46720 ns
doutA mismatch. Golden: 4651, Netlist: 0, Time: 46740 ns
doutB mismatch. Golden: fa1a, Netlist: 0, Time: 46760 ns
doutB mismatch. Golden: fa1a, Netlist: 0, Time: 46780 ns
doutA mismatch. Golden: 21ab, Netlist: 0, Time: 46800 ns
doutB mismatch. Golden: fa1a, Netlist: 0, Time: 46800 ns
doutA mismatch. Golden: 21ab, Netlist: 0, Time: 46820 ns
doutB mismatch. Golden: fa1a, Netlist: 0, Time: 46820 ns
doutA mismatch. Golden: 21ab, Netlist: 0, Time: 46840 ns
doutA mismatch. Golden: 8ef, Netlist: 0, Time: 46880 ns
doutB mismatch. Golden: 5682, Netlist: 0, Time: 46880 ns
doutA mismatch. Golden: 8ef, Netlist: 0, Time: 46900 ns
doutB mismatch. Golden: 672, Netlist: 0, Time: 46920 ns
doutA mismatch. Golden: e418, Netlist: 0, Time: 46940 ns
doutB mismatch. Golden: ae08, Netlist: 0, Time: 46960 ns
doutB mismatch. Golden: f3f8, Netlist: 0, Time: 47000 ns
doutA mismatch. Golden: 36f1, Netlist: 0, Time: 47020 ns
doutA mismatch. Golden: 36f1, Netlist: 0, Time: 47040 ns
doutA mismatch. Golden: bb3f, Netlist: 0, Time: 47080 ns
doutA mismatch. Golden: bb3f, Netlist: 0, Time: 47100 ns
doutB mismatch. Golden: ff43, Netlist: 0, Time: 47100 ns
doutA mismatch. Golden: bb3f, Netlist: 0, Time: 47120 ns
doutA mismatch. Golden: bb3f, Netlist: 0, Time: 47140 ns
doutB mismatch. Golden: 3073, Netlist: 0, Time: 47160 ns
doutB mismatch. Golden: 2114, Netlist: 0, Time: 47200 ns
doutB mismatch. Golden: 2114, Netlist: 0, Time: 47220 ns
doutA mismatch. Golden: abca, Netlist: 0, Time: 47260 ns
doutB mismatch. Golden: 7158, Netlist: 0, Time: 47260 ns
doutB mismatch. Golden: 7158, Netlist: 0, Time: 47280 ns
doutB mismatch. Golden: 7158, Netlist: 0, Time: 47300 ns
doutB mismatch. Golden: 7158, Netlist: 0, Time: 47320 ns
doutB mismatch. Golden: 7158, Netlist: 0, Time: 47340 ns
doutA mismatch. Golden: 9594, Netlist: 0, Time: 47360 ns
doutB mismatch. Golden: 7158, Netlist: 0, Time: 47360 ns
doutB mismatch. Golden: f356, Netlist: 0, Time: 47420 ns
doutA mismatch. Golden: 97d8, Netlist: 0, Time: 47440 ns
doutB mismatch. Golden: f356, Netlist: 0, Time: 47440 ns
doutB mismatch. Golden: f356, Netlist: 0, Time: 47460 ns
doutA mismatch. Golden: 1c45, Netlist: 0, Time: 47520 ns
doutB mismatch. Golden: db4a, Netlist: 0, Time: 47580 ns
doutA mismatch. Golden: 951a, Netlist: 0, Time: 47600 ns
doutB mismatch. Golden: db4a, Netlist: 0, Time: 47600 ns
doutA mismatch. Golden: 951a, Netlist: 0, Time: 47620 ns
doutB mismatch. Golden: db4a, Netlist: 0, Time: 47620 ns
doutB mismatch. Golden: db4a, Netlist: 0, Time: 47640 ns
doutB mismatch. Golden: db4a, Netlist: 0, Time: 47660 ns
doutB mismatch. Golden: db4a, Netlist: 0, Time: 47680 ns
doutB mismatch. Golden: 84a6, Netlist: 0, Time: 47720 ns
doutA mismatch. Golden: 724e, Netlist: 0, Time: 47740 ns
doutB mismatch. Golden: 84a6, Netlist: 0, Time: 47740 ns
doutB mismatch. Golden: 84a6, Netlist: 0, Time: 47760 ns
doutB mismatch. Golden: bcde, Netlist: 0, Time: 47800 ns
doutA mismatch. Golden: c0b2, Netlist: 0, Time: 47820 ns
doutA mismatch. Golden: c0b2, Netlist: 0, Time: 47840 ns
doutB mismatch. Golden: 84a6, Netlist: 0, Time: 47840 ns
doutB mismatch. Golden: 84a6, Netlist: 0, Time: 47860 ns
doutA mismatch. Golden: 19, Netlist: 0, Time: 47880 ns
doutA mismatch. Golden: 19, Netlist: 0, Time: 47900 ns
doutA mismatch. Golden: 4399, Netlist: 0, Time: 47940 ns
doutB mismatch. Golden: 82f4, Netlist: 0, Time: 47940 ns
doutA mismatch. Golden: 4399, Netlist: 0, Time: 47960 ns
doutB mismatch. Golden: 82f4, Netlist: 0, Time: 47960 ns
doutA mismatch. Golden: 4399, Netlist: 0, Time: 47980 ns
doutB mismatch. Golden: 82f4, Netlist: 0, Time: 47980 ns
doutB mismatch. Golden: 82f4, Netlist: 0, Time: 48000 ns
doutB mismatch. Golden: ad22, Netlist: 0, Time: 48060 ns
doutA mismatch. Golden: 6d9a, Netlist: 0, Time: 48100 ns
doutA mismatch. Golden: 6d9a, Netlist: 0, Time: 48120 ns
doutB mismatch. Golden: 5f9f, Netlist: 0, Time: 48120 ns
doutA mismatch. Golden: 6d9a, Netlist: 0, Time: 48140 ns
doutB mismatch. Golden: 5f9f, Netlist: 0, Time: 48140 ns
doutB mismatch. Golden: 5f9f, Netlist: 0, Time: 48160 ns
doutB mismatch. Golden: 5f9f, Netlist: 0, Time: 48180 ns
doutA mismatch. Golden: b2ee, Netlist: 0, Time: 48200 ns
doutA mismatch. Golden: b2ee, Netlist: 0, Time: 48220 ns
doutB mismatch. Golden: 459d, Netlist: 0, Time: 48220 ns
doutB mismatch. Golden: 459d, Netlist: 0, Time: 48240 ns
doutA mismatch. Golden: daaa, Netlist: 0, Time: 48260 ns
doutB mismatch. Golden: 459d, Netlist: 0, Time: 48260 ns
doutA mismatch. Golden: daaa, Netlist: 0, Time: 48280 ns
doutB mismatch. Golden: 6e5f, Netlist: 0, Time: 48300 ns
doutA mismatch. Golden: 5094, Netlist: 0, Time: 48320 ns
doutA mismatch. Golden: 5094, Netlist: 0, Time: 48340 ns
doutB mismatch. Golden: 764b, Netlist: 0, Time: 48340 ns
doutB mismatch. Golden: f3af, Netlist: 0, Time: 48400 ns
doutA mismatch. Golden: 34ad, Netlist: 0, Time: 48420 ns
doutA mismatch. Golden: 34ad, Netlist: 0, Time: 48440 ns
doutA mismatch. Golden: 34ad, Netlist: 0, Time: 48460 ns
doutB mismatch. Golden: fb31, Netlist: 0, Time: 48460 ns
doutB mismatch. Golden: fb31, Netlist: 0, Time: 48480 ns
doutA mismatch. Golden: 5c2f, Netlist: 0, Time: 48520 ns
doutA mismatch. Golden: 5c2f, Netlist: 0, Time: 48540 ns
doutA mismatch. Golden: 5c2f, Netlist: 0, Time: 48560 ns
doutB mismatch. Golden: f623, Netlist: 0, Time: 48560 ns
doutB mismatch. Golden: f623, Netlist: 0, Time: 48580 ns
doutA mismatch. Golden: 5bd7, Netlist: 0, Time: 48620 ns
doutB mismatch. Golden: 6c06, Netlist: 0, Time: 48620 ns
doutA mismatch. Golden: 5bd7, Netlist: 0, Time: 48640 ns
doutB mismatch. Golden: 6c06, Netlist: 0, Time: 48640 ns
doutA mismatch. Golden: 4ccf, Netlist: 0, Time: 48680 ns
doutA mismatch. Golden: 4ccf, Netlist: 0, Time: 48700 ns
doutB mismatch. Golden: be78, Netlist: 0, Time: 48700 ns
doutA mismatch. Golden: c36a, Netlist: 0, Time: 48740 ns
doutB mismatch. Golden: 7a32, Netlist: 0, Time: 48760 ns
doutA mismatch. Golden: 205f, Netlist: 0, Time: 48780 ns
doutB mismatch. Golden: 7a32, Netlist: 0, Time: 48780 ns
doutA mismatch. Golden: 3344, Netlist: 0, Time: 48820 ns
doutB mismatch. Golden: 2439, Netlist: 0, Time: 48820 ns
doutB mismatch. Golden: 2439, Netlist: 0, Time: 48840 ns
doutA mismatch. Golden: 9cc0, Netlist: 0, Time: 48860 ns
doutB mismatch. Golden: 2439, Netlist: 0, Time: 48860 ns
doutB mismatch. Golden: 2439, Netlist: 0, Time: 48880 ns
doutB mismatch. Golden: cffc, Netlist: 0, Time: 48920 ns
doutA mismatch. Golden: da45, Netlist: 0, Time: 48940 ns
doutB mismatch. Golden: cffc, Netlist: 0, Time: 48940 ns
doutA mismatch. Golden: da45, Netlist: 0, Time: 48960 ns
doutB mismatch. Golden: cffc, Netlist: 0, Time: 48960 ns
doutA mismatch. Golden: da45, Netlist: 0, Time: 48980 ns
doutB mismatch. Golden: cffc, Netlist: 0, Time: 48980 ns
doutA mismatch. Golden: da45, Netlist: 0, Time: 49000 ns
doutA mismatch. Golden: da45, Netlist: 0, Time: 49020 ns
doutB mismatch. Golden: 7603, Netlist: 0, Time: 49020 ns
doutA mismatch. Golden: da45, Netlist: 0, Time: 49040 ns
doutB mismatch. Golden: 7603, Netlist: 0, Time: 49040 ns
doutA mismatch. Golden: fec7, Netlist: 0, Time: 49080 ns
doutB mismatch. Golden: 7846, Netlist: 0, Time: 49080 ns
doutA mismatch. Golden: fec7, Netlist: 0, Time: 49100 ns
doutB mismatch. Golden: 53fe, Netlist: 0, Time: 49120 ns
doutA mismatch. Golden: bc54, Netlist: 0, Time: 49140 ns
doutB mismatch. Golden: 53fe, Netlist: 0, Time: 49140 ns
doutB mismatch. Golden: 53fe, Netlist: 0, Time: 49160 ns
doutA mismatch. Golden: b140, Netlist: 0, Time: 49180 ns
doutB mismatch. Golden: 53fe, Netlist: 0, Time: 49180 ns
doutA mismatch. Golden: 5c2f, Netlist: 0, Time: 49220 ns
doutB mismatch. Golden: 3e6e, Netlist: 0, Time: 49220 ns
doutB mismatch. Golden: 3e6e, Netlist: 0, Time: 49240 ns
doutB mismatch. Golden: d758, Netlist: 0, Time: 49300 ns
doutA mismatch. Golden: 5f38, Netlist: 0, Time: 49320 ns
doutA mismatch. Golden: 7d45, Netlist: 0, Time: 49420 ns
doutA mismatch. Golden: 3b1d, Netlist: 0, Time: 49460 ns
doutA mismatch. Golden: 3b1d, Netlist: 0, Time: 49480 ns
doutB mismatch. Golden: 9e41, Netlist: 0, Time: 49480 ns
doutA mismatch. Golden: ba0e, Netlist: 0, Time: 49520 ns
doutA mismatch. Golden: ba0e, Netlist: 0, Time: 49540 ns
doutB mismatch. Golden: 3aa7, Netlist: 0, Time: 49540 ns
doutA mismatch. Golden: ba0e, Netlist: 0, Time: 49560 ns
doutB mismatch. Golden: 583a, Netlist: 0, Time: 49580 ns
doutA mismatch. Golden: 8ea1, Netlist: 0, Time: 49600 ns
doutA mismatch. Golden: 8ea1, Netlist: 0, Time: 49620 ns
doutA mismatch. Golden: 8ea1, Netlist: 0, Time: 49640 ns
doutA mismatch. Golden: 8ea1, Netlist: 0, Time: 49660 ns
doutB mismatch. Golden: b75b, Netlist: 0, Time: 49660 ns
doutA mismatch. Golden: 8ea1, Netlist: 0, Time: 49680 ns
doutA mismatch. Golden: 8ea1, Netlist: 0, Time: 49700 ns
doutB mismatch. Golden: cc85, Netlist: 0, Time: 49700 ns
doutB mismatch. Golden: cc85, Netlist: 0, Time: 49720 ns
doutA mismatch. Golden: 1c45, Netlist: 0, Time: 49740 ns
doutB mismatch. Golden: cc85, Netlist: 0, Time: 49740 ns
doutA mismatch. Golden: 1c45, Netlist: 0, Time: 49760 ns
doutB mismatch. Golden: cc85, Netlist: 0, Time: 49760 ns
doutA mismatch. Golden: 85b9, Netlist: 0, Time: 49800 ns
doutB mismatch. Golden: fb31, Netlist: 0, Time: 49800 ns
doutB mismatch. Golden: fb31, Netlist: 0, Time: 49820 ns
doutA mismatch. Golden: 724e, Netlist: 0, Time: 49860 ns
doutB mismatch. Golden: 3cee, Netlist: 0, Time: 49880 ns
doutA mismatch. Golden: 45c9, Netlist: 0, Time: 49900 ns
doutB mismatch. Golden: 7a32, Netlist: 0, Time: 49920 ns
doutB mismatch. Golden: 7a32, Netlist: 0, Time: 49940 ns
doutA mismatch. Golden: ea89, Netlist: 0, Time: 49980 ns
doutA mismatch. Golden: ea89, Netlist: 0, Time: 50000 ns
doutB mismatch. Golden: f3a9, Netlist: 0, Time: 50040 ns
doutA mismatch. Golden: 915d, Netlist: 0, Time: 50080 ns
doutA mismatch. Golden: 915d, Netlist: 0, Time: 50100 ns
doutB mismatch. Golden: 6eb0, Netlist: 0, Time: 50100 ns
doutA mismatch. Golden: 915d, Netlist: 0, Time: 50120 ns
doutB mismatch. Golden: 6eb0, Netlist: 0, Time: 50120 ns
doutB mismatch. Golden: ea85, Netlist: 0, Time: 50160 ns
doutA mismatch. Golden: 8b82, Netlist: 0, Time: 50180 ns
doutB mismatch. Golden: 9e41, Netlist: 0, Time: 50200 ns
doutB mismatch. Golden: 9e41, Netlist: 0, Time: 50220 ns
doutA mismatch. Golden: 1b67, Netlist: 0, Time: 50340 ns
doutA mismatch. Golden: 1b67, Netlist: 0, Time: 50360 ns
doutA mismatch. Golden: 1b67, Netlist: 0, Time: 50380 ns
doutB mismatch. Golden: 53fe, Netlist: 0, Time: 50380 ns
doutA mismatch. Golden: 1b67, Netlist: 0, Time: 50400 ns
doutA mismatch. Golden: c9dd, Netlist: 0, Time: 50440 ns
doutB mismatch. Golden: fa4c, Netlist: 0, Time: 50460 ns
doutA mismatch. Golden: 8b82, Netlist: 0, Time: 50480 ns
doutA mismatch. Golden: 5a3f, Netlist: 0, Time: 50520 ns
doutB mismatch. Golden: 2ae, Netlist: 0, Time: 50520 ns
doutA mismatch. Golden: e96d, Netlist: 0, Time: 50600 ns
doutB mismatch. Golden: fec1, Netlist: 0, Time: 50600 ns
doutB mismatch. Golden: b034, Netlist: 0, Time: 50680 ns
doutB mismatch. Golden: 99f, Netlist: 0, Time: 50720 ns
doutA mismatch. Golden: e3fb, Netlist: 0, Time: 50760 ns
doutB mismatch. Golden: 472b, Netlist: 0, Time: 50780 ns
doutB mismatch. Golden: 472b, Netlist: 0, Time: 50800 ns
doutA mismatch. Golden: ebc1, Netlist: 0, Time: 50820 ns
doutB mismatch. Golden: 472b, Netlist: 0, Time: 50820 ns
doutB mismatch. Golden: 7073, Netlist: 0, Time: 50860 ns
doutA mismatch. Golden: eced, Netlist: 0, Time: 50880 ns
doutB mismatch. Golden: 7073, Netlist: 0, Time: 50880 ns
doutB mismatch. Golden: 7073, Netlist: 0, Time: 50900 ns
doutA mismatch. Golden: 8ea1, Netlist: 0, Time: 50920 ns
doutB mismatch. Golden: 2b7e, Netlist: 0, Time: 50960 ns
doutB mismatch. Golden: 2b7e, Netlist: 0, Time: 50980 ns
doutA mismatch. Golden: aea, Netlist: 0, Time: 51020 ns
doutA mismatch. Golden: aea, Netlist: 0, Time: 51040 ns
doutB mismatch. Golden: a3da, Netlist: 0, Time: 51040 ns
doutA mismatch. Golden: 67c6, Netlist: 0, Time: 51080 ns
doutB mismatch. Golden: 7f4e, Netlist: 0, Time: 51080 ns
doutB mismatch. Golden: 7f4e, Netlist: 0, Time: 51100 ns
doutB mismatch. Golden: 6096, Netlist: 0, Time: 51140 ns
doutA mismatch. Golden: ace4, Netlist: 0, Time: 51160 ns
doutA mismatch. Golden: ace4, Netlist: 0, Time: 51180 ns
doutB mismatch. Golden: 1fda, Netlist: 0, Time: 51200 ns
doutA mismatch. Golden: b654, Netlist: 0, Time: 51220 ns
doutB mismatch. Golden: 1fda, Netlist: 0, Time: 51220 ns
1037 comparison(s) mismatched
ERROR: SIM: Simulation Failed
- /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v:79: Verilog $finish
INFO: SGT: Gate simulation for design: ram_true_dp_out_reg_512x16_block had ended


#########Raptor Performance Data#########
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.06
Build    : 1.1.7
Hash     : c51467a
Date     : Jun 14 2024
Type     : Engineering
Log Time   : Fri Jun 14 13:42:01 2024 GMT

[ 18:42:01 ] Analysis has started
[ 18:42:01 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/ram_true_dp_out_reg_512x16_block/run_1/synth_1_1/analysis/ram_true_dp_out_reg_512x16_block_analyzer.cmd
[ 18:42:01 ] Duration: 80 ms. Max utilization: 44 MB
[ 18:42:01 ] Synthesize has started
[ 18:42:01 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/yosys -s ram_true_dp_out_reg_512x16_block.ys -l ram_true_dp_out_reg_512x16_block_synth.log
[ 18:42:13 ] Duration: 12686 ms. Max utilization: 59 MB
[ 18:42:14 ] Gate Simulation has started
[ 18:42:14 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/HDL_simulator/verilator/share/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --timing --trace-fst  -DSIM_VERILATOR --top-module co_sim_ram_true_dp_out_reg_512x16_block -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v --binary /nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/ram_true_dp_out_reg_512x16_block/run_1/synth_1_1/synthesis/ram_true_dp_out_reg_512x16_block_post_synth.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_IRQ.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FCLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M0.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_M.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_DMA.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_S.v
[ 18:42:32 ] Duration: 18339 ms. Max utilization: 139 MB
[ 18:42:32 ] Command: make -j -C obj_dir/ -f Vco_sim_ram_true_dp_out_reg_512x16_block.mk Vco_sim_ram_true_dp_out_reg_512x16_block
[ 18:42:32 ] Duration: 47 ms. Max utilization: 105 MB
[ 18:42:32 ] Command: obj_dir/Vco_sim_ram_true_dp_out_reg_512x16_block
[ 18:42:32 ] Duration: 67 ms. Max utilization: 464 MB
#############################################


Total RunTime to run raptor_run.sh: 32
Peak Memory Usage: 117360
ExecEndTime: 1718372552
Rapid Silicon Raptor Design Suite
Version  : 2024.06
Build    : 1.1.7
Hash     : c51467a
Date     : Jun 14 2024
Type     : Engineering
