{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479801965368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479801965386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 03:06:05 2016 " "Processing started: Tue Nov 22 03:06:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479801965386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801965386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Xmit -c Xmit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Xmit -c Xmit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801965387 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1479801967624 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1479801967625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register_4-SYN " "Found design unit 1: shift_register_4-SYN" {  } { { "shift_register_4.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/shift_register_4.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801992404 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register_4 " "Found entity 1: shift_register_4" {  } { { "shift_register_4.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/shift_register_4.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801992404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801992404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xmittop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xmittop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xmitTop-rtl " "Found design unit 1: xmitTop-rtl" {  } { { "xmitTop.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801992418 ""} { "Info" "ISGN_ENTITY_NAME" "1 xmitTop " "Found entity 1: xmitTop" {  } { { "xmitTop.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801992418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801992418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_FSM-arch " "Found design unit 1: in_FSM-arch" {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801992430 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_FSM " "Found entity 1: in_FSM" {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801992430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801992430 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "main_FSM.v " "Can't analyze file -- file main_FSM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1479801992452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_8-SYN " "Found design unit 1: fifo_8-SYN" {  } { { "fifo_8.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/fifo_8.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801992464 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_8 " "Found entity 1: fifo_8" {  } { { "fifo_8.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/fifo_8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801992464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801992464 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "input_fsm.vhd " "Can't analyze file -- file input_fsm.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1479801992482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_FSM-rtl " "Found design unit 1: out_FSM-rtl" {  } { { "out_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/out_FSM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801992493 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_FSM " "Found entity 1: out_FSM" {  } { { "out_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/out_FSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801992493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801992493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_buffer-SYN " "Found design unit 1: output_buffer-SYN" {  } { { "output_buffer.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/output_buffer.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801992504 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_buffer " "Found entity 1: output_buffer" {  } { { "output_buffer.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/output_buffer.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801992504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801992504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fsm_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file out_fsm_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_FSM_tester " "Found entity 1: out_FSM_tester" {  } { { "out_FSM_tester.v" "" { Text "C:/altera_lite/16.0/xlit/Xmit/out_FSM_tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801992516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801992516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inbuff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inbuff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inbuff-SYN " "Found design unit 1: inbuff-SYN" {  } { { "inbuff.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/inbuff.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801992528 ""} { "Info" "ISGN_ENTITY_NAME" "1 inbuff " "Found entity 1: inbuff" {  } { { "inbuff.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/inbuff.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801992528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801992528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inBuffer-arch " "Found design unit 1: inBuffer-arch" {  } { { "inBuffer.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/inBuffer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801992540 ""} { "Info" "ISGN_ENTITY_NAME" "1 inBuffer " "Found entity 1: inBuffer" {  } { { "inBuffer.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/inBuffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801992540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801992540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inbuffcon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inbuffcon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inbuffcon-SYN " "Found design unit 1: inbuffcon-SYN" {  } { { "inbuffcon.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/inbuffcon.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801992555 ""} { "Info" "ISGN_ENTITY_NAME" "1 inbuffcon " "Found entity 1: inbuffcon" {  } { { "inbuffcon.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/inbuffcon.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801992555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801992555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_1-SYN " "Found design unit 1: fifo_1-SYN" {  } { { "FIFO_1.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/FIFO_1.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801992570 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_1 " "Found entity 1: FIFO_1" {  } { { "FIFO_1.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/FIFO_1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801992570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801992570 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock out_FSM_tester.v(13) " "Verilog HDL Implicit Net warning at out_FSM_tester.v(13): created implicit net for \"clock\"" {  } { { "out_FSM_tester.v" "" { Text "C:/altera_lite/16.0/xlit/Xmit/out_FSM_tester.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479801992583 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "in_FSM " "Elaborating entity \"in_FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1479801993099 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hi in_FSM.vhd(38) " "VHDL Signal Declaration warning at in_FSM.vhd(38): used explicit default value for signal \"hi\" because signal was never assigned a value" {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1479801993111 "|in_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "emptyc in_FSM.vhd(39) " "Verilog HDL or VHDL warning at in_FSM.vhd(39): object \"emptyc\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479801993111 "|in_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty_priority in_FSM.vhd(39) " "Verilog HDL or VHDL warning at in_FSM.vhd(39): object \"empty_priority\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479801993112 "|in_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty_stop in_FSM.vhd(39) " "Verilog HDL or VHDL warning at in_FSM.vhd(39): object \"empty_stop\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479801993112 "|in_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fulld in_FSM.vhd(40) " "Verilog HDL or VHDL warning at in_FSM.vhd(40): object \"fulld\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479801993112 "|in_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fullc in_FSM.vhd(40) " "Verilog HDL or VHDL warning at in_FSM.vhd(40): object \"fullc\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479801993112 "|in_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full_priority in_FSM.vhd(40) " "Verilog HDL or VHDL warning at in_FSM.vhd(40): object \"full_priority\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479801993112 "|in_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full_stop in_FSM.vhd(40) " "Verilog HDL or VHDL warning at in_FSM.vhd(40): object \"full_stop\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479801993113 "|in_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last in_FSM.vhd(50) " "Verilog HDL or VHDL warning at in_FSM.vhd(50): object \"last\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479801993113 "|in_FSM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lasto in_FSM.vhd(51) " "VHDL Signal Declaration warning at in_FSM.vhd(51): used implicit default value for signal \"lasto\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1479801993113 "|in_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctrl_ctrl_prev in_FSM.vhd(104) " "VHDL Process Statement warning at in_FSM.vhd(104): signal \"ctrl_ctrl_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479801993114 "|in_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "emptyd in_FSM.vhd(159) " "VHDL Process Statement warning at in_FSM.vhd(159): signal \"emptyd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479801993118 "|in_FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outstartas in_FSM.vhd(137) " "VHDL Process Statement warning at in_FSM.vhd(137): inferring latch(es) for signal or variable \"outstartas\", which holds its previous value in one or more paths through the process" {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 137 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479801993119 "|in_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outtrans in_FSM.vhd(182) " "VHDL Process Statement warning at in_FSM.vhd(182): signal \"outtrans\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479801993120 "|in_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outstartas in_FSM.vhd(137) " "Inferred latch for \"outstartas\" at in_FSM.vhd(137)" {  } { { "in_FSM.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801993135 "|in_FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inbuff inbuff:inbuff_comp " "Elaborating entity \"inbuff\" for hierarchy \"inbuff:inbuff_comp\"" {  } { { "in_FSM.vhd" "inbuff_comp" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479801993248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inbuffcon inbuffcon:inbuffcon_comp " "Elaborating entity \"inbuffcon\" for hierarchy \"inbuffcon:inbuffcon_comp\"" {  } { { "in_FSM.vhd" "inbuffcon_comp" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479801993282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\"" {  } { { "inbuffcon.vhd" "dcfifo_component" { Text "C:/altera_lite/16.0/xlit/Xmit/inbuffcon.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479801994592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\"" {  } { { "inbuffcon.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/inbuffcon.vhd" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479801994624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component " "Instantiated megafunction \"inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479801994629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479801994629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479801994629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479801994629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479801994629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479801994629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479801994629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479801994629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479801994629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479801994629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479801994629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479801994629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479801994629 ""}  } { { "inbuffcon.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/inbuffcon.vhd" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479801994629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_r6q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_r6q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_r6q1 " "Found entity 1: dcfifo_r6q1" {  } { { "db/dcfifo_r6q1.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_r6q1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801994833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801994833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_r6q1 inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated " "Elaborating entity \"dcfifo_r6q1\" for hierarchy \"inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479801994834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fu6 " "Found entity 1: a_graycounter_fu6" {  } { { "db/a_graycounter_fu6.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/a_graycounter_fu6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801995056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801995056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fu6 inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|a_graycounter_fu6:rdptr_g1p " "Elaborating entity \"a_graycounter_fu6\" for hierarchy \"inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|a_graycounter_fu6:rdptr_g1p\"" {  } { { "db/dcfifo_r6q1.tdf" "rdptr_g1p" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_r6q1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479801995057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_bcc " "Found entity 1: a_graycounter_bcc" {  } { { "db/a_graycounter_bcc.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/a_graycounter_bcc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801995269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801995269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_bcc inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|a_graycounter_bcc:wrptr_g1p " "Elaborating entity \"a_graycounter_bcc\" for hierarchy \"inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|a_graycounter_bcc:wrptr_g1p\"" {  } { { "db/dcfifo_r6q1.tdf" "wrptr_g1p" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_r6q1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479801995270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_46d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_46d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_46d1 " "Found entity 1: altsyncram_46d1" {  } { { "db/altsyncram_46d1.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_46d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801995509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801995509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_46d1 inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|altsyncram_46d1:fifo_ram " "Elaborating entity \"altsyncram_46d1\" for hierarchy \"inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|altsyncram_46d1:fifo_ram\"" {  } { { "db/dcfifo_r6q1.tdf" "fifo_ram" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_r6q1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479801995511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_0ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801995628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801995628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_r6q1.tdf" "rs_dgwp" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_r6q1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479801995630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801995693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801995693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe12" { Text "C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_0ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479801995694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_1ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801995776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801995776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_r6q1.tdf" "ws_dgrp" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_r6q1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479801995777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801995843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801995843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe15 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe15\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe15" { Text "C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_1ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479801995845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1v5 " "Found entity 1: cmpr_1v5" {  } { { "db/cmpr_1v5.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/cmpr_1v5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801996055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801996055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1v5 inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|cmpr_1v5:rdempty_eq_comp " "Elaborating entity \"cmpr_1v5\" for hierarchy \"inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|cmpr_1v5:rdempty_eq_comp\"" {  } { { "db/dcfifo_r6q1.tdf" "rdempty_eq_comp" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_r6q1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479801996056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_1 FIFO_1:inbuff_priority " "Elaborating entity \"FIFO_1\" for hierarchy \"FIFO_1:inbuff_priority\"" {  } { { "in_FSM.vhd" "inbuff_priority" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479801996108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO_1:inbuff_priority\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\"" {  } { { "FIFO_1.vhd" "dcfifo_component" { Text "C:/altera_lite/16.0/xlit/Xmit/FIFO_1.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479801997365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_1:inbuff_priority\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\"" {  } { { "FIFO_1.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/FIFO_1.vhd" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479801997395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_1:inbuff_priority\|dcfifo:dcfifo_component " "Instantiated megafunction \"FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479801997395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479801997395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479801997395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479801997395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479801997395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479801997395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479801997395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479801997395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479801997395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479801997395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479801997395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479801997395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479801997395 ""}  } { { "FIFO_1.vhd" "" { Text "C:/altera_lite/16.0/xlit/Xmit/FIFO_1.vhd" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479801997395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_e3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_e3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_e3q1 " "Found entity 1: dcfifo_e3q1" {  } { { "db/dcfifo_e3q1.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801997593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801997593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_e3q1 FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated " "Elaborating entity \"dcfifo_e3q1\" for hierarchy \"FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479801997595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nv6 " "Found entity 1: a_graycounter_nv6" {  } { { "db/a_graycounter_nv6.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/a_graycounter_nv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801997814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801997814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nv6 FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|a_graycounter_nv6:rdptr_g1p " "Elaborating entity \"a_graycounter_nv6\" for hierarchy \"FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|a_graycounter_nv6:rdptr_g1p\"" {  } { { "db/dcfifo_e3q1.tdf" "rdptr_g1p" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479801997815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jdc " "Found entity 1: a_graycounter_jdc" {  } { { "db/a_graycounter_jdc.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/a_graycounter_jdc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801998014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801998014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jdc FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|a_graycounter_jdc:wrptr_g1p " "Elaborating entity \"a_graycounter_jdc\" for hierarchy \"FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|a_graycounter_jdc:wrptr_g1p\"" {  } { { "db/dcfifo_e3q1.tdf" "wrptr_g1p" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479801998016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s2d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s2d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s2d1 " "Found entity 1: altsyncram_s2d1" {  } { { "db/altsyncram_s2d1.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_s2d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801998231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801998231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s2d1 FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|altsyncram_s2d1:fifo_ram " "Elaborating entity \"altsyncram_s2d1\" for hierarchy \"FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|altsyncram_s2d1:fifo_ram\"" {  } { { "db/dcfifo_e3q1.tdf" "fifo_ram" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479801998233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801998299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801998299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_e3q1.tdf" "rs_dgwp" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479801998301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801998365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801998365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe6 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe6\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe6" { Text "C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479801998367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_bpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801998442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801998442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_e3q1.tdf" "ws_dgrp" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479801998445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801998516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801998516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe9 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe9\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe9" { Text "C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_bpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479801998518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_906.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_906 " "Found entity 1: cmpr_906" {  } { { "db/cmpr_906.tdf" "" { Text "C:/altera_lite/16.0/xlit/Xmit/db/cmpr_906.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479801998727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479801998727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_906 FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|cmpr_906:rdempty_eq_comp " "Elaborating entity \"cmpr_906\" for hierarchy \"FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|cmpr_906:rdempty_eq_comp\"" {  } { { "db/dcfifo_e3q1.tdf" "rdempty_eq_comp" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479801998729 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "aclr wrptr_g1p " "Port \"aclr\" does not exist in macrofunction \"wrptr_g1p\"" {  } { { "db/dcfifo_e3q1.tdf" "wrptr_g1p" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf" 51 2 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479802000060 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cnt_en wrptr_g1p " "Port \"cnt_en\" does not exist in macrofunction \"wrptr_g1p\"" {  } { { "db/dcfifo_e3q1.tdf" "wrptr_g1p" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf" 51 2 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479802000060 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "q\[9\] a_graycounter_jdc FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|a_graycounter_jdc:wrptr_g1p " "Port \"q\[9\]\" does not exist in entity definition of \"a_graycounter_jdc\".  The port's range differs between the entity definition and its actual instantiation, \"FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|a_graycounter_jdc:wrptr_g1p\"." {  } { { "db/dcfifo_e3q1.tdf" "wrptr_g1p" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf" 51 2 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1479802000062 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "aclr rdptr_g1p " "Port \"aclr\" does not exist in macrofunction \"rdptr_g1p\"" {  } { { "db/dcfifo_e3q1.tdf" "rdptr_g1p" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf" 50 2 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479802000063 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cnt_en rdptr_g1p " "Port \"cnt_en\" does not exist in macrofunction \"rdptr_g1p\"" {  } { { "db/dcfifo_e3q1.tdf" "rdptr_g1p" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf" 50 2 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479802000063 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "q\[9\] a_graycounter_nv6 FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|a_graycounter_nv6:rdptr_g1p " "Port \"q\[9\]\" does not exist in entity definition of \"a_graycounter_nv6\".  The port's range differs between the entity definition and its actual instantiation, \"FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|a_graycounter_nv6:rdptr_g1p\"." {  } { { "db/dcfifo_e3q1.tdf" "rdptr_g1p" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf" 50 2 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1479802000063 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "aclr wrptr_g1p " "Port \"aclr\" does not exist in macrofunction \"wrptr_g1p\"" {  } { { "db/dcfifo_e3q1.tdf" "wrptr_g1p" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf" 51 2 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479802000065 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cnt_en wrptr_g1p " "Port \"cnt_en\" does not exist in macrofunction \"wrptr_g1p\"" {  } { { "db/dcfifo_e3q1.tdf" "wrptr_g1p" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf" 51 2 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479802000065 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "q\[9\] a_graycounter_jdc FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|a_graycounter_jdc:wrptr_g1p " "Port \"q\[9\]\" does not exist in entity definition of \"a_graycounter_jdc\".  The port's range differs between the entity definition and its actual instantiation, \"FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|a_graycounter_jdc:wrptr_g1p\"." {  } { { "db/dcfifo_e3q1.tdf" "wrptr_g1p" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf" 51 2 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1479802000065 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "aclr rdptr_g1p " "Port \"aclr\" does not exist in macrofunction \"rdptr_g1p\"" {  } { { "db/dcfifo_e3q1.tdf" "rdptr_g1p" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf" 50 2 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479802000065 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cnt_en rdptr_g1p " "Port \"cnt_en\" does not exist in macrofunction \"rdptr_g1p\"" {  } { { "db/dcfifo_e3q1.tdf" "rdptr_g1p" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf" 50 2 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479802000066 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "q\[9\] a_graycounter_nv6 FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|a_graycounter_nv6:rdptr_g1p " "Port \"q\[9\]\" does not exist in entity definition of \"a_graycounter_nv6\".  The port's range differs between the entity definition and its actual instantiation, \"FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|a_graycounter_nv6:rdptr_g1p\"." {  } { { "db/dcfifo_e3q1.tdf" "rdptr_g1p" { Text "C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_e3q1.tdf" 50 2 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1479802000066 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data inbuff_comp " "Port \"data\" does not exist in macrofunction \"inbuff_comp\"" {  } { { "in_FSM.vhd" "inbuff_comp" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 213 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479802000069 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "q inbuff:inbuff_comp 8 9 " "Actual width (8) of port \"q\" on instance \"inbuff:inbuff_comp\" is not compatible with the formal port width (9) declared by the instantiated entity" {  } { { "in_FSM.vhd" "inbuff_comp" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 213 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1479802000069 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rdclk inbuff_comp " "Port \"rdclk\" does not exist in macrofunction \"inbuff_comp\"" {  } { { "in_FSM.vhd" "inbuff_comp" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 213 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479802000069 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rdempty inbuff_comp " "Port \"rdempty\" does not exist in macrofunction \"inbuff_comp\"" {  } { { "in_FSM.vhd" "inbuff_comp" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 213 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479802000070 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "rdreq inbuff_comp " "Port \"rdreq\" does not exist in macrofunction \"inbuff_comp\"" {  } { { "in_FSM.vhd" "inbuff_comp" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 213 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479802000070 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "wrclk inbuff_comp " "Port \"wrclk\" does not exist in macrofunction \"inbuff_comp\"" {  } { { "in_FSM.vhd" "inbuff_comp" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 213 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479802000070 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "wrfull inbuff_comp " "Port \"wrfull\" does not exist in macrofunction \"inbuff_comp\"" {  } { { "in_FSM.vhd" "inbuff_comp" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 213 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479802000070 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "wrreq inbuff_comp " "Port \"wrreq\" does not exist in macrofunction \"inbuff_comp\"" {  } { { "in_FSM.vhd" "inbuff_comp" { Text "C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd" 213 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479802000070 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "950 " "Peak virtual memory: 950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479802000864 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 22 03:06:40 2016 " "Processing ended: Tue Nov 22 03:06:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479802000864 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479802000864 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479802000864 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479802000864 ""}
