# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Practica2.srcs/sources_1/imports/p2/divisor_3.vhd" \
"../../../../Practica2.srcs/sim_1/imports/p2/tb_divisor_3.vhd" \

# Do not sort compile order
nosort
