$date
	Fri Mar 22 22:57:18 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var wire 20 ! result_SHFTR [19:0] $end
$var wire 20 " result_SHFTL [19:0] $end
$var wire 20 # result2_SWAP [19:0] $end
$var wire 20 $ result1_SWAP [19:0] $end
$var reg 5 % amount [4:0] $end
$var reg 1 & clk $end
$var reg 20 ' data [19:0] $end
$var reg 20 ( data1 [19:0] $end
$var reg 20 ) data2 [19:0] $end
$scope module SHFTL_inst $end
$var wire 5 * amount [4:0] $end
$var wire 20 + data [19:0] $end
$var reg 20 , result [19:0] $end
$upscope $end
$scope module SHFTR_inst $end
$var wire 5 - amount [4:0] $end
$var wire 20 . data [19:0] $end
$var reg 20 / result [19:0] $end
$upscope $end
$scope module SWAP_inst $end
$var wire 20 0 data1 [19:0] $end
$var wire 20 1 data2 [19:0] $end
$var reg 20 2 result1 [19:0] $end
$var reg 20 3 result2 [19:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1010 3
b11110 2
b11110 1
b1010 0
b10 /
b10100 .
b11 -
b10100000 ,
b10100 +
b11 *
b11110 )
b1010 (
b10100 '
0&
b11 %
b11110 $
b1010 #
b10100000 "
b10 !
$end
#5
1&
#10
b11 !
b11 /
b111100 "
b111100 ,
0&
b101 )
b101 1
b101 (
b101 0
b10 %
b10 *
b10 -
b1111 '
b1111 +
b1111 .
#15
1&
#20
b101000 #
b101000 3
b110010 $
b110010 2
b0 "
b0 ,
b0 !
b0 /
0&
b110010 )
b110010 1
b101000 (
b101000 0
b11001 %
b11001 *
b11001 -
b11110 '
b11110 +
b11110 .
#25
1&
#30
0&
