
EMADAV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f24  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  08005fe4  08005fe4  00015fe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080061d4  080061d4  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  080061d4  080061d4  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  080061d4  080061d4  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080061d4  080061d4  000161d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080061d8  080061d8  000161d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080061dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001184  20000074  08006250  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200011f8  08006250  000211f8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014fe8  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e8c  00000000  00000000  00035084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001188  00000000  00000000  00037f10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001050  00000000  00000000  00039098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a697  00000000  00000000  0003a0e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015c81  00000000  00000000  0005477f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099432  00000000  00000000  0006a400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00103832  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004338  00000000  00000000  00103884  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000074 	.word	0x20000074
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005fcc 	.word	0x08005fcc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000078 	.word	0x20000078
 8000104:	08005fcc 	.word	0x08005fcc

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b084      	sub	sp, #16
 8000238:	af00      	add	r7, sp, #0
 800023a:	60f8      	str	r0, [r7, #12]
 800023c:	60b9      	str	r1, [r7, #8]
 800023e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000240:	68fb      	ldr	r3, [r7, #12]
 8000242:	4a06      	ldr	r2, [pc, #24]	; (800025c <vApplicationGetIdleTaskMemory+0x28>)
 8000244:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000246:	68bb      	ldr	r3, [r7, #8]
 8000248:	4a05      	ldr	r2, [pc, #20]	; (8000260 <vApplicationGetIdleTaskMemory+0x2c>)
 800024a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	2280      	movs	r2, #128	; 0x80
 8000250:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	46bd      	mov	sp, r7
 8000256:	b004      	add	sp, #16
 8000258:	bd80      	pop	{r7, pc}
 800025a:	46c0      	nop			; (mov r8, r8)
 800025c:	20000090 	.word	0x20000090
 8000260:	20000144 	.word	0x20000144

08000264 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000264:	b5b0      	push	{r4, r5, r7, lr}
 8000266:	b096      	sub	sp, #88	; 0x58
 8000268:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800026a:	f000 fd71 	bl	8000d50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800026e:	f000 f859 	bl	8000324 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000272:	f000 f963 	bl	800053c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000276:	f000 f929 	bl	80004cc <MX_USART1_UART_Init>
  MX_TIM2_Init();
 800027a:	f000 f8a7 	bl	80003cc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  sprintf(HEADER1, "Initialized USB Serial Comunication \n");
 800027e:	4a20      	ldr	r2, [pc, #128]	; (8000300 <main+0x9c>)
 8000280:	4b20      	ldr	r3, [pc, #128]	; (8000304 <main+0xa0>)
 8000282:	0011      	movs	r1, r2
 8000284:	0018      	movs	r0, r3
 8000286:	f005 faed 	bl	8005864 <siprintf>
  HAL_UART_Transmit(&huart1, HEADER1, sizeof(HEADER1), 38);
 800028a:	491e      	ldr	r1, [pc, #120]	; (8000304 <main+0xa0>)
 800028c:	481e      	ldr	r0, [pc, #120]	; (8000308 <main+0xa4>)
 800028e:	2326      	movs	r3, #38	; 0x26
 8000290:	2228      	movs	r2, #40	; 0x28
 8000292:	f002 fe89 	bl	8002fa8 <HAL_UART_Transmit>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000296:	213c      	movs	r1, #60	; 0x3c
 8000298:	187b      	adds	r3, r7, r1
 800029a:	4a1c      	ldr	r2, [pc, #112]	; (800030c <main+0xa8>)
 800029c:	ca31      	ldmia	r2!, {r0, r4, r5}
 800029e:	c331      	stmia	r3!, {r0, r4, r5}
 80002a0:	ca31      	ldmia	r2!, {r0, r4, r5}
 80002a2:	c331      	stmia	r3!, {r0, r4, r5}
 80002a4:	6812      	ldr	r2, [r2, #0]
 80002a6:	601a      	str	r2, [r3, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80002a8:	187b      	adds	r3, r7, r1
 80002aa:	2100      	movs	r1, #0
 80002ac:	0018      	movs	r0, r3
 80002ae:	f004 f8cc 	bl	800444a <osThreadCreate>
 80002b2:	0002      	movs	r2, r0
 80002b4:	4b16      	ldr	r3, [pc, #88]	; (8000310 <main+0xac>)
 80002b6:	601a      	str	r2, [r3, #0]

  /* definition and creation of AmplifierTask */
  osThreadDef(AmplifierTask, StartAmplifierTask, osPriorityNormal, 0, 128);
 80002b8:	2120      	movs	r1, #32
 80002ba:	187b      	adds	r3, r7, r1
 80002bc:	4a15      	ldr	r2, [pc, #84]	; (8000314 <main+0xb0>)
 80002be:	ca31      	ldmia	r2!, {r0, r4, r5}
 80002c0:	c331      	stmia	r3!, {r0, r4, r5}
 80002c2:	ca31      	ldmia	r2!, {r0, r4, r5}
 80002c4:	c331      	stmia	r3!, {r0, r4, r5}
 80002c6:	6812      	ldr	r2, [r2, #0]
 80002c8:	601a      	str	r2, [r3, #0]
  AmplifierTaskHandle = osThreadCreate(osThread(AmplifierTask), NULL);
 80002ca:	187b      	adds	r3, r7, r1
 80002cc:	2100      	movs	r1, #0
 80002ce:	0018      	movs	r0, r3
 80002d0:	f004 f8bb 	bl	800444a <osThreadCreate>
 80002d4:	0002      	movs	r2, r0
 80002d6:	4b10      	ldr	r3, [pc, #64]	; (8000318 <main+0xb4>)
 80002d8:	601a      	str	r2, [r3, #0]

  /* definition and creation of SerialTask */
  osThreadDef(SerialTask, StartSerialTask, osPriorityNormal, 0, 128);
 80002da:	1d3b      	adds	r3, r7, #4
 80002dc:	4a0f      	ldr	r2, [pc, #60]	; (800031c <main+0xb8>)
 80002de:	ca13      	ldmia	r2!, {r0, r1, r4}
 80002e0:	c313      	stmia	r3!, {r0, r1, r4}
 80002e2:	ca13      	ldmia	r2!, {r0, r1, r4}
 80002e4:	c313      	stmia	r3!, {r0, r1, r4}
 80002e6:	6812      	ldr	r2, [r2, #0]
 80002e8:	601a      	str	r2, [r3, #0]
  SerialTaskHandle = osThreadCreate(osThread(SerialTask), NULL);
 80002ea:	1d3b      	adds	r3, r7, #4
 80002ec:	2100      	movs	r1, #0
 80002ee:	0018      	movs	r0, r3
 80002f0:	f004 f8ab 	bl	800444a <osThreadCreate>
 80002f4:	0002      	movs	r2, r0
 80002f6:	4b0a      	ldr	r3, [pc, #40]	; (8000320 <main+0xbc>)
 80002f8:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80002fa:	f004 f89e 	bl	800443a <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002fe:	e7fe      	b.n	80002fe <main+0x9a>
 8000300:	0800600c 	.word	0x0800600c
 8000304:	20000424 	.word	0x20000424
 8000308:	2000038c 	.word	0x2000038c
 800030c:	08006034 	.word	0x08006034
 8000310:	20000414 	.word	0x20000414
 8000314:	08006050 	.word	0x08006050
 8000318:	20000418 	.word	0x20000418
 800031c:	0800606c 	.word	0x0800606c
 8000320:	2000041c 	.word	0x2000041c

08000324 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000324:	b590      	push	{r4, r7, lr}
 8000326:	b099      	sub	sp, #100	; 0x64
 8000328:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800032a:	242c      	movs	r4, #44	; 0x2c
 800032c:	193b      	adds	r3, r7, r4
 800032e:	0018      	movs	r0, r3
 8000330:	2334      	movs	r3, #52	; 0x34
 8000332:	001a      	movs	r2, r3
 8000334:	2100      	movs	r1, #0
 8000336:	f005 f96e 	bl	8005616 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800033a:	231c      	movs	r3, #28
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	0018      	movs	r0, r3
 8000340:	2310      	movs	r3, #16
 8000342:	001a      	movs	r2, r3
 8000344:	2100      	movs	r1, #0
 8000346:	f005 f966 	bl	8005616 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800034a:	1d3b      	adds	r3, r7, #4
 800034c:	0018      	movs	r0, r3
 800034e:	2318      	movs	r3, #24
 8000350:	001a      	movs	r2, r3
 8000352:	2100      	movs	r1, #0
 8000354:	f005 f95f 	bl	8005616 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 8000358:	193b      	adds	r3, r7, r4
 800035a:	2220      	movs	r2, #32
 800035c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800035e:	193b      	adds	r3, r7, r4
 8000360:	2201      	movs	r2, #1
 8000362:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000364:	193b      	adds	r3, r7, r4
 8000366:	2200      	movs	r2, #0
 8000368:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800036a:	193b      	adds	r3, r7, r4
 800036c:	0018      	movs	r0, r3
 800036e:	f000 ffeb 	bl	8001348 <HAL_RCC_OscConfig>
 8000372:	1e03      	subs	r3, r0, #0
 8000374:	d001      	beq.n	800037a <SystemClock_Config+0x56>
  {
    Error_Handler();
 8000376:	f000 fad5 	bl	8000924 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800037a:	211c      	movs	r1, #28
 800037c:	187b      	adds	r3, r7, r1
 800037e:	2207      	movs	r2, #7
 8000380:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 8000382:	187b      	adds	r3, r7, r1
 8000384:	2203      	movs	r2, #3
 8000386:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000388:	187b      	adds	r3, r7, r1
 800038a:	2200      	movs	r2, #0
 800038c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800038e:	187b      	adds	r3, r7, r1
 8000390:	2200      	movs	r2, #0
 8000392:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000394:	187b      	adds	r3, r7, r1
 8000396:	2101      	movs	r1, #1
 8000398:	0018      	movs	r0, r3
 800039a:	f001 fb5b 	bl	8001a54 <HAL_RCC_ClockConfig>
 800039e:	1e03      	subs	r3, r0, #0
 80003a0:	d001      	beq.n	80003a6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80003a2:	f000 fabf 	bl	8000924 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80003a6:	1d3b      	adds	r3, r7, #4
 80003a8:	2201      	movs	r2, #1
 80003aa:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80003ac:	1d3b      	adds	r3, r7, #4
 80003ae:	2200      	movs	r2, #0
 80003b0:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003b2:	1d3b      	adds	r3, r7, #4
 80003b4:	0018      	movs	r0, r3
 80003b6:	f001 fce3 	bl	8001d80 <HAL_RCCEx_PeriphCLKConfig>
 80003ba:	1e03      	subs	r3, r0, #0
 80003bc:	d001      	beq.n	80003c2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80003be:	f000 fab1 	bl	8000924 <Error_Handler>
  }
}
 80003c2:	46c0      	nop			; (mov r8, r8)
 80003c4:	46bd      	mov	sp, r7
 80003c6:	b019      	add	sp, #100	; 0x64
 80003c8:	bd90      	pop	{r4, r7, pc}
	...

080003cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b08e      	sub	sp, #56	; 0x38
 80003d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80003d2:	2328      	movs	r3, #40	; 0x28
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	0018      	movs	r0, r3
 80003d8:	2310      	movs	r3, #16
 80003da:	001a      	movs	r2, r3
 80003dc:	2100      	movs	r1, #0
 80003de:	f005 f91a 	bl	8005616 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003e2:	2320      	movs	r3, #32
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	0018      	movs	r0, r3
 80003e8:	2308      	movs	r3, #8
 80003ea:	001a      	movs	r2, r3
 80003ec:	2100      	movs	r1, #0
 80003ee:	f005 f912 	bl	8005616 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80003f2:	1d3b      	adds	r3, r7, #4
 80003f4:	0018      	movs	r0, r3
 80003f6:	231c      	movs	r3, #28
 80003f8:	001a      	movs	r2, r3
 80003fa:	2100      	movs	r1, #0
 80003fc:	f005 f90b 	bl	8005616 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000400:	4b30      	ldr	r3, [pc, #192]	; (80004c4 <MX_TIM2_Init+0xf8>)
 8000402:	2280      	movs	r2, #128	; 0x80
 8000404:	05d2      	lsls	r2, r2, #23
 8000406:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000408:	4b2e      	ldr	r3, [pc, #184]	; (80004c4 <MX_TIM2_Init+0xf8>)
 800040a:	2200      	movs	r2, #0
 800040c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800040e:	4b2d      	ldr	r3, [pc, #180]	; (80004c4 <MX_TIM2_Init+0xf8>)
 8000410:	2200      	movs	r2, #0
 8000412:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000414:	4b2b      	ldr	r3, [pc, #172]	; (80004c4 <MX_TIM2_Init+0xf8>)
 8000416:	4a2c      	ldr	r2, [pc, #176]	; (80004c8 <MX_TIM2_Init+0xfc>)
 8000418:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800041a:	4b2a      	ldr	r3, [pc, #168]	; (80004c4 <MX_TIM2_Init+0xf8>)
 800041c:	2200      	movs	r2, #0
 800041e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000420:	4b28      	ldr	r3, [pc, #160]	; (80004c4 <MX_TIM2_Init+0xf8>)
 8000422:	2280      	movs	r2, #128	; 0x80
 8000424:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000426:	4b27      	ldr	r3, [pc, #156]	; (80004c4 <MX_TIM2_Init+0xf8>)
 8000428:	0018      	movs	r0, r3
 800042a:	f001 fd97 	bl	8001f5c <HAL_TIM_Base_Init>
 800042e:	1e03      	subs	r3, r0, #0
 8000430:	d001      	beq.n	8000436 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000432:	f000 fa77 	bl	8000924 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000436:	2128      	movs	r1, #40	; 0x28
 8000438:	187b      	adds	r3, r7, r1
 800043a:	2280      	movs	r2, #128	; 0x80
 800043c:	0152      	lsls	r2, r2, #5
 800043e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000440:	187a      	adds	r2, r7, r1
 8000442:	4b20      	ldr	r3, [pc, #128]	; (80004c4 <MX_TIM2_Init+0xf8>)
 8000444:	0011      	movs	r1, r2
 8000446:	0018      	movs	r0, r3
 8000448:	f002 f8dc 	bl	8002604 <HAL_TIM_ConfigClockSource>
 800044c:	1e03      	subs	r3, r0, #0
 800044e:	d001      	beq.n	8000454 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8000450:	f000 fa68 	bl	8000924 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000454:	4b1b      	ldr	r3, [pc, #108]	; (80004c4 <MX_TIM2_Init+0xf8>)
 8000456:	0018      	movs	r0, r3
 8000458:	f001 fe1c 	bl	8002094 <HAL_TIM_PWM_Init>
 800045c:	1e03      	subs	r3, r0, #0
 800045e:	d001      	beq.n	8000464 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000460:	f000 fa60 	bl	8000924 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000464:	2120      	movs	r1, #32
 8000466:	187b      	adds	r3, r7, r1
 8000468:	2200      	movs	r2, #0
 800046a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800046c:	187b      	adds	r3, r7, r1
 800046e:	2200      	movs	r2, #0
 8000470:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000472:	187a      	adds	r2, r7, r1
 8000474:	4b13      	ldr	r3, [pc, #76]	; (80004c4 <MX_TIM2_Init+0xf8>)
 8000476:	0011      	movs	r1, r2
 8000478:	0018      	movs	r0, r3
 800047a:	f002 fcd9 	bl	8002e30 <HAL_TIMEx_MasterConfigSynchronization>
 800047e:	1e03      	subs	r3, r0, #0
 8000480:	d001      	beq.n	8000486 <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 8000482:	f000 fa4f 	bl	8000924 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000486:	1d3b      	adds	r3, r7, #4
 8000488:	2260      	movs	r2, #96	; 0x60
 800048a:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 150;
 800048c:	1d3b      	adds	r3, r7, #4
 800048e:	2296      	movs	r2, #150	; 0x96
 8000490:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000492:	1d3b      	adds	r3, r7, #4
 8000494:	2202      	movs	r2, #2
 8000496:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8000498:	1d3b      	adds	r3, r7, #4
 800049a:	2204      	movs	r2, #4
 800049c:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800049e:	1d39      	adds	r1, r7, #4
 80004a0:	4b08      	ldr	r3, [pc, #32]	; (80004c4 <MX_TIM2_Init+0xf8>)
 80004a2:	2204      	movs	r2, #4
 80004a4:	0018      	movs	r0, r3
 80004a6:	f001 ffe7 	bl	8002478 <HAL_TIM_PWM_ConfigChannel>
 80004aa:	1e03      	subs	r3, r0, #0
 80004ac:	d001      	beq.n	80004b2 <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 80004ae:	f000 fa39 	bl	8000924 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80004b2:	4b04      	ldr	r3, [pc, #16]	; (80004c4 <MX_TIM2_Init+0xf8>)
 80004b4:	0018      	movs	r0, r3
 80004b6:	f000 fa89 	bl	80009cc <HAL_TIM_MspPostInit>

}
 80004ba:	46c0      	nop			; (mov r8, r8)
 80004bc:	46bd      	mov	sp, r7
 80004be:	b00e      	add	sp, #56	; 0x38
 80004c0:	bd80      	pop	{r7, pc}
 80004c2:	46c0      	nop			; (mov r8, r8)
 80004c4:	20000344 	.word	0x20000344
 80004c8:	0000ffff 	.word	0x0000ffff

080004cc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80004d0:	4b18      	ldr	r3, [pc, #96]	; (8000534 <MX_USART1_UART_Init+0x68>)
 80004d2:	4a19      	ldr	r2, [pc, #100]	; (8000538 <MX_USART1_UART_Init+0x6c>)
 80004d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80004d6:	4b17      	ldr	r3, [pc, #92]	; (8000534 <MX_USART1_UART_Init+0x68>)
 80004d8:	2296      	movs	r2, #150	; 0x96
 80004da:	0192      	lsls	r2, r2, #6
 80004dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80004de:	4b15      	ldr	r3, [pc, #84]	; (8000534 <MX_USART1_UART_Init+0x68>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80004e4:	4b13      	ldr	r3, [pc, #76]	; (8000534 <MX_USART1_UART_Init+0x68>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80004ea:	4b12      	ldr	r3, [pc, #72]	; (8000534 <MX_USART1_UART_Init+0x68>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80004f0:	4b10      	ldr	r3, [pc, #64]	; (8000534 <MX_USART1_UART_Init+0x68>)
 80004f2:	220c      	movs	r2, #12
 80004f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004f6:	4b0f      	ldr	r3, [pc, #60]	; (8000534 <MX_USART1_UART_Init+0x68>)
 80004f8:	2200      	movs	r2, #0
 80004fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80004fc:	4b0d      	ldr	r3, [pc, #52]	; (8000534 <MX_USART1_UART_Init+0x68>)
 80004fe:	2200      	movs	r2, #0
 8000500:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000502:	4b0c      	ldr	r3, [pc, #48]	; (8000534 <MX_USART1_UART_Init+0x68>)
 8000504:	2200      	movs	r2, #0
 8000506:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8000508:	4b0a      	ldr	r3, [pc, #40]	; (8000534 <MX_USART1_UART_Init+0x68>)
 800050a:	2230      	movs	r2, #48	; 0x30
 800050c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 800050e:	4b09      	ldr	r3, [pc, #36]	; (8000534 <MX_USART1_UART_Init+0x68>)
 8000510:	2280      	movs	r2, #128	; 0x80
 8000512:	0152      	lsls	r2, r2, #5
 8000514:	639a      	str	r2, [r3, #56]	; 0x38
  huart1.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8000516:	4b07      	ldr	r3, [pc, #28]	; (8000534 <MX_USART1_UART_Init+0x68>)
 8000518:	2280      	movs	r2, #128	; 0x80
 800051a:	0192      	lsls	r2, r2, #6
 800051c:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800051e:	4b05      	ldr	r3, [pc, #20]	; (8000534 <MX_USART1_UART_Init+0x68>)
 8000520:	0018      	movs	r0, r3
 8000522:	f002 fced 	bl	8002f00 <HAL_UART_Init>
 8000526:	1e03      	subs	r3, r0, #0
 8000528:	d001      	beq.n	800052e <MX_USART1_UART_Init+0x62>
  {
    Error_Handler();
 800052a:	f000 f9fb 	bl	8000924 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800052e:	46c0      	nop			; (mov r8, r8)
 8000530:	46bd      	mov	sp, r7
 8000532:	bd80      	pop	{r7, pc}
 8000534:	2000038c 	.word	0x2000038c
 8000538:	40013800 	.word	0x40013800

0800053c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800053c:	b590      	push	{r4, r7, lr}
 800053e:	b089      	sub	sp, #36	; 0x24
 8000540:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000542:	240c      	movs	r4, #12
 8000544:	193b      	adds	r3, r7, r4
 8000546:	0018      	movs	r0, r3
 8000548:	2314      	movs	r3, #20
 800054a:	001a      	movs	r2, r3
 800054c:	2100      	movs	r1, #0
 800054e:	f005 f862 	bl	8005616 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000552:	4b25      	ldr	r3, [pc, #148]	; (80005e8 <MX_GPIO_Init+0xac>)
 8000554:	695a      	ldr	r2, [r3, #20]
 8000556:	4b24      	ldr	r3, [pc, #144]	; (80005e8 <MX_GPIO_Init+0xac>)
 8000558:	2180      	movs	r1, #128	; 0x80
 800055a:	03c9      	lsls	r1, r1, #15
 800055c:	430a      	orrs	r2, r1
 800055e:	615a      	str	r2, [r3, #20]
 8000560:	4b21      	ldr	r3, [pc, #132]	; (80005e8 <MX_GPIO_Init+0xac>)
 8000562:	695a      	ldr	r2, [r3, #20]
 8000564:	2380      	movs	r3, #128	; 0x80
 8000566:	03db      	lsls	r3, r3, #15
 8000568:	4013      	ands	r3, r2
 800056a:	60bb      	str	r3, [r7, #8]
 800056c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800056e:	4b1e      	ldr	r3, [pc, #120]	; (80005e8 <MX_GPIO_Init+0xac>)
 8000570:	695a      	ldr	r2, [r3, #20]
 8000572:	4b1d      	ldr	r3, [pc, #116]	; (80005e8 <MX_GPIO_Init+0xac>)
 8000574:	2180      	movs	r1, #128	; 0x80
 8000576:	0289      	lsls	r1, r1, #10
 8000578:	430a      	orrs	r2, r1
 800057a:	615a      	str	r2, [r3, #20]
 800057c:	4b1a      	ldr	r3, [pc, #104]	; (80005e8 <MX_GPIO_Init+0xac>)
 800057e:	695a      	ldr	r2, [r3, #20]
 8000580:	2380      	movs	r3, #128	; 0x80
 8000582:	029b      	lsls	r3, r3, #10
 8000584:	4013      	ands	r3, r2
 8000586:	607b      	str	r3, [r7, #4]
 8000588:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STANDBY__AMPLIFIER_GPIO_Port, STANDBY__AMPLIFIER_Pin, GPIO_PIN_RESET);
 800058a:	2390      	movs	r3, #144	; 0x90
 800058c:	05db      	lsls	r3, r3, #23
 800058e:	2200      	movs	r2, #0
 8000590:	2101      	movs	r1, #1
 8000592:	0018      	movs	r0, r3
 8000594:	f000 febb 	bl	800130e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : STANDBY__AMPLIFIER_Pin */
  GPIO_InitStruct.Pin = STANDBY__AMPLIFIER_Pin;
 8000598:	193b      	adds	r3, r7, r4
 800059a:	2201      	movs	r2, #1
 800059c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800059e:	193b      	adds	r3, r7, r4
 80005a0:	2201      	movs	r2, #1
 80005a2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a4:	193b      	adds	r3, r7, r4
 80005a6:	2200      	movs	r2, #0
 80005a8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005aa:	193b      	adds	r3, r7, r4
 80005ac:	2200      	movs	r2, #0
 80005ae:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(STANDBY__AMPLIFIER_GPIO_Port, &GPIO_InitStruct);
 80005b0:	193a      	adds	r2, r7, r4
 80005b2:	2390      	movs	r3, #144	; 0x90
 80005b4:	05db      	lsls	r3, r3, #23
 80005b6:	0011      	movs	r1, r2
 80005b8:	0018      	movs	r0, r3
 80005ba:	f000 fd23 	bl	8001004 <HAL_GPIO_Init>

  /*Configure GPIO pin : MUTE_BUTTON_Pin */
  GPIO_InitStruct.Pin = MUTE_BUTTON_Pin;
 80005be:	193b      	adds	r3, r7, r4
 80005c0:	2204      	movs	r2, #4
 80005c2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005c4:	193b      	adds	r3, r7, r4
 80005c6:	2200      	movs	r2, #0
 80005c8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ca:	193b      	adds	r3, r7, r4
 80005cc:	2200      	movs	r2, #0
 80005ce:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(MUTE_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80005d0:	193a      	adds	r2, r7, r4
 80005d2:	2390      	movs	r3, #144	; 0x90
 80005d4:	05db      	lsls	r3, r3, #23
 80005d6:	0011      	movs	r1, r2
 80005d8:	0018      	movs	r0, r3
 80005da:	f000 fd13 	bl	8001004 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80005de:	46c0      	nop			; (mov r8, r8)
 80005e0:	46bd      	mov	sp, r7
 80005e2:	b009      	add	sp, #36	; 0x24
 80005e4:	bd90      	pop	{r4, r7, pc}
 80005e6:	46c0      	nop			; (mov r8, r8)
 80005e8:	40021000 	.word	0x40021000

080005ec <HAL_UART_RxCpltCallback>:




void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
  HAL_UART_Receive_IT(&huart1, Rx_data, 1);
 80005f4:	4904      	ldr	r1, [pc, #16]	; (8000608 <HAL_UART_RxCpltCallback+0x1c>)
 80005f6:	4b05      	ldr	r3, [pc, #20]	; (800060c <HAL_UART_RxCpltCallback+0x20>)
 80005f8:	2201      	movs	r2, #1
 80005fa:	0018      	movs	r0, r3
 80005fc:	f002 fd74 	bl	80030e8 <HAL_UART_Receive_IT>
}
 8000600:	46c0      	nop			; (mov r8, r8)
 8000602:	46bd      	mov	sp, r7
 8000604:	b002      	add	sp, #8
 8000606:	bd80      	pop	{r7, pc}
 8000608:	20000450 	.word	0x20000450
 800060c:	2000038c 	.word	0x2000038c

08000610 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b082      	sub	sp, #8
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000618:	2001      	movs	r0, #1
 800061a:	f003 ff63 	bl	80044e4 <osDelay>
 800061e:	e7fb      	b.n	8000618 <StartDefaultTask+0x8>

08000620 <StartAmplifierTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartAmplifierTask */
void StartAmplifierTask(void const * argument)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartAmplifierTask */
  /* Infinite loop */
  for(;;)
  {
	osDelay(1);
 8000628:	2001      	movs	r0, #1
 800062a:	f003 ff5b 	bl	80044e4 <osDelay>
	MuteButtonState = HAL_GPIO_ReadPin(MUTE_BUTTON_GPIO_Port, MUTE_BUTTON_Pin); // GET STATE MUTE BUTTON 'CURRENT STATE IS NEGETIVE'
 800062e:	2390      	movs	r3, #144	; 0x90
 8000630:	05db      	lsls	r3, r3, #23
 8000632:	2104      	movs	r1, #4
 8000634:	0018      	movs	r0, r3
 8000636:	f000 fe4d 	bl	80012d4 <HAL_GPIO_ReadPin>
 800063a:	0003      	movs	r3, r0
 800063c:	1e5a      	subs	r2, r3, #1
 800063e:	4193      	sbcs	r3, r2
 8000640:	b2da      	uxtb	r2, r3
 8000642:	4b37      	ldr	r3, [pc, #220]	; (8000720 <StartAmplifierTask+0x100>)
 8000644:	701a      	strb	r2, [r3, #0]
	MuteButtonState = !MuteButtonState; 	// REVERSE NEGATIVE TO POSITIVE SIGNAL
 8000646:	4b36      	ldr	r3, [pc, #216]	; (8000720 <StartAmplifierTask+0x100>)
 8000648:	781b      	ldrb	r3, [r3, #0]
 800064a:	1e5a      	subs	r2, r3, #1
 800064c:	4193      	sbcs	r3, r2
 800064e:	b2db      	uxtb	r3, r3
 8000650:	2201      	movs	r2, #1
 8000652:	4053      	eors	r3, r2
 8000654:	b2db      	uxtb	r3, r3
 8000656:	1c1a      	adds	r2, r3, #0
 8000658:	2301      	movs	r3, #1
 800065a:	4013      	ands	r3, r2
 800065c:	b2da      	uxtb	r2, r3
 800065e:	4b30      	ldr	r3, [pc, #192]	; (8000720 <StartAmplifierTask+0x100>)
 8000660:	701a      	strb	r2, [r3, #0]

	if ((MuteButtonState == true && StateAmplifier == false)||(SerialCommand == 1 ))	//CHECK STATUS BUTTON
 8000662:	4b2f      	ldr	r3, [pc, #188]	; (8000720 <StartAmplifierTask+0x100>)
 8000664:	781b      	ldrb	r3, [r3, #0]
 8000666:	2b00      	cmp	r3, #0
 8000668:	d006      	beq.n	8000678 <StartAmplifierTask+0x58>
 800066a:	4b2e      	ldr	r3, [pc, #184]	; (8000724 <StartAmplifierTask+0x104>)
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	2201      	movs	r2, #1
 8000670:	4053      	eors	r3, r2
 8000672:	b2db      	uxtb	r3, r3
 8000674:	2b00      	cmp	r3, #0
 8000676:	d103      	bne.n	8000680 <StartAmplifierTask+0x60>
 8000678:	4b2b      	ldr	r3, [pc, #172]	; (8000728 <StartAmplifierTask+0x108>)
 800067a:	781b      	ldrb	r3, [r3, #0]
 800067c:	2b01      	cmp	r3, #1
 800067e:	d120      	bne.n	80006c2 <StartAmplifierTask+0xa2>
	{
		StateAmplifier = true;
 8000680:	4b28      	ldr	r3, [pc, #160]	; (8000724 <StartAmplifierTask+0x104>)
 8000682:	2201      	movs	r2, #1
 8000684:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(STANDBY__AMPLIFIER_GPIO_Port, STANDBY__AMPLIFIER_Pin, GPIO_PIN_SET);
 8000686:	2390      	movs	r3, #144	; 0x90
 8000688:	05db      	lsls	r3, r3, #23
 800068a:	2201      	movs	r2, #1
 800068c:	2101      	movs	r1, #1
 800068e:	0018      	movs	r0, r3
 8000690:	f000 fe3d 	bl	800130e <HAL_GPIO_WritePin>
		osDelay(200);
 8000694:	20c8      	movs	r0, #200	; 0xc8
 8000696:	f003 ff25 	bl	80044e4 <osDelay>
		//HAL_GPIO_WritePin(MUTE_AMPLIFIER_GPIO_Port, MUTE_AMPLIFIER_Pin, GPIO_PIN_RESET);
		TIM2->CCR2 = 110; // MAX VOLTAGE 4.20Vdc On Mute pin  110 Max Value
 800069a:	2380      	movs	r3, #128	; 0x80
 800069c:	05db      	lsls	r3, r3, #23
 800069e:	226e      	movs	r2, #110	; 0x6e
 80006a0:	639a      	str	r2, [r3, #56]	; 0x38
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80006a2:	4b22      	ldr	r3, [pc, #136]	; (800072c <StartAmplifierTask+0x10c>)
 80006a4:	2104      	movs	r1, #4
 80006a6:	0018      	movs	r0, r3
 80006a8:	f001 fd4c 	bl	8002144 <HAL_TIM_PWM_Start>
		MuteButtonState = false;
 80006ac:	4b1c      	ldr	r3, [pc, #112]	; (8000720 <StartAmplifierTask+0x100>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	701a      	strb	r2, [r3, #0]
		SerialCommand = 0;
 80006b2:	4b1d      	ldr	r3, [pc, #116]	; (8000728 <StartAmplifierTask+0x108>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	701a      	strb	r2, [r3, #0]
		osDelay(1000);
 80006b8:	23fa      	movs	r3, #250	; 0xfa
 80006ba:	009b      	lsls	r3, r3, #2
 80006bc:	0018      	movs	r0, r3
 80006be:	f003 ff11 	bl	80044e4 <osDelay>
	}
	if ((MuteButtonState == true && StateAmplifier == true)||(SerialCommand == 2 ))	//CHECK STATUS BUTTON
 80006c2:	4b17      	ldr	r3, [pc, #92]	; (8000720 <StartAmplifierTask+0x100>)
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d003      	beq.n	80006d2 <StartAmplifierTask+0xb2>
 80006ca:	4b16      	ldr	r3, [pc, #88]	; (8000724 <StartAmplifierTask+0x104>)
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d103      	bne.n	80006da <StartAmplifierTask+0xba>
 80006d2:	4b15      	ldr	r3, [pc, #84]	; (8000728 <StartAmplifierTask+0x108>)
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	2b02      	cmp	r3, #2
 80006d8:	d1a6      	bne.n	8000628 <StartAmplifierTask+0x8>
	{
		StateAmplifier = false;
 80006da:	4b12      	ldr	r3, [pc, #72]	; (8000724 <StartAmplifierTask+0x104>)
 80006dc:	2200      	movs	r2, #0
 80006de:	701a      	strb	r2, [r3, #0]
		//HAL_GPIO_WritePin(MUTE_AMPLIFIER_GPIO_Port, MUTE_AMPLIFIER_Pin, GPIO_PIN_SET);
		TIM2->CCR2 = 1; // MAX VOLTAGE 0.360Vdc On Mute pin
 80006e0:	2380      	movs	r3, #128	; 0x80
 80006e2:	05db      	lsls	r3, r3, #23
 80006e4:	2201      	movs	r2, #1
 80006e6:	639a      	str	r2, [r3, #56]	; 0x38
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80006e8:	4b10      	ldr	r3, [pc, #64]	; (800072c <StartAmplifierTask+0x10c>)
 80006ea:	2104      	movs	r1, #4
 80006ec:	0018      	movs	r0, r3
 80006ee:	f001 fd29 	bl	8002144 <HAL_TIM_PWM_Start>
		osDelay(200);
 80006f2:	20c8      	movs	r0, #200	; 0xc8
 80006f4:	f003 fef6 	bl	80044e4 <osDelay>
		HAL_GPIO_WritePin(STANDBY__AMPLIFIER_GPIO_Port, STANDBY__AMPLIFIER_Pin, GPIO_PIN_RESET);
 80006f8:	2390      	movs	r3, #144	; 0x90
 80006fa:	05db      	lsls	r3, r3, #23
 80006fc:	2200      	movs	r2, #0
 80006fe:	2101      	movs	r1, #1
 8000700:	0018      	movs	r0, r3
 8000702:	f000 fe04 	bl	800130e <HAL_GPIO_WritePin>
		MuteButtonState = false;
 8000706:	4b06      	ldr	r3, [pc, #24]	; (8000720 <StartAmplifierTask+0x100>)
 8000708:	2200      	movs	r2, #0
 800070a:	701a      	strb	r2, [r3, #0]
		SerialCommand = 0;
 800070c:	4b06      	ldr	r3, [pc, #24]	; (8000728 <StartAmplifierTask+0x108>)
 800070e:	2200      	movs	r2, #0
 8000710:	701a      	strb	r2, [r3, #0]
		osDelay(1000);
 8000712:	23fa      	movs	r3, #250	; 0xfa
 8000714:	009b      	lsls	r3, r3, #2
 8000716:	0018      	movs	r0, r3
 8000718:	f003 fee4 	bl	80044e4 <osDelay>
	osDelay(1);
 800071c:	e784      	b.n	8000628 <StartAmplifierTask+0x8>
 800071e:	46c0      	nop			; (mov r8, r8)
 8000720:	20000422 	.word	0x20000422
 8000724:	20000420 	.word	0x20000420
 8000728:	20000451 	.word	0x20000451
 800072c:	20000344 	.word	0x20000344

08000730 <StartSerialTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSerialTask */
void StartSerialTask(void const * argument)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSerialTask */
  /* Infinite loop */
  for(;;)
  {
	//--------------------FOR SERIAL COMUNICATION---------------------------------------------
	osDelay(1);
 8000738:	2001      	movs	r0, #1
 800073a:	f003 fed3 	bl	80044e4 <osDelay>
	//----------------------------TX COMUNICATION---------------------------------------------
	MuteButtonState = HAL_GPIO_ReadPin(MUTE_BUTTON_GPIO_Port, MUTE_BUTTON_Pin); // GET STATE MUTE BUTTON 'CURRENT STATE IS NEGETIVE'
 800073e:	2390      	movs	r3, #144	; 0x90
 8000740:	05db      	lsls	r3, r3, #23
 8000742:	2104      	movs	r1, #4
 8000744:	0018      	movs	r0, r3
 8000746:	f000 fdc5 	bl	80012d4 <HAL_GPIO_ReadPin>
 800074a:	0003      	movs	r3, r0
 800074c:	1e5a      	subs	r2, r3, #1
 800074e:	4193      	sbcs	r3, r2
 8000750:	b2da      	uxtb	r2, r3
 8000752:	4b5d      	ldr	r3, [pc, #372]	; (80008c8 <StartSerialTask+0x198>)
 8000754:	701a      	strb	r2, [r3, #0]
	MuteButtonState = !MuteButtonState; 	// REVERSE NEGATIVE TO POSITIVE SIGNAL
 8000756:	4b5c      	ldr	r3, [pc, #368]	; (80008c8 <StartSerialTask+0x198>)
 8000758:	781b      	ldrb	r3, [r3, #0]
 800075a:	1e5a      	subs	r2, r3, #1
 800075c:	4193      	sbcs	r3, r2
 800075e:	b2db      	uxtb	r3, r3
 8000760:	2201      	movs	r2, #1
 8000762:	4053      	eors	r3, r2
 8000764:	b2db      	uxtb	r3, r3
 8000766:	1c1a      	adds	r2, r3, #0
 8000768:	2301      	movs	r3, #1
 800076a:	4013      	ands	r3, r2
 800076c:	b2da      	uxtb	r2, r3
 800076e:	4b56      	ldr	r3, [pc, #344]	; (80008c8 <StartSerialTask+0x198>)
 8000770:	701a      	strb	r2, [r3, #0]

	if ((MuteButtonState == true)||(SerialCommand != 0))
 8000772:	4b55      	ldr	r3, [pc, #340]	; (80008c8 <StartSerialTask+0x198>)
 8000774:	781b      	ldrb	r3, [r3, #0]
 8000776:	2b00      	cmp	r3, #0
 8000778:	d103      	bne.n	8000782 <StartSerialTask+0x52>
 800077a:	4b54      	ldr	r3, [pc, #336]	; (80008cc <StartSerialTask+0x19c>)
 800077c:	781b      	ldrb	r3, [r3, #0]
 800077e:	2b00      	cmp	r3, #0
 8000780:	d055      	beq.n	800082e <StartSerialTask+0xfe>
	{
		if ((StateAmplifier == true)&&(StateAmplifier != OldStateAmplifier))
 8000782:	4b53      	ldr	r3, [pc, #332]	; (80008d0 <StartSerialTask+0x1a0>)
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	2b00      	cmp	r3, #0
 8000788:	d025      	beq.n	80007d6 <StartSerialTask+0xa6>
 800078a:	4b51      	ldr	r3, [pc, #324]	; (80008d0 <StartSerialTask+0x1a0>)
 800078c:	781a      	ldrb	r2, [r3, #0]
 800078e:	4b51      	ldr	r3, [pc, #324]	; (80008d4 <StartSerialTask+0x1a4>)
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	429a      	cmp	r2, r3
 8000794:	d01f      	beq.n	80007d6 <StartSerialTask+0xa6>
		{
			  sprintf(HEADER1, "Px_AMPLIFIER ON_Sx");
 8000796:	4a50      	ldr	r2, [pc, #320]	; (80008d8 <StartSerialTask+0x1a8>)
 8000798:	4b50      	ldr	r3, [pc, #320]	; (80008dc <StartSerialTask+0x1ac>)
 800079a:	0011      	movs	r1, r2
 800079c:	0018      	movs	r0, r3
 800079e:	f005 f861 	bl	8005864 <siprintf>
			  sprintf(CR, "\r\n");
 80007a2:	4a4f      	ldr	r2, [pc, #316]	; (80008e0 <StartSerialTask+0x1b0>)
 80007a4:	4b4f      	ldr	r3, [pc, #316]	; (80008e4 <StartSerialTask+0x1b4>)
 80007a6:	0011      	movs	r1, r2
 80007a8:	0018      	movs	r0, r3
 80007aa:	f005 f85b 	bl	8005864 <siprintf>
			  HAL_UART_Transmit(&huart1, HEADER1, sizeof(HEADER1), 18);
 80007ae:	494b      	ldr	r1, [pc, #300]	; (80008dc <StartSerialTask+0x1ac>)
 80007b0:	484d      	ldr	r0, [pc, #308]	; (80008e8 <StartSerialTask+0x1b8>)
 80007b2:	2312      	movs	r3, #18
 80007b4:	2228      	movs	r2, #40	; 0x28
 80007b6:	f002 fbf7 	bl	8002fa8 <HAL_UART_Transmit>
			  HAL_UART_Transmit(&huart1, (uint8_t *)CR, sizeof(CR), 0xFFFF);
 80007ba:	4b4c      	ldr	r3, [pc, #304]	; (80008ec <StartSerialTask+0x1bc>)
 80007bc:	4949      	ldr	r1, [pc, #292]	; (80008e4 <StartSerialTask+0x1b4>)
 80007be:	484a      	ldr	r0, [pc, #296]	; (80008e8 <StartSerialTask+0x1b8>)
 80007c0:	2204      	movs	r2, #4
 80007c2:	f002 fbf1 	bl	8002fa8 <HAL_UART_Transmit>
			  OldStateAmplifier = StateAmplifier;
 80007c6:	4b42      	ldr	r3, [pc, #264]	; (80008d0 <StartSerialTask+0x1a0>)
 80007c8:	781a      	ldrb	r2, [r3, #0]
 80007ca:	4b42      	ldr	r3, [pc, #264]	; (80008d4 <StartSerialTask+0x1a4>)
 80007cc:	701a      	strb	r2, [r3, #0]
			  SerialCommand = 0;
 80007ce:	4b3f      	ldr	r3, [pc, #252]	; (80008cc <StartSerialTask+0x19c>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	701a      	strb	r2, [r3, #0]
		{
 80007d4:	e02b      	b.n	800082e <StartSerialTask+0xfe>
		}
		else if ((StateAmplifier == false)&&(StateAmplifier != OldStateAmplifier))
 80007d6:	4b3e      	ldr	r3, [pc, #248]	; (80008d0 <StartSerialTask+0x1a0>)
 80007d8:	781b      	ldrb	r3, [r3, #0]
 80007da:	2201      	movs	r2, #1
 80007dc:	4053      	eors	r3, r2
 80007de:	b2db      	uxtb	r3, r3
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d024      	beq.n	800082e <StartSerialTask+0xfe>
 80007e4:	4b3a      	ldr	r3, [pc, #232]	; (80008d0 <StartSerialTask+0x1a0>)
 80007e6:	781a      	ldrb	r2, [r3, #0]
 80007e8:	4b3a      	ldr	r3, [pc, #232]	; (80008d4 <StartSerialTask+0x1a4>)
 80007ea:	781b      	ldrb	r3, [r3, #0]
 80007ec:	429a      	cmp	r2, r3
 80007ee:	d01e      	beq.n	800082e <StartSerialTask+0xfe>
		{
			  sprintf(HEADER1, "Px_AMPLIFIER OFF_Sx");
 80007f0:	4a3f      	ldr	r2, [pc, #252]	; (80008f0 <StartSerialTask+0x1c0>)
 80007f2:	4b3a      	ldr	r3, [pc, #232]	; (80008dc <StartSerialTask+0x1ac>)
 80007f4:	0011      	movs	r1, r2
 80007f6:	0018      	movs	r0, r3
 80007f8:	f005 f834 	bl	8005864 <siprintf>
			  sprintf(CR, "\r\n");
 80007fc:	4a38      	ldr	r2, [pc, #224]	; (80008e0 <StartSerialTask+0x1b0>)
 80007fe:	4b39      	ldr	r3, [pc, #228]	; (80008e4 <StartSerialTask+0x1b4>)
 8000800:	0011      	movs	r1, r2
 8000802:	0018      	movs	r0, r3
 8000804:	f005 f82e 	bl	8005864 <siprintf>
			  HAL_UART_Transmit(&huart1, HEADER1, sizeof(HEADER1), 18);
 8000808:	4934      	ldr	r1, [pc, #208]	; (80008dc <StartSerialTask+0x1ac>)
 800080a:	4837      	ldr	r0, [pc, #220]	; (80008e8 <StartSerialTask+0x1b8>)
 800080c:	2312      	movs	r3, #18
 800080e:	2228      	movs	r2, #40	; 0x28
 8000810:	f002 fbca 	bl	8002fa8 <HAL_UART_Transmit>
			  HAL_UART_Transmit(&huart1, (uint8_t *)CR, sizeof(CR), 0xFFFF);
 8000814:	4b35      	ldr	r3, [pc, #212]	; (80008ec <StartSerialTask+0x1bc>)
 8000816:	4933      	ldr	r1, [pc, #204]	; (80008e4 <StartSerialTask+0x1b4>)
 8000818:	4833      	ldr	r0, [pc, #204]	; (80008e8 <StartSerialTask+0x1b8>)
 800081a:	2204      	movs	r2, #4
 800081c:	f002 fbc4 	bl	8002fa8 <HAL_UART_Transmit>
			  OldStateAmplifier = StateAmplifier;
 8000820:	4b2b      	ldr	r3, [pc, #172]	; (80008d0 <StartSerialTask+0x1a0>)
 8000822:	781a      	ldrb	r2, [r3, #0]
 8000824:	4b2b      	ldr	r3, [pc, #172]	; (80008d4 <StartSerialTask+0x1a4>)
 8000826:	701a      	strb	r2, [r3, #0]
			  SerialCommand = 0;
 8000828:	4b28      	ldr	r3, [pc, #160]	; (80008cc <StartSerialTask+0x19c>)
 800082a:	2200      	movs	r2, #0
 800082c:	701a      	strb	r2, [r3, #0]
		}
	}
	//----------------------------RX COMUNICATION---------------------------------------------
	HAL_UART_Receive_IT(&huart1, Rx_data, 1);
 800082e:	4931      	ldr	r1, [pc, #196]	; (80008f4 <StartSerialTask+0x1c4>)
 8000830:	4b2d      	ldr	r3, [pc, #180]	; (80008e8 <StartSerialTask+0x1b8>)
 8000832:	2201      	movs	r2, #1
 8000834:	0018      	movs	r0, r3
 8000836:	f002 fc57 	bl	80030e8 <HAL_UART_Receive_IT>
	if (Rx_data[0] == 49) // COMMAND 1
 800083a:	4b2e      	ldr	r3, [pc, #184]	; (80008f4 <StartSerialTask+0x1c4>)
 800083c:	781b      	ldrb	r3, [r3, #0]
 800083e:	2b31      	cmp	r3, #49	; 0x31
 8000840:	d11e      	bne.n	8000880 <StartSerialTask+0x150>
	{
		sprintf(HEADER1, "Px_Command ON Amplifier Received_Sx");
 8000842:	4a2d      	ldr	r2, [pc, #180]	; (80008f8 <StartSerialTask+0x1c8>)
 8000844:	4b25      	ldr	r3, [pc, #148]	; (80008dc <StartSerialTask+0x1ac>)
 8000846:	0011      	movs	r1, r2
 8000848:	0018      	movs	r0, r3
 800084a:	f005 f80b 	bl	8005864 <siprintf>
		sprintf(CR, "\r\n");
 800084e:	4a24      	ldr	r2, [pc, #144]	; (80008e0 <StartSerialTask+0x1b0>)
 8000850:	4b24      	ldr	r3, [pc, #144]	; (80008e4 <StartSerialTask+0x1b4>)
 8000852:	0011      	movs	r1, r2
 8000854:	0018      	movs	r0, r3
 8000856:	f005 f805 	bl	8005864 <siprintf>
		HAL_UART_Transmit(&huart1, HEADER1, sizeof(HEADER1), 35);
 800085a:	4920      	ldr	r1, [pc, #128]	; (80008dc <StartSerialTask+0x1ac>)
 800085c:	4822      	ldr	r0, [pc, #136]	; (80008e8 <StartSerialTask+0x1b8>)
 800085e:	2323      	movs	r3, #35	; 0x23
 8000860:	2228      	movs	r2, #40	; 0x28
 8000862:	f002 fba1 	bl	8002fa8 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, (uint8_t *)CR, sizeof(CR), 0xFFFF);
 8000866:	4b21      	ldr	r3, [pc, #132]	; (80008ec <StartSerialTask+0x1bc>)
 8000868:	491e      	ldr	r1, [pc, #120]	; (80008e4 <StartSerialTask+0x1b4>)
 800086a:	481f      	ldr	r0, [pc, #124]	; (80008e8 <StartSerialTask+0x1b8>)
 800086c:	2204      	movs	r2, #4
 800086e:	f002 fb9b 	bl	8002fa8 <HAL_UART_Transmit>
		SerialCommand = 1; 			//COMMAND START AMPIFIER AND SOUND
 8000872:	4b16      	ldr	r3, [pc, #88]	; (80008cc <StartSerialTask+0x19c>)
 8000874:	2201      	movs	r2, #1
 8000876:	701a      	strb	r2, [r3, #0]
		Rx_data[0] = 0;
 8000878:	4b1e      	ldr	r3, [pc, #120]	; (80008f4 <StartSerialTask+0x1c4>)
 800087a:	2200      	movs	r2, #0
 800087c:	701a      	strb	r2, [r3, #0]
 800087e:	e75b      	b.n	8000738 <StartSerialTask+0x8>
	}
	else if ((Rx_data[0] == 50))    // COMMAND 2
 8000880:	4b1c      	ldr	r3, [pc, #112]	; (80008f4 <StartSerialTask+0x1c4>)
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	2b32      	cmp	r3, #50	; 0x32
 8000886:	d000      	beq.n	800088a <StartSerialTask+0x15a>
 8000888:	e756      	b.n	8000738 <StartSerialTask+0x8>
	{
		sprintf(HEADER1, "Px_Command OFF Amplifier Received_Sx");
 800088a:	4a1c      	ldr	r2, [pc, #112]	; (80008fc <StartSerialTask+0x1cc>)
 800088c:	4b13      	ldr	r3, [pc, #76]	; (80008dc <StartSerialTask+0x1ac>)
 800088e:	0011      	movs	r1, r2
 8000890:	0018      	movs	r0, r3
 8000892:	f004 ffe7 	bl	8005864 <siprintf>
		sprintf(CR, "\r\n");
 8000896:	4a12      	ldr	r2, [pc, #72]	; (80008e0 <StartSerialTask+0x1b0>)
 8000898:	4b12      	ldr	r3, [pc, #72]	; (80008e4 <StartSerialTask+0x1b4>)
 800089a:	0011      	movs	r1, r2
 800089c:	0018      	movs	r0, r3
 800089e:	f004 ffe1 	bl	8005864 <siprintf>
		HAL_UART_Transmit(&huart1, HEADER1, sizeof(HEADER1), 36);
 80008a2:	490e      	ldr	r1, [pc, #56]	; (80008dc <StartSerialTask+0x1ac>)
 80008a4:	4810      	ldr	r0, [pc, #64]	; (80008e8 <StartSerialTask+0x1b8>)
 80008a6:	2324      	movs	r3, #36	; 0x24
 80008a8:	2228      	movs	r2, #40	; 0x28
 80008aa:	f002 fb7d 	bl	8002fa8 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, (uint8_t *)CR, sizeof(CR), 0xFFFF);
 80008ae:	4b0f      	ldr	r3, [pc, #60]	; (80008ec <StartSerialTask+0x1bc>)
 80008b0:	490c      	ldr	r1, [pc, #48]	; (80008e4 <StartSerialTask+0x1b4>)
 80008b2:	480d      	ldr	r0, [pc, #52]	; (80008e8 <StartSerialTask+0x1b8>)
 80008b4:	2204      	movs	r2, #4
 80008b6:	f002 fb77 	bl	8002fa8 <HAL_UART_Transmit>
		SerialCommand = 2;		   //COMMAND STOP AMPIFIER AND SOUND
 80008ba:	4b04      	ldr	r3, [pc, #16]	; (80008cc <StartSerialTask+0x19c>)
 80008bc:	2202      	movs	r2, #2
 80008be:	701a      	strb	r2, [r3, #0]
		Rx_data[0] = 0;
 80008c0:	4b0c      	ldr	r3, [pc, #48]	; (80008f4 <StartSerialTask+0x1c4>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	701a      	strb	r2, [r3, #0]
	osDelay(1);
 80008c6:	e737      	b.n	8000738 <StartSerialTask+0x8>
 80008c8:	20000422 	.word	0x20000422
 80008cc:	20000451 	.word	0x20000451
 80008d0:	20000420 	.word	0x20000420
 80008d4:	20000421 	.word	0x20000421
 80008d8:	08006088 	.word	0x08006088
 80008dc:	20000424 	.word	0x20000424
 80008e0:	0800609c 	.word	0x0800609c
 80008e4:	2000044c 	.word	0x2000044c
 80008e8:	2000038c 	.word	0x2000038c
 80008ec:	0000ffff 	.word	0x0000ffff
 80008f0:	080060a0 	.word	0x080060a0
 80008f4:	20000450 	.word	0x20000450
 80008f8:	080060b4 	.word	0x080060b4
 80008fc:	080060d8 	.word	0x080060d8

08000900 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4a04      	ldr	r2, [pc, #16]	; (8000920 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800090e:	4293      	cmp	r3, r2
 8000910:	d101      	bne.n	8000916 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000912:	f000 fa31 	bl	8000d78 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000916:	46c0      	nop			; (mov r8, r8)
 8000918:	46bd      	mov	sp, r7
 800091a:	b002      	add	sp, #8
 800091c:	bd80      	pop	{r7, pc}
 800091e:	46c0      	nop			; (mov r8, r8)
 8000920:	40012c00 	.word	0x40012c00

08000924 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000928:	b672      	cpsid	i
}
 800092a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800092c:	e7fe      	b.n	800092c <Error_Handler+0x8>
	...

08000930 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b082      	sub	sp, #8
 8000934:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000936:	4b12      	ldr	r3, [pc, #72]	; (8000980 <HAL_MspInit+0x50>)
 8000938:	699a      	ldr	r2, [r3, #24]
 800093a:	4b11      	ldr	r3, [pc, #68]	; (8000980 <HAL_MspInit+0x50>)
 800093c:	2101      	movs	r1, #1
 800093e:	430a      	orrs	r2, r1
 8000940:	619a      	str	r2, [r3, #24]
 8000942:	4b0f      	ldr	r3, [pc, #60]	; (8000980 <HAL_MspInit+0x50>)
 8000944:	699b      	ldr	r3, [r3, #24]
 8000946:	2201      	movs	r2, #1
 8000948:	4013      	ands	r3, r2
 800094a:	607b      	str	r3, [r7, #4]
 800094c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800094e:	4b0c      	ldr	r3, [pc, #48]	; (8000980 <HAL_MspInit+0x50>)
 8000950:	69da      	ldr	r2, [r3, #28]
 8000952:	4b0b      	ldr	r3, [pc, #44]	; (8000980 <HAL_MspInit+0x50>)
 8000954:	2180      	movs	r1, #128	; 0x80
 8000956:	0549      	lsls	r1, r1, #21
 8000958:	430a      	orrs	r2, r1
 800095a:	61da      	str	r2, [r3, #28]
 800095c:	4b08      	ldr	r3, [pc, #32]	; (8000980 <HAL_MspInit+0x50>)
 800095e:	69da      	ldr	r2, [r3, #28]
 8000960:	2380      	movs	r3, #128	; 0x80
 8000962:	055b      	lsls	r3, r3, #21
 8000964:	4013      	ands	r3, r2
 8000966:	603b      	str	r3, [r7, #0]
 8000968:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 800096a:	2302      	movs	r3, #2
 800096c:	425b      	negs	r3, r3
 800096e:	2200      	movs	r2, #0
 8000970:	2103      	movs	r1, #3
 8000972:	0018      	movs	r0, r3
 8000974:	f000 faa4 	bl	8000ec0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000978:	46c0      	nop			; (mov r8, r8)
 800097a:	46bd      	mov	sp, r7
 800097c:	b002      	add	sp, #8
 800097e:	bd80      	pop	{r7, pc}
 8000980:	40021000 	.word	0x40021000

08000984 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b084      	sub	sp, #16
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681a      	ldr	r2, [r3, #0]
 8000990:	2380      	movs	r3, #128	; 0x80
 8000992:	05db      	lsls	r3, r3, #23
 8000994:	429a      	cmp	r2, r3
 8000996:	d113      	bne.n	80009c0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000998:	4b0b      	ldr	r3, [pc, #44]	; (80009c8 <HAL_TIM_Base_MspInit+0x44>)
 800099a:	69da      	ldr	r2, [r3, #28]
 800099c:	4b0a      	ldr	r3, [pc, #40]	; (80009c8 <HAL_TIM_Base_MspInit+0x44>)
 800099e:	2101      	movs	r1, #1
 80009a0:	430a      	orrs	r2, r1
 80009a2:	61da      	str	r2, [r3, #28]
 80009a4:	4b08      	ldr	r3, [pc, #32]	; (80009c8 <HAL_TIM_Base_MspInit+0x44>)
 80009a6:	69db      	ldr	r3, [r3, #28]
 80009a8:	2201      	movs	r2, #1
 80009aa:	4013      	ands	r3, r2
 80009ac:	60fb      	str	r3, [r7, #12]
 80009ae:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 80009b0:	2200      	movs	r2, #0
 80009b2:	2103      	movs	r1, #3
 80009b4:	200f      	movs	r0, #15
 80009b6:	f000 fa83 	bl	8000ec0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80009ba:	200f      	movs	r0, #15
 80009bc:	f000 fa95 	bl	8000eea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80009c0:	46c0      	nop			; (mov r8, r8)
 80009c2:	46bd      	mov	sp, r7
 80009c4:	b004      	add	sp, #16
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	40021000 	.word	0x40021000

080009cc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80009cc:	b590      	push	{r4, r7, lr}
 80009ce:	b089      	sub	sp, #36	; 0x24
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009d4:	240c      	movs	r4, #12
 80009d6:	193b      	adds	r3, r7, r4
 80009d8:	0018      	movs	r0, r3
 80009da:	2314      	movs	r3, #20
 80009dc:	001a      	movs	r2, r3
 80009de:	2100      	movs	r1, #0
 80009e0:	f004 fe19 	bl	8005616 <memset>
  if(htim->Instance==TIM2)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	681a      	ldr	r2, [r3, #0]
 80009e8:	2380      	movs	r3, #128	; 0x80
 80009ea:	05db      	lsls	r3, r3, #23
 80009ec:	429a      	cmp	r2, r3
 80009ee:	d124      	bne.n	8000a3a <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009f0:	4b14      	ldr	r3, [pc, #80]	; (8000a44 <HAL_TIM_MspPostInit+0x78>)
 80009f2:	695a      	ldr	r2, [r3, #20]
 80009f4:	4b13      	ldr	r3, [pc, #76]	; (8000a44 <HAL_TIM_MspPostInit+0x78>)
 80009f6:	2180      	movs	r1, #128	; 0x80
 80009f8:	0289      	lsls	r1, r1, #10
 80009fa:	430a      	orrs	r2, r1
 80009fc:	615a      	str	r2, [r3, #20]
 80009fe:	4b11      	ldr	r3, [pc, #68]	; (8000a44 <HAL_TIM_MspPostInit+0x78>)
 8000a00:	695a      	ldr	r2, [r3, #20]
 8000a02:	2380      	movs	r3, #128	; 0x80
 8000a04:	029b      	lsls	r3, r3, #10
 8000a06:	4013      	ands	r3, r2
 8000a08:	60bb      	str	r3, [r7, #8]
 8000a0a:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000a0c:	0021      	movs	r1, r4
 8000a0e:	187b      	adds	r3, r7, r1
 8000a10:	2202      	movs	r2, #2
 8000a12:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a14:	187b      	adds	r3, r7, r1
 8000a16:	2202      	movs	r2, #2
 8000a18:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1a:	187b      	adds	r3, r7, r1
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a20:	187b      	adds	r3, r7, r1
 8000a22:	2200      	movs	r2, #0
 8000a24:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8000a26:	187b      	adds	r3, r7, r1
 8000a28:	2202      	movs	r2, #2
 8000a2a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a2c:	187a      	adds	r2, r7, r1
 8000a2e:	2390      	movs	r3, #144	; 0x90
 8000a30:	05db      	lsls	r3, r3, #23
 8000a32:	0011      	movs	r1, r2
 8000a34:	0018      	movs	r0, r3
 8000a36:	f000 fae5 	bl	8001004 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000a3a:	46c0      	nop			; (mov r8, r8)
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	b009      	add	sp, #36	; 0x24
 8000a40:	bd90      	pop	{r4, r7, pc}
 8000a42:	46c0      	nop			; (mov r8, r8)
 8000a44:	40021000 	.word	0x40021000

08000a48 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a48:	b590      	push	{r4, r7, lr}
 8000a4a:	b08b      	sub	sp, #44	; 0x2c
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a50:	2414      	movs	r4, #20
 8000a52:	193b      	adds	r3, r7, r4
 8000a54:	0018      	movs	r0, r3
 8000a56:	2314      	movs	r3, #20
 8000a58:	001a      	movs	r2, r3
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	f004 fddb 	bl	8005616 <memset>
  if(huart->Instance==USART1)
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	4a21      	ldr	r2, [pc, #132]	; (8000aec <HAL_UART_MspInit+0xa4>)
 8000a66:	4293      	cmp	r3, r2
 8000a68:	d13b      	bne.n	8000ae2 <HAL_UART_MspInit+0x9a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a6a:	4b21      	ldr	r3, [pc, #132]	; (8000af0 <HAL_UART_MspInit+0xa8>)
 8000a6c:	699a      	ldr	r2, [r3, #24]
 8000a6e:	4b20      	ldr	r3, [pc, #128]	; (8000af0 <HAL_UART_MspInit+0xa8>)
 8000a70:	2180      	movs	r1, #128	; 0x80
 8000a72:	01c9      	lsls	r1, r1, #7
 8000a74:	430a      	orrs	r2, r1
 8000a76:	619a      	str	r2, [r3, #24]
 8000a78:	4b1d      	ldr	r3, [pc, #116]	; (8000af0 <HAL_UART_MspInit+0xa8>)
 8000a7a:	699a      	ldr	r2, [r3, #24]
 8000a7c:	2380      	movs	r3, #128	; 0x80
 8000a7e:	01db      	lsls	r3, r3, #7
 8000a80:	4013      	ands	r3, r2
 8000a82:	613b      	str	r3, [r7, #16]
 8000a84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a86:	4b1a      	ldr	r3, [pc, #104]	; (8000af0 <HAL_UART_MspInit+0xa8>)
 8000a88:	695a      	ldr	r2, [r3, #20]
 8000a8a:	4b19      	ldr	r3, [pc, #100]	; (8000af0 <HAL_UART_MspInit+0xa8>)
 8000a8c:	2180      	movs	r1, #128	; 0x80
 8000a8e:	0289      	lsls	r1, r1, #10
 8000a90:	430a      	orrs	r2, r1
 8000a92:	615a      	str	r2, [r3, #20]
 8000a94:	4b16      	ldr	r3, [pc, #88]	; (8000af0 <HAL_UART_MspInit+0xa8>)
 8000a96:	695a      	ldr	r2, [r3, #20]
 8000a98:	2380      	movs	r3, #128	; 0x80
 8000a9a:	029b      	lsls	r3, r3, #10
 8000a9c:	4013      	ands	r3, r2
 8000a9e:	60fb      	str	r3, [r7, #12]
 8000aa0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000aa2:	193b      	adds	r3, r7, r4
 8000aa4:	22c0      	movs	r2, #192	; 0xc0
 8000aa6:	00d2      	lsls	r2, r2, #3
 8000aa8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aaa:	0021      	movs	r1, r4
 8000aac:	187b      	adds	r3, r7, r1
 8000aae:	2202      	movs	r2, #2
 8000ab0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab2:	187b      	adds	r3, r7, r1
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ab8:	187b      	adds	r3, r7, r1
 8000aba:	2203      	movs	r2, #3
 8000abc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000abe:	187b      	adds	r3, r7, r1
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ac4:	187a      	adds	r2, r7, r1
 8000ac6:	2390      	movs	r3, #144	; 0x90
 8000ac8:	05db      	lsls	r3, r3, #23
 8000aca:	0011      	movs	r1, r2
 8000acc:	0018      	movs	r0, r3
 8000ace:	f000 fa99 	bl	8001004 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	2103      	movs	r1, #3
 8000ad6:	201b      	movs	r0, #27
 8000ad8:	f000 f9f2 	bl	8000ec0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000adc:	201b      	movs	r0, #27
 8000ade:	f000 fa04 	bl	8000eea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000ae2:	46c0      	nop			; (mov r8, r8)
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	b00b      	add	sp, #44	; 0x2c
 8000ae8:	bd90      	pop	{r4, r7, pc}
 8000aea:	46c0      	nop			; (mov r8, r8)
 8000aec:	40013800 	.word	0x40013800
 8000af0:	40021000 	.word	0x40021000

08000af4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000af4:	b5b0      	push	{r4, r5, r7, lr}
 8000af6:	b08c      	sub	sp, #48	; 0x30
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000afc:	2300      	movs	r3, #0
 8000afe:	627b      	str	r3, [r7, #36]	; 0x24

  uint32_t              uwPrescalerValue = 0U;
 8000b00:	2300      	movs	r3, #0
 8000b02:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000b04:	4b38      	ldr	r3, [pc, #224]	; (8000be8 <HAL_InitTick+0xf4>)
 8000b06:	699a      	ldr	r2, [r3, #24]
 8000b08:	4b37      	ldr	r3, [pc, #220]	; (8000be8 <HAL_InitTick+0xf4>)
 8000b0a:	2180      	movs	r1, #128	; 0x80
 8000b0c:	0109      	lsls	r1, r1, #4
 8000b0e:	430a      	orrs	r2, r1
 8000b10:	619a      	str	r2, [r3, #24]
 8000b12:	4b35      	ldr	r3, [pc, #212]	; (8000be8 <HAL_InitTick+0xf4>)
 8000b14:	699a      	ldr	r2, [r3, #24]
 8000b16:	2380      	movs	r3, #128	; 0x80
 8000b18:	011b      	lsls	r3, r3, #4
 8000b1a:	4013      	ands	r3, r2
 8000b1c:	60bb      	str	r3, [r7, #8]
 8000b1e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b20:	230c      	movs	r3, #12
 8000b22:	18fa      	adds	r2, r7, r3
 8000b24:	2410      	movs	r4, #16
 8000b26:	193b      	adds	r3, r7, r4
 8000b28:	0011      	movs	r1, r2
 8000b2a:	0018      	movs	r0, r3
 8000b2c:	f001 f8fe 	bl	8001d2c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000b30:	193b      	adds	r3, r7, r4
 8000b32:	68db      	ldr	r3, [r3, #12]
 8000b34:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute TIM1 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d104      	bne.n	8000b46 <HAL_InitTick+0x52>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000b3c:	f001 f8e0 	bl	8001d00 <HAL_RCC_GetPCLK1Freq>
 8000b40:	0003      	movs	r3, r0
 8000b42:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000b44:	e004      	b.n	8000b50 <HAL_InitTick+0x5c>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000b46:	f001 f8db 	bl	8001d00 <HAL_RCC_GetPCLK1Freq>
 8000b4a:	0003      	movs	r3, r0
 8000b4c:	005b      	lsls	r3, r3, #1
 8000b4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b52:	4926      	ldr	r1, [pc, #152]	; (8000bec <HAL_InitTick+0xf8>)
 8000b54:	0018      	movs	r0, r3
 8000b56:	f7ff fae1 	bl	800011c <__udivsi3>
 8000b5a:	0003      	movs	r3, r0
 8000b5c:	3b01      	subs	r3, #1
 8000b5e:	623b      	str	r3, [r7, #32]

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000b60:	4b23      	ldr	r3, [pc, #140]	; (8000bf0 <HAL_InitTick+0xfc>)
 8000b62:	4a24      	ldr	r2, [pc, #144]	; (8000bf4 <HAL_InitTick+0x100>)
 8000b64:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000b66:	4b22      	ldr	r3, [pc, #136]	; (8000bf0 <HAL_InitTick+0xfc>)
 8000b68:	4a23      	ldr	r2, [pc, #140]	; (8000bf8 <HAL_InitTick+0x104>)
 8000b6a:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000b6c:	4b20      	ldr	r3, [pc, #128]	; (8000bf0 <HAL_InitTick+0xfc>)
 8000b6e:	6a3a      	ldr	r2, [r7, #32]
 8000b70:	605a      	str	r2, [r3, #4]
  htim1.Init.ClockDivision = 0;
 8000b72:	4b1f      	ldr	r3, [pc, #124]	; (8000bf0 <HAL_InitTick+0xfc>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b78:	4b1d      	ldr	r3, [pc, #116]	; (8000bf0 <HAL_InitTick+0xfc>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b7e:	4b1c      	ldr	r3, [pc, #112]	; (8000bf0 <HAL_InitTick+0xfc>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000b84:	252b      	movs	r5, #43	; 0x2b
 8000b86:	197c      	adds	r4, r7, r5
 8000b88:	4b19      	ldr	r3, [pc, #100]	; (8000bf0 <HAL_InitTick+0xfc>)
 8000b8a:	0018      	movs	r0, r3
 8000b8c:	f001 f9e6 	bl	8001f5c <HAL_TIM_Base_Init>
 8000b90:	0003      	movs	r3, r0
 8000b92:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8000b94:	197b      	adds	r3, r7, r5
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d11e      	bne.n	8000bda <HAL_InitTick+0xe6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000b9c:	197c      	adds	r4, r7, r5
 8000b9e:	4b14      	ldr	r3, [pc, #80]	; (8000bf0 <HAL_InitTick+0xfc>)
 8000ba0:	0018      	movs	r0, r3
 8000ba2:	f001 fa2b 	bl	8001ffc <HAL_TIM_Base_Start_IT>
 8000ba6:	0003      	movs	r3, r0
 8000ba8:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 8000baa:	197b      	adds	r3, r7, r5
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d113      	bne.n	8000bda <HAL_InitTick+0xe6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8000bb2:	200d      	movs	r0, #13
 8000bb4:	f000 f999 	bl	8000eea <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	2b03      	cmp	r3, #3
 8000bbc:	d809      	bhi.n	8000bd2 <HAL_InitTick+0xde>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, TickPriority, 0U);
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	0019      	movs	r1, r3
 8000bc4:	200d      	movs	r0, #13
 8000bc6:	f000 f97b 	bl	8000ec0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bca:	4b0c      	ldr	r3, [pc, #48]	; (8000bfc <HAL_InitTick+0x108>)
 8000bcc:	687a      	ldr	r2, [r7, #4]
 8000bce:	601a      	str	r2, [r3, #0]
 8000bd0:	e003      	b.n	8000bda <HAL_InitTick+0xe6>
      }
      else
      {
        status = HAL_ERROR;
 8000bd2:	232b      	movs	r3, #43	; 0x2b
 8000bd4:	18fb      	adds	r3, r7, r3
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 8000bda:	232b      	movs	r3, #43	; 0x2b
 8000bdc:	18fb      	adds	r3, r7, r3
 8000bde:	781b      	ldrb	r3, [r3, #0]
}
 8000be0:	0018      	movs	r0, r3
 8000be2:	46bd      	mov	sp, r7
 8000be4:	b00c      	add	sp, #48	; 0x30
 8000be6:	bdb0      	pop	{r4, r5, r7, pc}
 8000be8:	40021000 	.word	0x40021000
 8000bec:	000f4240 	.word	0x000f4240
 8000bf0:	20000454 	.word	0x20000454
 8000bf4:	40012c00 	.word	0x40012c00
 8000bf8:	000003e7 	.word	0x000003e7
 8000bfc:	20000004 	.word	0x20000004

08000c00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c04:	e7fe      	b.n	8000c04 <NMI_Handler+0x4>

08000c06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c06:	b580      	push	{r7, lr}
 8000c08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c0a:	e7fe      	b.n	8000c0a <HardFault_Handler+0x4>

08000c0c <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000c10:	4b03      	ldr	r3, [pc, #12]	; (8000c20 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8000c12:	0018      	movs	r0, r3
 8000c14:	f001 fb42 	bl	800229c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8000c18:	46c0      	nop			; (mov r8, r8)
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	46c0      	nop			; (mov r8, r8)
 8000c20:	20000454 	.word	0x20000454

08000c24 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000c28:	4b03      	ldr	r3, [pc, #12]	; (8000c38 <TIM2_IRQHandler+0x14>)
 8000c2a:	0018      	movs	r0, r3
 8000c2c:	f001 fb36 	bl	800229c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000c30:	46c0      	nop			; (mov r8, r8)
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	46c0      	nop			; (mov r8, r8)
 8000c38:	20000344 	.word	0x20000344

08000c3c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000c40:	4b03      	ldr	r3, [pc, #12]	; (8000c50 <USART1_IRQHandler+0x14>)
 8000c42:	0018      	movs	r0, r3
 8000c44:	f002 faa8 	bl	8003198 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000c48:	46c0      	nop			; (mov r8, r8)
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	46c0      	nop			; (mov r8, r8)
 8000c50:	2000038c 	.word	0x2000038c

08000c54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b086      	sub	sp, #24
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c5c:	4a14      	ldr	r2, [pc, #80]	; (8000cb0 <_sbrk+0x5c>)
 8000c5e:	4b15      	ldr	r3, [pc, #84]	; (8000cb4 <_sbrk+0x60>)
 8000c60:	1ad3      	subs	r3, r2, r3
 8000c62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c64:	697b      	ldr	r3, [r7, #20]
 8000c66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c68:	4b13      	ldr	r3, [pc, #76]	; (8000cb8 <_sbrk+0x64>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d102      	bne.n	8000c76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c70:	4b11      	ldr	r3, [pc, #68]	; (8000cb8 <_sbrk+0x64>)
 8000c72:	4a12      	ldr	r2, [pc, #72]	; (8000cbc <_sbrk+0x68>)
 8000c74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c76:	4b10      	ldr	r3, [pc, #64]	; (8000cb8 <_sbrk+0x64>)
 8000c78:	681a      	ldr	r2, [r3, #0]
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	18d3      	adds	r3, r2, r3
 8000c7e:	693a      	ldr	r2, [r7, #16]
 8000c80:	429a      	cmp	r2, r3
 8000c82:	d207      	bcs.n	8000c94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c84:	f004 fc92 	bl	80055ac <__errno>
 8000c88:	0003      	movs	r3, r0
 8000c8a:	220c      	movs	r2, #12
 8000c8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	425b      	negs	r3, r3
 8000c92:	e009      	b.n	8000ca8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c94:	4b08      	ldr	r3, [pc, #32]	; (8000cb8 <_sbrk+0x64>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c9a:	4b07      	ldr	r3, [pc, #28]	; (8000cb8 <_sbrk+0x64>)
 8000c9c:	681a      	ldr	r2, [r3, #0]
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	18d2      	adds	r2, r2, r3
 8000ca2:	4b05      	ldr	r3, [pc, #20]	; (8000cb8 <_sbrk+0x64>)
 8000ca4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000ca6:	68fb      	ldr	r3, [r7, #12]
}
 8000ca8:	0018      	movs	r0, r3
 8000caa:	46bd      	mov	sp, r7
 8000cac:	b006      	add	sp, #24
 8000cae:	bd80      	pop	{r7, pc}
 8000cb0:	20001800 	.word	0x20001800
 8000cb4:	00000400 	.word	0x00000400
 8000cb8:	2000049c 	.word	0x2000049c
 8000cbc:	200011f8 	.word	0x200011f8

08000cc0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000cc4:	46c0      	nop			; (mov r8, r8)
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
	...

08000ccc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
   ldr   r0, =_estack
 8000ccc:	4813      	ldr	r0, [pc, #76]	; (8000d1c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000cce:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000cd0:	f7ff fff6 	bl	8000cc0 <SystemInit>

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8000cd4:	4812      	ldr	r0, [pc, #72]	; (8000d20 <LoopForever+0x6>)
    LDR R1, [R0]
 8000cd6:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000cd8:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000cda:	4a12      	ldr	r2, [pc, #72]	; (8000d24 <LoopForever+0xa>)
    CMP R1, R2
 8000cdc:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000cde:	d105      	bne.n	8000cec <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8000ce0:	4811      	ldr	r0, [pc, #68]	; (8000d28 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000ce2:	4912      	ldr	r1, [pc, #72]	; (8000d2c <LoopForever+0x12>)
    STR R1, [R0]
 8000ce4:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000ce6:	4812      	ldr	r0, [pc, #72]	; (8000d30 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000ce8:	4912      	ldr	r1, [pc, #72]	; (8000d34 <LoopForever+0x1a>)
    STR R1, [R0]
 8000cea:	6001      	str	r1, [r0, #0]

08000cec <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cec:	4812      	ldr	r0, [pc, #72]	; (8000d38 <LoopForever+0x1e>)
  ldr r1, =_edata
 8000cee:	4913      	ldr	r1, [pc, #76]	; (8000d3c <LoopForever+0x22>)
  ldr r2, =_sidata
 8000cf0:	4a13      	ldr	r2, [pc, #76]	; (8000d40 <LoopForever+0x26>)
  movs r3, #0
 8000cf2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cf4:	e002      	b.n	8000cfc <LoopCopyDataInit>

08000cf6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cf6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cf8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cfa:	3304      	adds	r3, #4

08000cfc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cfc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cfe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d00:	d3f9      	bcc.n	8000cf6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d02:	4a10      	ldr	r2, [pc, #64]	; (8000d44 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000d04:	4c10      	ldr	r4, [pc, #64]	; (8000d48 <LoopForever+0x2e>)
  movs r3, #0
 8000d06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d08:	e001      	b.n	8000d0e <LoopFillZerobss>

08000d0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d0c:	3204      	adds	r2, #4

08000d0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d10:	d3fb      	bcc.n	8000d0a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000d12:	f004 fc51 	bl	80055b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d16:	f7ff faa5 	bl	8000264 <main>

08000d1a <LoopForever>:

LoopForever:
    b LoopForever
 8000d1a:	e7fe      	b.n	8000d1a <LoopForever>
   ldr   r0, =_estack
 8000d1c:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8000d20:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000d24:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 8000d28:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 8000d2c:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000d30:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000d34:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000d38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d3c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000d40:	080061dc 	.word	0x080061dc
  ldr r2, =_sbss
 8000d44:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000d48:	200011f8 	.word	0x200011f8

08000d4c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d4c:	e7fe      	b.n	8000d4c <ADC1_IRQHandler>
	...

08000d50 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d54:	4b07      	ldr	r3, [pc, #28]	; (8000d74 <HAL_Init+0x24>)
 8000d56:	681a      	ldr	r2, [r3, #0]
 8000d58:	4b06      	ldr	r3, [pc, #24]	; (8000d74 <HAL_Init+0x24>)
 8000d5a:	2110      	movs	r1, #16
 8000d5c:	430a      	orrs	r2, r1
 8000d5e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000d60:	2003      	movs	r0, #3
 8000d62:	f7ff fec7 	bl	8000af4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d66:	f7ff fde3 	bl	8000930 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d6a:	2300      	movs	r3, #0
}
 8000d6c:	0018      	movs	r0, r3
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	46c0      	nop			; (mov r8, r8)
 8000d74:	40022000 	.word	0x40022000

08000d78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d7c:	4b05      	ldr	r3, [pc, #20]	; (8000d94 <HAL_IncTick+0x1c>)
 8000d7e:	781b      	ldrb	r3, [r3, #0]
 8000d80:	001a      	movs	r2, r3
 8000d82:	4b05      	ldr	r3, [pc, #20]	; (8000d98 <HAL_IncTick+0x20>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	18d2      	adds	r2, r2, r3
 8000d88:	4b03      	ldr	r3, [pc, #12]	; (8000d98 <HAL_IncTick+0x20>)
 8000d8a:	601a      	str	r2, [r3, #0]
}
 8000d8c:	46c0      	nop			; (mov r8, r8)
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	46c0      	nop			; (mov r8, r8)
 8000d94:	20000008 	.word	0x20000008
 8000d98:	200004a0 	.word	0x200004a0

08000d9c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  return uwTick;
 8000da0:	4b02      	ldr	r3, [pc, #8]	; (8000dac <HAL_GetTick+0x10>)
 8000da2:	681b      	ldr	r3, [r3, #0]
}
 8000da4:	0018      	movs	r0, r3
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	46c0      	nop			; (mov r8, r8)
 8000dac:	200004a0 	.word	0x200004a0

08000db0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	0002      	movs	r2, r0
 8000db8:	1dfb      	adds	r3, r7, #7
 8000dba:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000dbc:	1dfb      	adds	r3, r7, #7
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	2b7f      	cmp	r3, #127	; 0x7f
 8000dc2:	d809      	bhi.n	8000dd8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dc4:	1dfb      	adds	r3, r7, #7
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	001a      	movs	r2, r3
 8000dca:	231f      	movs	r3, #31
 8000dcc:	401a      	ands	r2, r3
 8000dce:	4b04      	ldr	r3, [pc, #16]	; (8000de0 <__NVIC_EnableIRQ+0x30>)
 8000dd0:	2101      	movs	r1, #1
 8000dd2:	4091      	lsls	r1, r2
 8000dd4:	000a      	movs	r2, r1
 8000dd6:	601a      	str	r2, [r3, #0]
  }
}
 8000dd8:	46c0      	nop			; (mov r8, r8)
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	b002      	add	sp, #8
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	e000e100 	.word	0xe000e100

08000de4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000de4:	b590      	push	{r4, r7, lr}
 8000de6:	b083      	sub	sp, #12
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	0002      	movs	r2, r0
 8000dec:	6039      	str	r1, [r7, #0]
 8000dee:	1dfb      	adds	r3, r7, #7
 8000df0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000df2:	1dfb      	adds	r3, r7, #7
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	2b7f      	cmp	r3, #127	; 0x7f
 8000df8:	d828      	bhi.n	8000e4c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dfa:	4a2f      	ldr	r2, [pc, #188]	; (8000eb8 <__NVIC_SetPriority+0xd4>)
 8000dfc:	1dfb      	adds	r3, r7, #7
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	b25b      	sxtb	r3, r3
 8000e02:	089b      	lsrs	r3, r3, #2
 8000e04:	33c0      	adds	r3, #192	; 0xc0
 8000e06:	009b      	lsls	r3, r3, #2
 8000e08:	589b      	ldr	r3, [r3, r2]
 8000e0a:	1dfa      	adds	r2, r7, #7
 8000e0c:	7812      	ldrb	r2, [r2, #0]
 8000e0e:	0011      	movs	r1, r2
 8000e10:	2203      	movs	r2, #3
 8000e12:	400a      	ands	r2, r1
 8000e14:	00d2      	lsls	r2, r2, #3
 8000e16:	21ff      	movs	r1, #255	; 0xff
 8000e18:	4091      	lsls	r1, r2
 8000e1a:	000a      	movs	r2, r1
 8000e1c:	43d2      	mvns	r2, r2
 8000e1e:	401a      	ands	r2, r3
 8000e20:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	019b      	lsls	r3, r3, #6
 8000e26:	22ff      	movs	r2, #255	; 0xff
 8000e28:	401a      	ands	r2, r3
 8000e2a:	1dfb      	adds	r3, r7, #7
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	0018      	movs	r0, r3
 8000e30:	2303      	movs	r3, #3
 8000e32:	4003      	ands	r3, r0
 8000e34:	00db      	lsls	r3, r3, #3
 8000e36:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e38:	481f      	ldr	r0, [pc, #124]	; (8000eb8 <__NVIC_SetPriority+0xd4>)
 8000e3a:	1dfb      	adds	r3, r7, #7
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	b25b      	sxtb	r3, r3
 8000e40:	089b      	lsrs	r3, r3, #2
 8000e42:	430a      	orrs	r2, r1
 8000e44:	33c0      	adds	r3, #192	; 0xc0
 8000e46:	009b      	lsls	r3, r3, #2
 8000e48:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000e4a:	e031      	b.n	8000eb0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e4c:	4a1b      	ldr	r2, [pc, #108]	; (8000ebc <__NVIC_SetPriority+0xd8>)
 8000e4e:	1dfb      	adds	r3, r7, #7
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	0019      	movs	r1, r3
 8000e54:	230f      	movs	r3, #15
 8000e56:	400b      	ands	r3, r1
 8000e58:	3b08      	subs	r3, #8
 8000e5a:	089b      	lsrs	r3, r3, #2
 8000e5c:	3306      	adds	r3, #6
 8000e5e:	009b      	lsls	r3, r3, #2
 8000e60:	18d3      	adds	r3, r2, r3
 8000e62:	3304      	adds	r3, #4
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	1dfa      	adds	r2, r7, #7
 8000e68:	7812      	ldrb	r2, [r2, #0]
 8000e6a:	0011      	movs	r1, r2
 8000e6c:	2203      	movs	r2, #3
 8000e6e:	400a      	ands	r2, r1
 8000e70:	00d2      	lsls	r2, r2, #3
 8000e72:	21ff      	movs	r1, #255	; 0xff
 8000e74:	4091      	lsls	r1, r2
 8000e76:	000a      	movs	r2, r1
 8000e78:	43d2      	mvns	r2, r2
 8000e7a:	401a      	ands	r2, r3
 8000e7c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	019b      	lsls	r3, r3, #6
 8000e82:	22ff      	movs	r2, #255	; 0xff
 8000e84:	401a      	ands	r2, r3
 8000e86:	1dfb      	adds	r3, r7, #7
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	0018      	movs	r0, r3
 8000e8c:	2303      	movs	r3, #3
 8000e8e:	4003      	ands	r3, r0
 8000e90:	00db      	lsls	r3, r3, #3
 8000e92:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e94:	4809      	ldr	r0, [pc, #36]	; (8000ebc <__NVIC_SetPriority+0xd8>)
 8000e96:	1dfb      	adds	r3, r7, #7
 8000e98:	781b      	ldrb	r3, [r3, #0]
 8000e9a:	001c      	movs	r4, r3
 8000e9c:	230f      	movs	r3, #15
 8000e9e:	4023      	ands	r3, r4
 8000ea0:	3b08      	subs	r3, #8
 8000ea2:	089b      	lsrs	r3, r3, #2
 8000ea4:	430a      	orrs	r2, r1
 8000ea6:	3306      	adds	r3, #6
 8000ea8:	009b      	lsls	r3, r3, #2
 8000eaa:	18c3      	adds	r3, r0, r3
 8000eac:	3304      	adds	r3, #4
 8000eae:	601a      	str	r2, [r3, #0]
}
 8000eb0:	46c0      	nop			; (mov r8, r8)
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	b003      	add	sp, #12
 8000eb6:	bd90      	pop	{r4, r7, pc}
 8000eb8:	e000e100 	.word	0xe000e100
 8000ebc:	e000ed00 	.word	0xe000ed00

08000ec0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b084      	sub	sp, #16
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	60b9      	str	r1, [r7, #8]
 8000ec8:	607a      	str	r2, [r7, #4]
 8000eca:	210f      	movs	r1, #15
 8000ecc:	187b      	adds	r3, r7, r1
 8000ece:	1c02      	adds	r2, r0, #0
 8000ed0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000ed2:	68ba      	ldr	r2, [r7, #8]
 8000ed4:	187b      	adds	r3, r7, r1
 8000ed6:	781b      	ldrb	r3, [r3, #0]
 8000ed8:	b25b      	sxtb	r3, r3
 8000eda:	0011      	movs	r1, r2
 8000edc:	0018      	movs	r0, r3
 8000ede:	f7ff ff81 	bl	8000de4 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8000ee2:	46c0      	nop			; (mov r8, r8)
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	b004      	add	sp, #16
 8000ee8:	bd80      	pop	{r7, pc}

08000eea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000eea:	b580      	push	{r7, lr}
 8000eec:	b082      	sub	sp, #8
 8000eee:	af00      	add	r7, sp, #0
 8000ef0:	0002      	movs	r2, r0
 8000ef2:	1dfb      	adds	r3, r7, #7
 8000ef4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ef6:	1dfb      	adds	r3, r7, #7
 8000ef8:	781b      	ldrb	r3, [r3, #0]
 8000efa:	b25b      	sxtb	r3, r3
 8000efc:	0018      	movs	r0, r3
 8000efe:	f7ff ff57 	bl	8000db0 <__NVIC_EnableIRQ>
}
 8000f02:	46c0      	nop			; (mov r8, r8)
 8000f04:	46bd      	mov	sp, r7
 8000f06:	b002      	add	sp, #8
 8000f08:	bd80      	pop	{r7, pc}

08000f0a <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000f0a:	b580      	push	{r7, lr}
 8000f0c:	b082      	sub	sp, #8
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	2221      	movs	r2, #33	; 0x21
 8000f16:	5c9b      	ldrb	r3, [r3, r2]
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	2b02      	cmp	r3, #2
 8000f1c:	d008      	beq.n	8000f30 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	2204      	movs	r2, #4
 8000f22:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	2220      	movs	r2, #32
 8000f28:	2100      	movs	r1, #0
 8000f2a:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	e020      	b.n	8000f72 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	681a      	ldr	r2, [r3, #0]
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	210e      	movs	r1, #14
 8000f3c:	438a      	bics	r2, r1
 8000f3e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	2101      	movs	r1, #1
 8000f4c:	438a      	bics	r2, r1
 8000f4e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f58:	2101      	movs	r1, #1
 8000f5a:	4091      	lsls	r1, r2
 8000f5c:	000a      	movs	r2, r1
 8000f5e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	2221      	movs	r2, #33	; 0x21
 8000f64:	2101      	movs	r1, #1
 8000f66:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2220      	movs	r2, #32
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000f70:	2300      	movs	r3, #0
}
 8000f72:	0018      	movs	r0, r3
 8000f74:	46bd      	mov	sp, r7
 8000f76:	b002      	add	sp, #8
 8000f78:	bd80      	pop	{r7, pc}

08000f7a <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000f7a:	b580      	push	{r7, lr}
 8000f7c:	b084      	sub	sp, #16
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f82:	210f      	movs	r1, #15
 8000f84:	187b      	adds	r3, r7, r1
 8000f86:	2200      	movs	r2, #0
 8000f88:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	2221      	movs	r2, #33	; 0x21
 8000f8e:	5c9b      	ldrb	r3, [r3, r2]
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	2b02      	cmp	r3, #2
 8000f94:	d006      	beq.n	8000fa4 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	2204      	movs	r2, #4
 8000f9a:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8000f9c:	187b      	adds	r3, r7, r1
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	701a      	strb	r2, [r3, #0]
 8000fa2:	e028      	b.n	8000ff6 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	681a      	ldr	r2, [r3, #0]
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	210e      	movs	r1, #14
 8000fb0:	438a      	bics	r2, r1
 8000fb2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	2101      	movs	r1, #1
 8000fc0:	438a      	bics	r2, r1
 8000fc2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fcc:	2101      	movs	r1, #1
 8000fce:	4091      	lsls	r1, r2
 8000fd0:	000a      	movs	r2, r1
 8000fd2:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	2221      	movs	r2, #33	; 0x21
 8000fd8:	2101      	movs	r1, #1
 8000fda:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	2220      	movs	r2, #32
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d004      	beq.n	8000ff6 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ff0:	687a      	ldr	r2, [r7, #4]
 8000ff2:	0010      	movs	r0, r2
 8000ff4:	4798      	blx	r3
    }
  }
  return status;
 8000ff6:	230f      	movs	r3, #15
 8000ff8:	18fb      	adds	r3, r7, r3
 8000ffa:	781b      	ldrb	r3, [r3, #0]
}
 8000ffc:	0018      	movs	r0, r3
 8000ffe:	46bd      	mov	sp, r7
 8001000:	b004      	add	sp, #16
 8001002:	bd80      	pop	{r7, pc}

08001004 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b086      	sub	sp, #24
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
 800100c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800100e:	2300      	movs	r3, #0
 8001010:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001012:	e149      	b.n	80012a8 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	2101      	movs	r1, #1
 800101a:	697a      	ldr	r2, [r7, #20]
 800101c:	4091      	lsls	r1, r2
 800101e:	000a      	movs	r2, r1
 8001020:	4013      	ands	r3, r2
 8001022:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d100      	bne.n	800102c <HAL_GPIO_Init+0x28>
 800102a:	e13a      	b.n	80012a2 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	2203      	movs	r2, #3
 8001032:	4013      	ands	r3, r2
 8001034:	2b01      	cmp	r3, #1
 8001036:	d005      	beq.n	8001044 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	2203      	movs	r2, #3
 800103e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001040:	2b02      	cmp	r3, #2
 8001042:	d130      	bne.n	80010a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	689b      	ldr	r3, [r3, #8]
 8001048:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	005b      	lsls	r3, r3, #1
 800104e:	2203      	movs	r2, #3
 8001050:	409a      	lsls	r2, r3
 8001052:	0013      	movs	r3, r2
 8001054:	43da      	mvns	r2, r3
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	4013      	ands	r3, r2
 800105a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	68da      	ldr	r2, [r3, #12]
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	005b      	lsls	r3, r3, #1
 8001064:	409a      	lsls	r2, r3
 8001066:	0013      	movs	r3, r2
 8001068:	693a      	ldr	r2, [r7, #16]
 800106a:	4313      	orrs	r3, r2
 800106c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	693a      	ldr	r2, [r7, #16]
 8001072:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800107a:	2201      	movs	r2, #1
 800107c:	697b      	ldr	r3, [r7, #20]
 800107e:	409a      	lsls	r2, r3
 8001080:	0013      	movs	r3, r2
 8001082:	43da      	mvns	r2, r3
 8001084:	693b      	ldr	r3, [r7, #16]
 8001086:	4013      	ands	r3, r2
 8001088:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	091b      	lsrs	r3, r3, #4
 8001090:	2201      	movs	r2, #1
 8001092:	401a      	ands	r2, r3
 8001094:	697b      	ldr	r3, [r7, #20]
 8001096:	409a      	lsls	r2, r3
 8001098:	0013      	movs	r3, r2
 800109a:	693a      	ldr	r2, [r7, #16]
 800109c:	4313      	orrs	r3, r2
 800109e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	693a      	ldr	r2, [r7, #16]
 80010a4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	2203      	movs	r2, #3
 80010ac:	4013      	ands	r3, r2
 80010ae:	2b03      	cmp	r3, #3
 80010b0:	d017      	beq.n	80010e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	68db      	ldr	r3, [r3, #12]
 80010b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	2203      	movs	r2, #3
 80010be:	409a      	lsls	r2, r3
 80010c0:	0013      	movs	r3, r2
 80010c2:	43da      	mvns	r2, r3
 80010c4:	693b      	ldr	r3, [r7, #16]
 80010c6:	4013      	ands	r3, r2
 80010c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	689a      	ldr	r2, [r3, #8]
 80010ce:	697b      	ldr	r3, [r7, #20]
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	409a      	lsls	r2, r3
 80010d4:	0013      	movs	r3, r2
 80010d6:	693a      	ldr	r2, [r7, #16]
 80010d8:	4313      	orrs	r3, r2
 80010da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	693a      	ldr	r2, [r7, #16]
 80010e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	2203      	movs	r2, #3
 80010e8:	4013      	ands	r3, r2
 80010ea:	2b02      	cmp	r3, #2
 80010ec:	d123      	bne.n	8001136 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80010ee:	697b      	ldr	r3, [r7, #20]
 80010f0:	08da      	lsrs	r2, r3, #3
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	3208      	adds	r2, #8
 80010f6:	0092      	lsls	r2, r2, #2
 80010f8:	58d3      	ldr	r3, [r2, r3]
 80010fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	2207      	movs	r2, #7
 8001100:	4013      	ands	r3, r2
 8001102:	009b      	lsls	r3, r3, #2
 8001104:	220f      	movs	r2, #15
 8001106:	409a      	lsls	r2, r3
 8001108:	0013      	movs	r3, r2
 800110a:	43da      	mvns	r2, r3
 800110c:	693b      	ldr	r3, [r7, #16]
 800110e:	4013      	ands	r3, r2
 8001110:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	691a      	ldr	r2, [r3, #16]
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	2107      	movs	r1, #7
 800111a:	400b      	ands	r3, r1
 800111c:	009b      	lsls	r3, r3, #2
 800111e:	409a      	lsls	r2, r3
 8001120:	0013      	movs	r3, r2
 8001122:	693a      	ldr	r2, [r7, #16]
 8001124:	4313      	orrs	r3, r2
 8001126:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001128:	697b      	ldr	r3, [r7, #20]
 800112a:	08da      	lsrs	r2, r3, #3
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	3208      	adds	r2, #8
 8001130:	0092      	lsls	r2, r2, #2
 8001132:	6939      	ldr	r1, [r7, #16]
 8001134:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	005b      	lsls	r3, r3, #1
 8001140:	2203      	movs	r2, #3
 8001142:	409a      	lsls	r2, r3
 8001144:	0013      	movs	r3, r2
 8001146:	43da      	mvns	r2, r3
 8001148:	693b      	ldr	r3, [r7, #16]
 800114a:	4013      	ands	r3, r2
 800114c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	2203      	movs	r2, #3
 8001154:	401a      	ands	r2, r3
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	005b      	lsls	r3, r3, #1
 800115a:	409a      	lsls	r2, r3
 800115c:	0013      	movs	r3, r2
 800115e:	693a      	ldr	r2, [r7, #16]
 8001160:	4313      	orrs	r3, r2
 8001162:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	693a      	ldr	r2, [r7, #16]
 8001168:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	685a      	ldr	r2, [r3, #4]
 800116e:	23c0      	movs	r3, #192	; 0xc0
 8001170:	029b      	lsls	r3, r3, #10
 8001172:	4013      	ands	r3, r2
 8001174:	d100      	bne.n	8001178 <HAL_GPIO_Init+0x174>
 8001176:	e094      	b.n	80012a2 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001178:	4b51      	ldr	r3, [pc, #324]	; (80012c0 <HAL_GPIO_Init+0x2bc>)
 800117a:	699a      	ldr	r2, [r3, #24]
 800117c:	4b50      	ldr	r3, [pc, #320]	; (80012c0 <HAL_GPIO_Init+0x2bc>)
 800117e:	2101      	movs	r1, #1
 8001180:	430a      	orrs	r2, r1
 8001182:	619a      	str	r2, [r3, #24]
 8001184:	4b4e      	ldr	r3, [pc, #312]	; (80012c0 <HAL_GPIO_Init+0x2bc>)
 8001186:	699b      	ldr	r3, [r3, #24]
 8001188:	2201      	movs	r2, #1
 800118a:	4013      	ands	r3, r2
 800118c:	60bb      	str	r3, [r7, #8]
 800118e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001190:	4a4c      	ldr	r2, [pc, #304]	; (80012c4 <HAL_GPIO_Init+0x2c0>)
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	089b      	lsrs	r3, r3, #2
 8001196:	3302      	adds	r3, #2
 8001198:	009b      	lsls	r3, r3, #2
 800119a:	589b      	ldr	r3, [r3, r2]
 800119c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800119e:	697b      	ldr	r3, [r7, #20]
 80011a0:	2203      	movs	r2, #3
 80011a2:	4013      	ands	r3, r2
 80011a4:	009b      	lsls	r3, r3, #2
 80011a6:	220f      	movs	r2, #15
 80011a8:	409a      	lsls	r2, r3
 80011aa:	0013      	movs	r3, r2
 80011ac:	43da      	mvns	r2, r3
 80011ae:	693b      	ldr	r3, [r7, #16]
 80011b0:	4013      	ands	r3, r2
 80011b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80011b4:	687a      	ldr	r2, [r7, #4]
 80011b6:	2390      	movs	r3, #144	; 0x90
 80011b8:	05db      	lsls	r3, r3, #23
 80011ba:	429a      	cmp	r2, r3
 80011bc:	d00d      	beq.n	80011da <HAL_GPIO_Init+0x1d6>
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	4a41      	ldr	r2, [pc, #260]	; (80012c8 <HAL_GPIO_Init+0x2c4>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d007      	beq.n	80011d6 <HAL_GPIO_Init+0x1d2>
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	4a40      	ldr	r2, [pc, #256]	; (80012cc <HAL_GPIO_Init+0x2c8>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d101      	bne.n	80011d2 <HAL_GPIO_Init+0x1ce>
 80011ce:	2302      	movs	r3, #2
 80011d0:	e004      	b.n	80011dc <HAL_GPIO_Init+0x1d8>
 80011d2:	2305      	movs	r3, #5
 80011d4:	e002      	b.n	80011dc <HAL_GPIO_Init+0x1d8>
 80011d6:	2301      	movs	r3, #1
 80011d8:	e000      	b.n	80011dc <HAL_GPIO_Init+0x1d8>
 80011da:	2300      	movs	r3, #0
 80011dc:	697a      	ldr	r2, [r7, #20]
 80011de:	2103      	movs	r1, #3
 80011e0:	400a      	ands	r2, r1
 80011e2:	0092      	lsls	r2, r2, #2
 80011e4:	4093      	lsls	r3, r2
 80011e6:	693a      	ldr	r2, [r7, #16]
 80011e8:	4313      	orrs	r3, r2
 80011ea:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80011ec:	4935      	ldr	r1, [pc, #212]	; (80012c4 <HAL_GPIO_Init+0x2c0>)
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	089b      	lsrs	r3, r3, #2
 80011f2:	3302      	adds	r3, #2
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	693a      	ldr	r2, [r7, #16]
 80011f8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011fa:	4b35      	ldr	r3, [pc, #212]	; (80012d0 <HAL_GPIO_Init+0x2cc>)
 80011fc:	689b      	ldr	r3, [r3, #8]
 80011fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	43da      	mvns	r2, r3
 8001204:	693b      	ldr	r3, [r7, #16]
 8001206:	4013      	ands	r3, r2
 8001208:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	685a      	ldr	r2, [r3, #4]
 800120e:	2380      	movs	r3, #128	; 0x80
 8001210:	035b      	lsls	r3, r3, #13
 8001212:	4013      	ands	r3, r2
 8001214:	d003      	beq.n	800121e <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8001216:	693a      	ldr	r2, [r7, #16]
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	4313      	orrs	r3, r2
 800121c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800121e:	4b2c      	ldr	r3, [pc, #176]	; (80012d0 <HAL_GPIO_Init+0x2cc>)
 8001220:	693a      	ldr	r2, [r7, #16]
 8001222:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001224:	4b2a      	ldr	r3, [pc, #168]	; (80012d0 <HAL_GPIO_Init+0x2cc>)
 8001226:	68db      	ldr	r3, [r3, #12]
 8001228:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	43da      	mvns	r2, r3
 800122e:	693b      	ldr	r3, [r7, #16]
 8001230:	4013      	ands	r3, r2
 8001232:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	685a      	ldr	r2, [r3, #4]
 8001238:	2380      	movs	r3, #128	; 0x80
 800123a:	039b      	lsls	r3, r3, #14
 800123c:	4013      	ands	r3, r2
 800123e:	d003      	beq.n	8001248 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8001240:	693a      	ldr	r2, [r7, #16]
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	4313      	orrs	r3, r2
 8001246:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001248:	4b21      	ldr	r3, [pc, #132]	; (80012d0 <HAL_GPIO_Init+0x2cc>)
 800124a:	693a      	ldr	r2, [r7, #16]
 800124c:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 800124e:	4b20      	ldr	r3, [pc, #128]	; (80012d0 <HAL_GPIO_Init+0x2cc>)
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	43da      	mvns	r2, r3
 8001258:	693b      	ldr	r3, [r7, #16]
 800125a:	4013      	ands	r3, r2
 800125c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	685a      	ldr	r2, [r3, #4]
 8001262:	2380      	movs	r3, #128	; 0x80
 8001264:	029b      	lsls	r3, r3, #10
 8001266:	4013      	ands	r3, r2
 8001268:	d003      	beq.n	8001272 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800126a:	693a      	ldr	r2, [r7, #16]
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	4313      	orrs	r3, r2
 8001270:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001272:	4b17      	ldr	r3, [pc, #92]	; (80012d0 <HAL_GPIO_Init+0x2cc>)
 8001274:	693a      	ldr	r2, [r7, #16]
 8001276:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001278:	4b15      	ldr	r3, [pc, #84]	; (80012d0 <HAL_GPIO_Init+0x2cc>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	43da      	mvns	r2, r3
 8001282:	693b      	ldr	r3, [r7, #16]
 8001284:	4013      	ands	r3, r2
 8001286:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	685a      	ldr	r2, [r3, #4]
 800128c:	2380      	movs	r3, #128	; 0x80
 800128e:	025b      	lsls	r3, r3, #9
 8001290:	4013      	ands	r3, r2
 8001292:	d003      	beq.n	800129c <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8001294:	693a      	ldr	r2, [r7, #16]
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	4313      	orrs	r3, r2
 800129a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800129c:	4b0c      	ldr	r3, [pc, #48]	; (80012d0 <HAL_GPIO_Init+0x2cc>)
 800129e:	693a      	ldr	r2, [r7, #16]
 80012a0:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	3301      	adds	r3, #1
 80012a6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	681a      	ldr	r2, [r3, #0]
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	40da      	lsrs	r2, r3
 80012b0:	1e13      	subs	r3, r2, #0
 80012b2:	d000      	beq.n	80012b6 <HAL_GPIO_Init+0x2b2>
 80012b4:	e6ae      	b.n	8001014 <HAL_GPIO_Init+0x10>
  } 
}
 80012b6:	46c0      	nop			; (mov r8, r8)
 80012b8:	46c0      	nop			; (mov r8, r8)
 80012ba:	46bd      	mov	sp, r7
 80012bc:	b006      	add	sp, #24
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	40021000 	.word	0x40021000
 80012c4:	40010000 	.word	0x40010000
 80012c8:	48000400 	.word	0x48000400
 80012cc:	48000800 	.word	0x48000800
 80012d0:	40010400 	.word	0x40010400

080012d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b084      	sub	sp, #16
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	000a      	movs	r2, r1
 80012de:	1cbb      	adds	r3, r7, #2
 80012e0:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	691b      	ldr	r3, [r3, #16]
 80012e6:	1cba      	adds	r2, r7, #2
 80012e8:	8812      	ldrh	r2, [r2, #0]
 80012ea:	4013      	ands	r3, r2
 80012ec:	d004      	beq.n	80012f8 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80012ee:	230f      	movs	r3, #15
 80012f0:	18fb      	adds	r3, r7, r3
 80012f2:	2201      	movs	r2, #1
 80012f4:	701a      	strb	r2, [r3, #0]
 80012f6:	e003      	b.n	8001300 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80012f8:	230f      	movs	r3, #15
 80012fa:	18fb      	adds	r3, r7, r3
 80012fc:	2200      	movs	r2, #0
 80012fe:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001300:	230f      	movs	r3, #15
 8001302:	18fb      	adds	r3, r7, r3
 8001304:	781b      	ldrb	r3, [r3, #0]
  }
 8001306:	0018      	movs	r0, r3
 8001308:	46bd      	mov	sp, r7
 800130a:	b004      	add	sp, #16
 800130c:	bd80      	pop	{r7, pc}

0800130e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800130e:	b580      	push	{r7, lr}
 8001310:	b082      	sub	sp, #8
 8001312:	af00      	add	r7, sp, #0
 8001314:	6078      	str	r0, [r7, #4]
 8001316:	0008      	movs	r0, r1
 8001318:	0011      	movs	r1, r2
 800131a:	1cbb      	adds	r3, r7, #2
 800131c:	1c02      	adds	r2, r0, #0
 800131e:	801a      	strh	r2, [r3, #0]
 8001320:	1c7b      	adds	r3, r7, #1
 8001322:	1c0a      	adds	r2, r1, #0
 8001324:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001326:	1c7b      	adds	r3, r7, #1
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d004      	beq.n	8001338 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800132e:	1cbb      	adds	r3, r7, #2
 8001330:	881a      	ldrh	r2, [r3, #0]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001336:	e003      	b.n	8001340 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001338:	1cbb      	adds	r3, r7, #2
 800133a:	881a      	ldrh	r2, [r3, #0]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001340:	46c0      	nop			; (mov r8, r8)
 8001342:	46bd      	mov	sp, r7
 8001344:	b002      	add	sp, #8
 8001346:	bd80      	pop	{r7, pc}

08001348 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b088      	sub	sp, #32
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d102      	bne.n	800135c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001356:	2301      	movs	r3, #1
 8001358:	f000 fb76 	bl	8001a48 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	2201      	movs	r2, #1
 8001362:	4013      	ands	r3, r2
 8001364:	d100      	bne.n	8001368 <HAL_RCC_OscConfig+0x20>
 8001366:	e08e      	b.n	8001486 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001368:	4bc5      	ldr	r3, [pc, #788]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	220c      	movs	r2, #12
 800136e:	4013      	ands	r3, r2
 8001370:	2b04      	cmp	r3, #4
 8001372:	d00e      	beq.n	8001392 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001374:	4bc2      	ldr	r3, [pc, #776]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	220c      	movs	r2, #12
 800137a:	4013      	ands	r3, r2
 800137c:	2b08      	cmp	r3, #8
 800137e:	d117      	bne.n	80013b0 <HAL_RCC_OscConfig+0x68>
 8001380:	4bbf      	ldr	r3, [pc, #764]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 8001382:	685a      	ldr	r2, [r3, #4]
 8001384:	23c0      	movs	r3, #192	; 0xc0
 8001386:	025b      	lsls	r3, r3, #9
 8001388:	401a      	ands	r2, r3
 800138a:	2380      	movs	r3, #128	; 0x80
 800138c:	025b      	lsls	r3, r3, #9
 800138e:	429a      	cmp	r2, r3
 8001390:	d10e      	bne.n	80013b0 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001392:	4bbb      	ldr	r3, [pc, #748]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 8001394:	681a      	ldr	r2, [r3, #0]
 8001396:	2380      	movs	r3, #128	; 0x80
 8001398:	029b      	lsls	r3, r3, #10
 800139a:	4013      	ands	r3, r2
 800139c:	d100      	bne.n	80013a0 <HAL_RCC_OscConfig+0x58>
 800139e:	e071      	b.n	8001484 <HAL_RCC_OscConfig+0x13c>
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d000      	beq.n	80013aa <HAL_RCC_OscConfig+0x62>
 80013a8:	e06c      	b.n	8001484 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 80013aa:	2301      	movs	r3, #1
 80013ac:	f000 fb4c 	bl	8001a48 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	2b01      	cmp	r3, #1
 80013b6:	d107      	bne.n	80013c8 <HAL_RCC_OscConfig+0x80>
 80013b8:	4bb1      	ldr	r3, [pc, #708]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	4bb0      	ldr	r3, [pc, #704]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 80013be:	2180      	movs	r1, #128	; 0x80
 80013c0:	0249      	lsls	r1, r1, #9
 80013c2:	430a      	orrs	r2, r1
 80013c4:	601a      	str	r2, [r3, #0]
 80013c6:	e02f      	b.n	8001428 <HAL_RCC_OscConfig+0xe0>
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d10c      	bne.n	80013ea <HAL_RCC_OscConfig+0xa2>
 80013d0:	4bab      	ldr	r3, [pc, #684]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	4baa      	ldr	r3, [pc, #680]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 80013d6:	49ab      	ldr	r1, [pc, #684]	; (8001684 <HAL_RCC_OscConfig+0x33c>)
 80013d8:	400a      	ands	r2, r1
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	4ba8      	ldr	r3, [pc, #672]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	4ba7      	ldr	r3, [pc, #668]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 80013e2:	49a9      	ldr	r1, [pc, #676]	; (8001688 <HAL_RCC_OscConfig+0x340>)
 80013e4:	400a      	ands	r2, r1
 80013e6:	601a      	str	r2, [r3, #0]
 80013e8:	e01e      	b.n	8001428 <HAL_RCC_OscConfig+0xe0>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	2b05      	cmp	r3, #5
 80013f0:	d10e      	bne.n	8001410 <HAL_RCC_OscConfig+0xc8>
 80013f2:	4ba3      	ldr	r3, [pc, #652]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	4ba2      	ldr	r3, [pc, #648]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 80013f8:	2180      	movs	r1, #128	; 0x80
 80013fa:	02c9      	lsls	r1, r1, #11
 80013fc:	430a      	orrs	r2, r1
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	4b9f      	ldr	r3, [pc, #636]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 8001402:	681a      	ldr	r2, [r3, #0]
 8001404:	4b9e      	ldr	r3, [pc, #632]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 8001406:	2180      	movs	r1, #128	; 0x80
 8001408:	0249      	lsls	r1, r1, #9
 800140a:	430a      	orrs	r2, r1
 800140c:	601a      	str	r2, [r3, #0]
 800140e:	e00b      	b.n	8001428 <HAL_RCC_OscConfig+0xe0>
 8001410:	4b9b      	ldr	r3, [pc, #620]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 8001412:	681a      	ldr	r2, [r3, #0]
 8001414:	4b9a      	ldr	r3, [pc, #616]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 8001416:	499b      	ldr	r1, [pc, #620]	; (8001684 <HAL_RCC_OscConfig+0x33c>)
 8001418:	400a      	ands	r2, r1
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	4b98      	ldr	r3, [pc, #608]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 800141e:	681a      	ldr	r2, [r3, #0]
 8001420:	4b97      	ldr	r3, [pc, #604]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 8001422:	4999      	ldr	r1, [pc, #612]	; (8001688 <HAL_RCC_OscConfig+0x340>)
 8001424:	400a      	ands	r2, r1
 8001426:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d014      	beq.n	800145a <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001430:	f7ff fcb4 	bl	8000d9c <HAL_GetTick>
 8001434:	0003      	movs	r3, r0
 8001436:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001438:	e008      	b.n	800144c <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800143a:	f7ff fcaf 	bl	8000d9c <HAL_GetTick>
 800143e:	0002      	movs	r2, r0
 8001440:	69bb      	ldr	r3, [r7, #24]
 8001442:	1ad3      	subs	r3, r2, r3
 8001444:	2b64      	cmp	r3, #100	; 0x64
 8001446:	d901      	bls.n	800144c <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8001448:	2303      	movs	r3, #3
 800144a:	e2fd      	b.n	8001a48 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800144c:	4b8c      	ldr	r3, [pc, #560]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	2380      	movs	r3, #128	; 0x80
 8001452:	029b      	lsls	r3, r3, #10
 8001454:	4013      	ands	r3, r2
 8001456:	d0f0      	beq.n	800143a <HAL_RCC_OscConfig+0xf2>
 8001458:	e015      	b.n	8001486 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800145a:	f7ff fc9f 	bl	8000d9c <HAL_GetTick>
 800145e:	0003      	movs	r3, r0
 8001460:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001462:	e008      	b.n	8001476 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001464:	f7ff fc9a 	bl	8000d9c <HAL_GetTick>
 8001468:	0002      	movs	r2, r0
 800146a:	69bb      	ldr	r3, [r7, #24]
 800146c:	1ad3      	subs	r3, r2, r3
 800146e:	2b64      	cmp	r3, #100	; 0x64
 8001470:	d901      	bls.n	8001476 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8001472:	2303      	movs	r3, #3
 8001474:	e2e8      	b.n	8001a48 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001476:	4b82      	ldr	r3, [pc, #520]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 8001478:	681a      	ldr	r2, [r3, #0]
 800147a:	2380      	movs	r3, #128	; 0x80
 800147c:	029b      	lsls	r3, r3, #10
 800147e:	4013      	ands	r3, r2
 8001480:	d1f0      	bne.n	8001464 <HAL_RCC_OscConfig+0x11c>
 8001482:	e000      	b.n	8001486 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001484:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	2202      	movs	r2, #2
 800148c:	4013      	ands	r3, r2
 800148e:	d100      	bne.n	8001492 <HAL_RCC_OscConfig+0x14a>
 8001490:	e06c      	b.n	800156c <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001492:	4b7b      	ldr	r3, [pc, #492]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	220c      	movs	r2, #12
 8001498:	4013      	ands	r3, r2
 800149a:	d00e      	beq.n	80014ba <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800149c:	4b78      	ldr	r3, [pc, #480]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	220c      	movs	r2, #12
 80014a2:	4013      	ands	r3, r2
 80014a4:	2b08      	cmp	r3, #8
 80014a6:	d11f      	bne.n	80014e8 <HAL_RCC_OscConfig+0x1a0>
 80014a8:	4b75      	ldr	r3, [pc, #468]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 80014aa:	685a      	ldr	r2, [r3, #4]
 80014ac:	23c0      	movs	r3, #192	; 0xc0
 80014ae:	025b      	lsls	r3, r3, #9
 80014b0:	401a      	ands	r2, r3
 80014b2:	2380      	movs	r3, #128	; 0x80
 80014b4:	021b      	lsls	r3, r3, #8
 80014b6:	429a      	cmp	r2, r3
 80014b8:	d116      	bne.n	80014e8 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014ba:	4b71      	ldr	r3, [pc, #452]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	2202      	movs	r2, #2
 80014c0:	4013      	ands	r3, r2
 80014c2:	d005      	beq.n	80014d0 <HAL_RCC_OscConfig+0x188>
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	68db      	ldr	r3, [r3, #12]
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	d001      	beq.n	80014d0 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80014cc:	2301      	movs	r3, #1
 80014ce:	e2bb      	b.n	8001a48 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014d0:	4b6b      	ldr	r3, [pc, #428]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	22f8      	movs	r2, #248	; 0xf8
 80014d6:	4393      	bics	r3, r2
 80014d8:	0019      	movs	r1, r3
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	691b      	ldr	r3, [r3, #16]
 80014de:	00da      	lsls	r2, r3, #3
 80014e0:	4b67      	ldr	r3, [pc, #412]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 80014e2:	430a      	orrs	r2, r1
 80014e4:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014e6:	e041      	b.n	800156c <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	68db      	ldr	r3, [r3, #12]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d024      	beq.n	800153a <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014f0:	4b63      	ldr	r3, [pc, #396]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 80014f2:	681a      	ldr	r2, [r3, #0]
 80014f4:	4b62      	ldr	r3, [pc, #392]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 80014f6:	2101      	movs	r1, #1
 80014f8:	430a      	orrs	r2, r1
 80014fa:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014fc:	f7ff fc4e 	bl	8000d9c <HAL_GetTick>
 8001500:	0003      	movs	r3, r0
 8001502:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001504:	e008      	b.n	8001518 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001506:	f7ff fc49 	bl	8000d9c <HAL_GetTick>
 800150a:	0002      	movs	r2, r0
 800150c:	69bb      	ldr	r3, [r7, #24]
 800150e:	1ad3      	subs	r3, r2, r3
 8001510:	2b02      	cmp	r3, #2
 8001512:	d901      	bls.n	8001518 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001514:	2303      	movs	r3, #3
 8001516:	e297      	b.n	8001a48 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001518:	4b59      	ldr	r3, [pc, #356]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	2202      	movs	r2, #2
 800151e:	4013      	ands	r3, r2
 8001520:	d0f1      	beq.n	8001506 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001522:	4b57      	ldr	r3, [pc, #348]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	22f8      	movs	r2, #248	; 0xf8
 8001528:	4393      	bics	r3, r2
 800152a:	0019      	movs	r1, r3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	691b      	ldr	r3, [r3, #16]
 8001530:	00da      	lsls	r2, r3, #3
 8001532:	4b53      	ldr	r3, [pc, #332]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 8001534:	430a      	orrs	r2, r1
 8001536:	601a      	str	r2, [r3, #0]
 8001538:	e018      	b.n	800156c <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800153a:	4b51      	ldr	r3, [pc, #324]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	4b50      	ldr	r3, [pc, #320]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 8001540:	2101      	movs	r1, #1
 8001542:	438a      	bics	r2, r1
 8001544:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001546:	f7ff fc29 	bl	8000d9c <HAL_GetTick>
 800154a:	0003      	movs	r3, r0
 800154c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800154e:	e008      	b.n	8001562 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001550:	f7ff fc24 	bl	8000d9c <HAL_GetTick>
 8001554:	0002      	movs	r2, r0
 8001556:	69bb      	ldr	r3, [r7, #24]
 8001558:	1ad3      	subs	r3, r2, r3
 800155a:	2b02      	cmp	r3, #2
 800155c:	d901      	bls.n	8001562 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 800155e:	2303      	movs	r3, #3
 8001560:	e272      	b.n	8001a48 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001562:	4b47      	ldr	r3, [pc, #284]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	2202      	movs	r2, #2
 8001568:	4013      	ands	r3, r2
 800156a:	d1f1      	bne.n	8001550 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	2208      	movs	r2, #8
 8001572:	4013      	ands	r3, r2
 8001574:	d036      	beq.n	80015e4 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	69db      	ldr	r3, [r3, #28]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d019      	beq.n	80015b2 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800157e:	4b40      	ldr	r3, [pc, #256]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 8001580:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001582:	4b3f      	ldr	r3, [pc, #252]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 8001584:	2101      	movs	r1, #1
 8001586:	430a      	orrs	r2, r1
 8001588:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800158a:	f7ff fc07 	bl	8000d9c <HAL_GetTick>
 800158e:	0003      	movs	r3, r0
 8001590:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001592:	e008      	b.n	80015a6 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001594:	f7ff fc02 	bl	8000d9c <HAL_GetTick>
 8001598:	0002      	movs	r2, r0
 800159a:	69bb      	ldr	r3, [r7, #24]
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	2b02      	cmp	r3, #2
 80015a0:	d901      	bls.n	80015a6 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 80015a2:	2303      	movs	r3, #3
 80015a4:	e250      	b.n	8001a48 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015a6:	4b36      	ldr	r3, [pc, #216]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 80015a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015aa:	2202      	movs	r2, #2
 80015ac:	4013      	ands	r3, r2
 80015ae:	d0f1      	beq.n	8001594 <HAL_RCC_OscConfig+0x24c>
 80015b0:	e018      	b.n	80015e4 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015b2:	4b33      	ldr	r3, [pc, #204]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 80015b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80015b6:	4b32      	ldr	r3, [pc, #200]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 80015b8:	2101      	movs	r1, #1
 80015ba:	438a      	bics	r2, r1
 80015bc:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015be:	f7ff fbed 	bl	8000d9c <HAL_GetTick>
 80015c2:	0003      	movs	r3, r0
 80015c4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015c6:	e008      	b.n	80015da <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015c8:	f7ff fbe8 	bl	8000d9c <HAL_GetTick>
 80015cc:	0002      	movs	r2, r0
 80015ce:	69bb      	ldr	r3, [r7, #24]
 80015d0:	1ad3      	subs	r3, r2, r3
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	d901      	bls.n	80015da <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 80015d6:	2303      	movs	r3, #3
 80015d8:	e236      	b.n	8001a48 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015da:	4b29      	ldr	r3, [pc, #164]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 80015dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015de:	2202      	movs	r2, #2
 80015e0:	4013      	ands	r3, r2
 80015e2:	d1f1      	bne.n	80015c8 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	2204      	movs	r2, #4
 80015ea:	4013      	ands	r3, r2
 80015ec:	d100      	bne.n	80015f0 <HAL_RCC_OscConfig+0x2a8>
 80015ee:	e0b5      	b.n	800175c <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015f0:	201f      	movs	r0, #31
 80015f2:	183b      	adds	r3, r7, r0
 80015f4:	2200      	movs	r2, #0
 80015f6:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015f8:	4b21      	ldr	r3, [pc, #132]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 80015fa:	69da      	ldr	r2, [r3, #28]
 80015fc:	2380      	movs	r3, #128	; 0x80
 80015fe:	055b      	lsls	r3, r3, #21
 8001600:	4013      	ands	r3, r2
 8001602:	d110      	bne.n	8001626 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001604:	4b1e      	ldr	r3, [pc, #120]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 8001606:	69da      	ldr	r2, [r3, #28]
 8001608:	4b1d      	ldr	r3, [pc, #116]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 800160a:	2180      	movs	r1, #128	; 0x80
 800160c:	0549      	lsls	r1, r1, #21
 800160e:	430a      	orrs	r2, r1
 8001610:	61da      	str	r2, [r3, #28]
 8001612:	4b1b      	ldr	r3, [pc, #108]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 8001614:	69da      	ldr	r2, [r3, #28]
 8001616:	2380      	movs	r3, #128	; 0x80
 8001618:	055b      	lsls	r3, r3, #21
 800161a:	4013      	ands	r3, r2
 800161c:	60fb      	str	r3, [r7, #12]
 800161e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001620:	183b      	adds	r3, r7, r0
 8001622:	2201      	movs	r2, #1
 8001624:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001626:	4b19      	ldr	r3, [pc, #100]	; (800168c <HAL_RCC_OscConfig+0x344>)
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	2380      	movs	r3, #128	; 0x80
 800162c:	005b      	lsls	r3, r3, #1
 800162e:	4013      	ands	r3, r2
 8001630:	d11a      	bne.n	8001668 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001632:	4b16      	ldr	r3, [pc, #88]	; (800168c <HAL_RCC_OscConfig+0x344>)
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	4b15      	ldr	r3, [pc, #84]	; (800168c <HAL_RCC_OscConfig+0x344>)
 8001638:	2180      	movs	r1, #128	; 0x80
 800163a:	0049      	lsls	r1, r1, #1
 800163c:	430a      	orrs	r2, r1
 800163e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001640:	f7ff fbac 	bl	8000d9c <HAL_GetTick>
 8001644:	0003      	movs	r3, r0
 8001646:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001648:	e008      	b.n	800165c <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800164a:	f7ff fba7 	bl	8000d9c <HAL_GetTick>
 800164e:	0002      	movs	r2, r0
 8001650:	69bb      	ldr	r3, [r7, #24]
 8001652:	1ad3      	subs	r3, r2, r3
 8001654:	2b64      	cmp	r3, #100	; 0x64
 8001656:	d901      	bls.n	800165c <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8001658:	2303      	movs	r3, #3
 800165a:	e1f5      	b.n	8001a48 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800165c:	4b0b      	ldr	r3, [pc, #44]	; (800168c <HAL_RCC_OscConfig+0x344>)
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	2380      	movs	r3, #128	; 0x80
 8001662:	005b      	lsls	r3, r3, #1
 8001664:	4013      	ands	r3, r2
 8001666:	d0f0      	beq.n	800164a <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	689b      	ldr	r3, [r3, #8]
 800166c:	2b01      	cmp	r3, #1
 800166e:	d10f      	bne.n	8001690 <HAL_RCC_OscConfig+0x348>
 8001670:	4b03      	ldr	r3, [pc, #12]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 8001672:	6a1a      	ldr	r2, [r3, #32]
 8001674:	4b02      	ldr	r3, [pc, #8]	; (8001680 <HAL_RCC_OscConfig+0x338>)
 8001676:	2101      	movs	r1, #1
 8001678:	430a      	orrs	r2, r1
 800167a:	621a      	str	r2, [r3, #32]
 800167c:	e036      	b.n	80016ec <HAL_RCC_OscConfig+0x3a4>
 800167e:	46c0      	nop			; (mov r8, r8)
 8001680:	40021000 	.word	0x40021000
 8001684:	fffeffff 	.word	0xfffeffff
 8001688:	fffbffff 	.word	0xfffbffff
 800168c:	40007000 	.word	0x40007000
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	689b      	ldr	r3, [r3, #8]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d10c      	bne.n	80016b2 <HAL_RCC_OscConfig+0x36a>
 8001698:	4bca      	ldr	r3, [pc, #808]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 800169a:	6a1a      	ldr	r2, [r3, #32]
 800169c:	4bc9      	ldr	r3, [pc, #804]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 800169e:	2101      	movs	r1, #1
 80016a0:	438a      	bics	r2, r1
 80016a2:	621a      	str	r2, [r3, #32]
 80016a4:	4bc7      	ldr	r3, [pc, #796]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 80016a6:	6a1a      	ldr	r2, [r3, #32]
 80016a8:	4bc6      	ldr	r3, [pc, #792]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 80016aa:	2104      	movs	r1, #4
 80016ac:	438a      	bics	r2, r1
 80016ae:	621a      	str	r2, [r3, #32]
 80016b0:	e01c      	b.n	80016ec <HAL_RCC_OscConfig+0x3a4>
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	2b05      	cmp	r3, #5
 80016b8:	d10c      	bne.n	80016d4 <HAL_RCC_OscConfig+0x38c>
 80016ba:	4bc2      	ldr	r3, [pc, #776]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 80016bc:	6a1a      	ldr	r2, [r3, #32]
 80016be:	4bc1      	ldr	r3, [pc, #772]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 80016c0:	2104      	movs	r1, #4
 80016c2:	430a      	orrs	r2, r1
 80016c4:	621a      	str	r2, [r3, #32]
 80016c6:	4bbf      	ldr	r3, [pc, #764]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 80016c8:	6a1a      	ldr	r2, [r3, #32]
 80016ca:	4bbe      	ldr	r3, [pc, #760]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 80016cc:	2101      	movs	r1, #1
 80016ce:	430a      	orrs	r2, r1
 80016d0:	621a      	str	r2, [r3, #32]
 80016d2:	e00b      	b.n	80016ec <HAL_RCC_OscConfig+0x3a4>
 80016d4:	4bbb      	ldr	r3, [pc, #748]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 80016d6:	6a1a      	ldr	r2, [r3, #32]
 80016d8:	4bba      	ldr	r3, [pc, #744]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 80016da:	2101      	movs	r1, #1
 80016dc:	438a      	bics	r2, r1
 80016de:	621a      	str	r2, [r3, #32]
 80016e0:	4bb8      	ldr	r3, [pc, #736]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 80016e2:	6a1a      	ldr	r2, [r3, #32]
 80016e4:	4bb7      	ldr	r3, [pc, #732]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 80016e6:	2104      	movs	r1, #4
 80016e8:	438a      	bics	r2, r1
 80016ea:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	689b      	ldr	r3, [r3, #8]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d014      	beq.n	800171e <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016f4:	f7ff fb52 	bl	8000d9c <HAL_GetTick>
 80016f8:	0003      	movs	r3, r0
 80016fa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016fc:	e009      	b.n	8001712 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016fe:	f7ff fb4d 	bl	8000d9c <HAL_GetTick>
 8001702:	0002      	movs	r2, r0
 8001704:	69bb      	ldr	r3, [r7, #24]
 8001706:	1ad3      	subs	r3, r2, r3
 8001708:	4aaf      	ldr	r2, [pc, #700]	; (80019c8 <HAL_RCC_OscConfig+0x680>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d901      	bls.n	8001712 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800170e:	2303      	movs	r3, #3
 8001710:	e19a      	b.n	8001a48 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001712:	4bac      	ldr	r3, [pc, #688]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 8001714:	6a1b      	ldr	r3, [r3, #32]
 8001716:	2202      	movs	r2, #2
 8001718:	4013      	ands	r3, r2
 800171a:	d0f0      	beq.n	80016fe <HAL_RCC_OscConfig+0x3b6>
 800171c:	e013      	b.n	8001746 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800171e:	f7ff fb3d 	bl	8000d9c <HAL_GetTick>
 8001722:	0003      	movs	r3, r0
 8001724:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001726:	e009      	b.n	800173c <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001728:	f7ff fb38 	bl	8000d9c <HAL_GetTick>
 800172c:	0002      	movs	r2, r0
 800172e:	69bb      	ldr	r3, [r7, #24]
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	4aa5      	ldr	r2, [pc, #660]	; (80019c8 <HAL_RCC_OscConfig+0x680>)
 8001734:	4293      	cmp	r3, r2
 8001736:	d901      	bls.n	800173c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001738:	2303      	movs	r3, #3
 800173a:	e185      	b.n	8001a48 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800173c:	4ba1      	ldr	r3, [pc, #644]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 800173e:	6a1b      	ldr	r3, [r3, #32]
 8001740:	2202      	movs	r2, #2
 8001742:	4013      	ands	r3, r2
 8001744:	d1f0      	bne.n	8001728 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001746:	231f      	movs	r3, #31
 8001748:	18fb      	adds	r3, r7, r3
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	2b01      	cmp	r3, #1
 800174e:	d105      	bne.n	800175c <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001750:	4b9c      	ldr	r3, [pc, #624]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 8001752:	69da      	ldr	r2, [r3, #28]
 8001754:	4b9b      	ldr	r3, [pc, #620]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 8001756:	499d      	ldr	r1, [pc, #628]	; (80019cc <HAL_RCC_OscConfig+0x684>)
 8001758:	400a      	ands	r2, r1
 800175a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2210      	movs	r2, #16
 8001762:	4013      	ands	r3, r2
 8001764:	d063      	beq.n	800182e <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	695b      	ldr	r3, [r3, #20]
 800176a:	2b01      	cmp	r3, #1
 800176c:	d12a      	bne.n	80017c4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800176e:	4b95      	ldr	r3, [pc, #596]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 8001770:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001772:	4b94      	ldr	r3, [pc, #592]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 8001774:	2104      	movs	r1, #4
 8001776:	430a      	orrs	r2, r1
 8001778:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800177a:	4b92      	ldr	r3, [pc, #584]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 800177c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800177e:	4b91      	ldr	r3, [pc, #580]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 8001780:	2101      	movs	r1, #1
 8001782:	430a      	orrs	r2, r1
 8001784:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001786:	f7ff fb09 	bl	8000d9c <HAL_GetTick>
 800178a:	0003      	movs	r3, r0
 800178c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800178e:	e008      	b.n	80017a2 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001790:	f7ff fb04 	bl	8000d9c <HAL_GetTick>
 8001794:	0002      	movs	r2, r0
 8001796:	69bb      	ldr	r3, [r7, #24]
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	2b02      	cmp	r3, #2
 800179c:	d901      	bls.n	80017a2 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 800179e:	2303      	movs	r3, #3
 80017a0:	e152      	b.n	8001a48 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80017a2:	4b88      	ldr	r3, [pc, #544]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 80017a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017a6:	2202      	movs	r2, #2
 80017a8:	4013      	ands	r3, r2
 80017aa:	d0f1      	beq.n	8001790 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80017ac:	4b85      	ldr	r3, [pc, #532]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 80017ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017b0:	22f8      	movs	r2, #248	; 0xf8
 80017b2:	4393      	bics	r3, r2
 80017b4:	0019      	movs	r1, r3
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	699b      	ldr	r3, [r3, #24]
 80017ba:	00da      	lsls	r2, r3, #3
 80017bc:	4b81      	ldr	r3, [pc, #516]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 80017be:	430a      	orrs	r2, r1
 80017c0:	635a      	str	r2, [r3, #52]	; 0x34
 80017c2:	e034      	b.n	800182e <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	695b      	ldr	r3, [r3, #20]
 80017c8:	3305      	adds	r3, #5
 80017ca:	d111      	bne.n	80017f0 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80017cc:	4b7d      	ldr	r3, [pc, #500]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 80017ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80017d0:	4b7c      	ldr	r3, [pc, #496]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 80017d2:	2104      	movs	r1, #4
 80017d4:	438a      	bics	r2, r1
 80017d6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80017d8:	4b7a      	ldr	r3, [pc, #488]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 80017da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017dc:	22f8      	movs	r2, #248	; 0xf8
 80017de:	4393      	bics	r3, r2
 80017e0:	0019      	movs	r1, r3
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	699b      	ldr	r3, [r3, #24]
 80017e6:	00da      	lsls	r2, r3, #3
 80017e8:	4b76      	ldr	r3, [pc, #472]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 80017ea:	430a      	orrs	r2, r1
 80017ec:	635a      	str	r2, [r3, #52]	; 0x34
 80017ee:	e01e      	b.n	800182e <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80017f0:	4b74      	ldr	r3, [pc, #464]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 80017f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80017f4:	4b73      	ldr	r3, [pc, #460]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 80017f6:	2104      	movs	r1, #4
 80017f8:	430a      	orrs	r2, r1
 80017fa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80017fc:	4b71      	ldr	r3, [pc, #452]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 80017fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001800:	4b70      	ldr	r3, [pc, #448]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 8001802:	2101      	movs	r1, #1
 8001804:	438a      	bics	r2, r1
 8001806:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001808:	f7ff fac8 	bl	8000d9c <HAL_GetTick>
 800180c:	0003      	movs	r3, r0
 800180e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001810:	e008      	b.n	8001824 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001812:	f7ff fac3 	bl	8000d9c <HAL_GetTick>
 8001816:	0002      	movs	r2, r0
 8001818:	69bb      	ldr	r3, [r7, #24]
 800181a:	1ad3      	subs	r3, r2, r3
 800181c:	2b02      	cmp	r3, #2
 800181e:	d901      	bls.n	8001824 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8001820:	2303      	movs	r3, #3
 8001822:	e111      	b.n	8001a48 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001824:	4b67      	ldr	r3, [pc, #412]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 8001826:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001828:	2202      	movs	r2, #2
 800182a:	4013      	ands	r3, r2
 800182c:	d1f1      	bne.n	8001812 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	2220      	movs	r2, #32
 8001834:	4013      	ands	r3, r2
 8001836:	d05c      	beq.n	80018f2 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001838:	4b62      	ldr	r3, [pc, #392]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	220c      	movs	r2, #12
 800183e:	4013      	ands	r3, r2
 8001840:	2b0c      	cmp	r3, #12
 8001842:	d00e      	beq.n	8001862 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001844:	4b5f      	ldr	r3, [pc, #380]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	220c      	movs	r2, #12
 800184a:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800184c:	2b08      	cmp	r3, #8
 800184e:	d114      	bne.n	800187a <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001850:	4b5c      	ldr	r3, [pc, #368]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 8001852:	685a      	ldr	r2, [r3, #4]
 8001854:	23c0      	movs	r3, #192	; 0xc0
 8001856:	025b      	lsls	r3, r3, #9
 8001858:	401a      	ands	r2, r3
 800185a:	23c0      	movs	r3, #192	; 0xc0
 800185c:	025b      	lsls	r3, r3, #9
 800185e:	429a      	cmp	r2, r3
 8001860:	d10b      	bne.n	800187a <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001862:	4b58      	ldr	r3, [pc, #352]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 8001864:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001866:	2380      	movs	r3, #128	; 0x80
 8001868:	029b      	lsls	r3, r3, #10
 800186a:	4013      	ands	r3, r2
 800186c:	d040      	beq.n	80018f0 <HAL_RCC_OscConfig+0x5a8>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6a1b      	ldr	r3, [r3, #32]
 8001872:	2b01      	cmp	r3, #1
 8001874:	d03c      	beq.n	80018f0 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001876:	2301      	movs	r3, #1
 8001878:	e0e6      	b.n	8001a48 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6a1b      	ldr	r3, [r3, #32]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d01b      	beq.n	80018ba <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001882:	4b50      	ldr	r3, [pc, #320]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 8001884:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001886:	4b4f      	ldr	r3, [pc, #316]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 8001888:	2180      	movs	r1, #128	; 0x80
 800188a:	0249      	lsls	r1, r1, #9
 800188c:	430a      	orrs	r2, r1
 800188e:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001890:	f7ff fa84 	bl	8000d9c <HAL_GetTick>
 8001894:	0003      	movs	r3, r0
 8001896:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001898:	e008      	b.n	80018ac <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800189a:	f7ff fa7f 	bl	8000d9c <HAL_GetTick>
 800189e:	0002      	movs	r2, r0
 80018a0:	69bb      	ldr	r3, [r7, #24]
 80018a2:	1ad3      	subs	r3, r2, r3
 80018a4:	2b02      	cmp	r3, #2
 80018a6:	d901      	bls.n	80018ac <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 80018a8:	2303      	movs	r3, #3
 80018aa:	e0cd      	b.n	8001a48 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80018ac:	4b45      	ldr	r3, [pc, #276]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 80018ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80018b0:	2380      	movs	r3, #128	; 0x80
 80018b2:	029b      	lsls	r3, r3, #10
 80018b4:	4013      	ands	r3, r2
 80018b6:	d0f0      	beq.n	800189a <HAL_RCC_OscConfig+0x552>
 80018b8:	e01b      	b.n	80018f2 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80018ba:	4b42      	ldr	r3, [pc, #264]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 80018bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80018be:	4b41      	ldr	r3, [pc, #260]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 80018c0:	4943      	ldr	r1, [pc, #268]	; (80019d0 <HAL_RCC_OscConfig+0x688>)
 80018c2:	400a      	ands	r2, r1
 80018c4:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018c6:	f7ff fa69 	bl	8000d9c <HAL_GetTick>
 80018ca:	0003      	movs	r3, r0
 80018cc:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80018ce:	e008      	b.n	80018e2 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80018d0:	f7ff fa64 	bl	8000d9c <HAL_GetTick>
 80018d4:	0002      	movs	r2, r0
 80018d6:	69bb      	ldr	r3, [r7, #24]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	2b02      	cmp	r3, #2
 80018dc:	d901      	bls.n	80018e2 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80018de:	2303      	movs	r3, #3
 80018e0:	e0b2      	b.n	8001a48 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80018e2:	4b38      	ldr	r3, [pc, #224]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 80018e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80018e6:	2380      	movs	r3, #128	; 0x80
 80018e8:	029b      	lsls	r3, r3, #10
 80018ea:	4013      	ands	r3, r2
 80018ec:	d1f0      	bne.n	80018d0 <HAL_RCC_OscConfig+0x588>
 80018ee:	e000      	b.n	80018f2 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80018f0:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d100      	bne.n	80018fc <HAL_RCC_OscConfig+0x5b4>
 80018fa:	e0a4      	b.n	8001a46 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018fc:	4b31      	ldr	r3, [pc, #196]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	220c      	movs	r2, #12
 8001902:	4013      	ands	r3, r2
 8001904:	2b08      	cmp	r3, #8
 8001906:	d100      	bne.n	800190a <HAL_RCC_OscConfig+0x5c2>
 8001908:	e078      	b.n	80019fc <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800190e:	2b02      	cmp	r3, #2
 8001910:	d14c      	bne.n	80019ac <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001912:	4b2c      	ldr	r3, [pc, #176]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	4b2b      	ldr	r3, [pc, #172]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 8001918:	492e      	ldr	r1, [pc, #184]	; (80019d4 <HAL_RCC_OscConfig+0x68c>)
 800191a:	400a      	ands	r2, r1
 800191c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800191e:	f7ff fa3d 	bl	8000d9c <HAL_GetTick>
 8001922:	0003      	movs	r3, r0
 8001924:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001926:	e008      	b.n	800193a <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001928:	f7ff fa38 	bl	8000d9c <HAL_GetTick>
 800192c:	0002      	movs	r2, r0
 800192e:	69bb      	ldr	r3, [r7, #24]
 8001930:	1ad3      	subs	r3, r2, r3
 8001932:	2b02      	cmp	r3, #2
 8001934:	d901      	bls.n	800193a <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001936:	2303      	movs	r3, #3
 8001938:	e086      	b.n	8001a48 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800193a:	4b22      	ldr	r3, [pc, #136]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 800193c:	681a      	ldr	r2, [r3, #0]
 800193e:	2380      	movs	r3, #128	; 0x80
 8001940:	049b      	lsls	r3, r3, #18
 8001942:	4013      	ands	r3, r2
 8001944:	d1f0      	bne.n	8001928 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001946:	4b1f      	ldr	r3, [pc, #124]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 8001948:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800194a:	220f      	movs	r2, #15
 800194c:	4393      	bics	r3, r2
 800194e:	0019      	movs	r1, r3
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001954:	4b1b      	ldr	r3, [pc, #108]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 8001956:	430a      	orrs	r2, r1
 8001958:	62da      	str	r2, [r3, #44]	; 0x2c
 800195a:	4b1a      	ldr	r3, [pc, #104]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	4a1e      	ldr	r2, [pc, #120]	; (80019d8 <HAL_RCC_OscConfig+0x690>)
 8001960:	4013      	ands	r3, r2
 8001962:	0019      	movs	r1, r3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800196c:	431a      	orrs	r2, r3
 800196e:	4b15      	ldr	r3, [pc, #84]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 8001970:	430a      	orrs	r2, r1
 8001972:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001974:	4b13      	ldr	r3, [pc, #76]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 8001976:	681a      	ldr	r2, [r3, #0]
 8001978:	4b12      	ldr	r3, [pc, #72]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 800197a:	2180      	movs	r1, #128	; 0x80
 800197c:	0449      	lsls	r1, r1, #17
 800197e:	430a      	orrs	r2, r1
 8001980:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001982:	f7ff fa0b 	bl	8000d9c <HAL_GetTick>
 8001986:	0003      	movs	r3, r0
 8001988:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800198a:	e008      	b.n	800199e <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800198c:	f7ff fa06 	bl	8000d9c <HAL_GetTick>
 8001990:	0002      	movs	r2, r0
 8001992:	69bb      	ldr	r3, [r7, #24]
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	2b02      	cmp	r3, #2
 8001998:	d901      	bls.n	800199e <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 800199a:	2303      	movs	r3, #3
 800199c:	e054      	b.n	8001a48 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800199e:	4b09      	ldr	r3, [pc, #36]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 80019a0:	681a      	ldr	r2, [r3, #0]
 80019a2:	2380      	movs	r3, #128	; 0x80
 80019a4:	049b      	lsls	r3, r3, #18
 80019a6:	4013      	ands	r3, r2
 80019a8:	d0f0      	beq.n	800198c <HAL_RCC_OscConfig+0x644>
 80019aa:	e04c      	b.n	8001a46 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019ac:	4b05      	ldr	r3, [pc, #20]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 80019ae:	681a      	ldr	r2, [r3, #0]
 80019b0:	4b04      	ldr	r3, [pc, #16]	; (80019c4 <HAL_RCC_OscConfig+0x67c>)
 80019b2:	4908      	ldr	r1, [pc, #32]	; (80019d4 <HAL_RCC_OscConfig+0x68c>)
 80019b4:	400a      	ands	r2, r1
 80019b6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019b8:	f7ff f9f0 	bl	8000d9c <HAL_GetTick>
 80019bc:	0003      	movs	r3, r0
 80019be:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019c0:	e015      	b.n	80019ee <HAL_RCC_OscConfig+0x6a6>
 80019c2:	46c0      	nop			; (mov r8, r8)
 80019c4:	40021000 	.word	0x40021000
 80019c8:	00001388 	.word	0x00001388
 80019cc:	efffffff 	.word	0xefffffff
 80019d0:	fffeffff 	.word	0xfffeffff
 80019d4:	feffffff 	.word	0xfeffffff
 80019d8:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019dc:	f7ff f9de 	bl	8000d9c <HAL_GetTick>
 80019e0:	0002      	movs	r2, r0
 80019e2:	69bb      	ldr	r3, [r7, #24]
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	2b02      	cmp	r3, #2
 80019e8:	d901      	bls.n	80019ee <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	e02c      	b.n	8001a48 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019ee:	4b18      	ldr	r3, [pc, #96]	; (8001a50 <HAL_RCC_OscConfig+0x708>)
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	2380      	movs	r3, #128	; 0x80
 80019f4:	049b      	lsls	r3, r3, #18
 80019f6:	4013      	ands	r3, r2
 80019f8:	d1f0      	bne.n	80019dc <HAL_RCC_OscConfig+0x694>
 80019fa:	e024      	b.n	8001a46 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a00:	2b01      	cmp	r3, #1
 8001a02:	d101      	bne.n	8001a08 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001a04:	2301      	movs	r3, #1
 8001a06:	e01f      	b.n	8001a48 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001a08:	4b11      	ldr	r3, [pc, #68]	; (8001a50 <HAL_RCC_OscConfig+0x708>)
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001a0e:	4b10      	ldr	r3, [pc, #64]	; (8001a50 <HAL_RCC_OscConfig+0x708>)
 8001a10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a12:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a14:	697a      	ldr	r2, [r7, #20]
 8001a16:	23c0      	movs	r3, #192	; 0xc0
 8001a18:	025b      	lsls	r3, r3, #9
 8001a1a:	401a      	ands	r2, r3
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a20:	429a      	cmp	r2, r3
 8001a22:	d10e      	bne.n	8001a42 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001a24:	693b      	ldr	r3, [r7, #16]
 8001a26:	220f      	movs	r2, #15
 8001a28:	401a      	ands	r2, r3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a2e:	429a      	cmp	r2, r3
 8001a30:	d107      	bne.n	8001a42 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001a32:	697a      	ldr	r2, [r7, #20]
 8001a34:	23f0      	movs	r3, #240	; 0xf0
 8001a36:	039b      	lsls	r3, r3, #14
 8001a38:	401a      	ands	r2, r3
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001a3e:	429a      	cmp	r2, r3
 8001a40:	d001      	beq.n	8001a46 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e000      	b.n	8001a48 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001a46:	2300      	movs	r3, #0
}
 8001a48:	0018      	movs	r0, r3
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	b008      	add	sp, #32
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	40021000 	.word	0x40021000

08001a54 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b084      	sub	sp, #16
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
 8001a5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d101      	bne.n	8001a68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a64:	2301      	movs	r3, #1
 8001a66:	e0bf      	b.n	8001be8 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a68:	4b61      	ldr	r3, [pc, #388]	; (8001bf0 <HAL_RCC_ClockConfig+0x19c>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	4013      	ands	r3, r2
 8001a70:	683a      	ldr	r2, [r7, #0]
 8001a72:	429a      	cmp	r2, r3
 8001a74:	d911      	bls.n	8001a9a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a76:	4b5e      	ldr	r3, [pc, #376]	; (8001bf0 <HAL_RCC_ClockConfig+0x19c>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	4393      	bics	r3, r2
 8001a7e:	0019      	movs	r1, r3
 8001a80:	4b5b      	ldr	r3, [pc, #364]	; (8001bf0 <HAL_RCC_ClockConfig+0x19c>)
 8001a82:	683a      	ldr	r2, [r7, #0]
 8001a84:	430a      	orrs	r2, r1
 8001a86:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a88:	4b59      	ldr	r3, [pc, #356]	; (8001bf0 <HAL_RCC_ClockConfig+0x19c>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	4013      	ands	r3, r2
 8001a90:	683a      	ldr	r2, [r7, #0]
 8001a92:	429a      	cmp	r2, r3
 8001a94:	d001      	beq.n	8001a9a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	e0a6      	b.n	8001be8 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	2202      	movs	r2, #2
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	d015      	beq.n	8001ad0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	2204      	movs	r2, #4
 8001aaa:	4013      	ands	r3, r2
 8001aac:	d006      	beq.n	8001abc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001aae:	4b51      	ldr	r3, [pc, #324]	; (8001bf4 <HAL_RCC_ClockConfig+0x1a0>)
 8001ab0:	685a      	ldr	r2, [r3, #4]
 8001ab2:	4b50      	ldr	r3, [pc, #320]	; (8001bf4 <HAL_RCC_ClockConfig+0x1a0>)
 8001ab4:	21e0      	movs	r1, #224	; 0xe0
 8001ab6:	00c9      	lsls	r1, r1, #3
 8001ab8:	430a      	orrs	r2, r1
 8001aba:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001abc:	4b4d      	ldr	r3, [pc, #308]	; (8001bf4 <HAL_RCC_ClockConfig+0x1a0>)
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	22f0      	movs	r2, #240	; 0xf0
 8001ac2:	4393      	bics	r3, r2
 8001ac4:	0019      	movs	r1, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	689a      	ldr	r2, [r3, #8]
 8001aca:	4b4a      	ldr	r3, [pc, #296]	; (8001bf4 <HAL_RCC_ClockConfig+0x1a0>)
 8001acc:	430a      	orrs	r2, r1
 8001ace:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	d04c      	beq.n	8001b74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	d107      	bne.n	8001af2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ae2:	4b44      	ldr	r3, [pc, #272]	; (8001bf4 <HAL_RCC_ClockConfig+0x1a0>)
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	2380      	movs	r3, #128	; 0x80
 8001ae8:	029b      	lsls	r3, r3, #10
 8001aea:	4013      	ands	r3, r2
 8001aec:	d120      	bne.n	8001b30 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001aee:	2301      	movs	r3, #1
 8001af0:	e07a      	b.n	8001be8 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	2b02      	cmp	r3, #2
 8001af8:	d107      	bne.n	8001b0a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001afa:	4b3e      	ldr	r3, [pc, #248]	; (8001bf4 <HAL_RCC_ClockConfig+0x1a0>)
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	2380      	movs	r3, #128	; 0x80
 8001b00:	049b      	lsls	r3, r3, #18
 8001b02:	4013      	ands	r3, r2
 8001b04:	d114      	bne.n	8001b30 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e06e      	b.n	8001be8 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	2b03      	cmp	r3, #3
 8001b10:	d107      	bne.n	8001b22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001b12:	4b38      	ldr	r3, [pc, #224]	; (8001bf4 <HAL_RCC_ClockConfig+0x1a0>)
 8001b14:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b16:	2380      	movs	r3, #128	; 0x80
 8001b18:	029b      	lsls	r3, r3, #10
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	d108      	bne.n	8001b30 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e062      	b.n	8001be8 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b22:	4b34      	ldr	r3, [pc, #208]	; (8001bf4 <HAL_RCC_ClockConfig+0x1a0>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	2202      	movs	r2, #2
 8001b28:	4013      	ands	r3, r2
 8001b2a:	d101      	bne.n	8001b30 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	e05b      	b.n	8001be8 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b30:	4b30      	ldr	r3, [pc, #192]	; (8001bf4 <HAL_RCC_ClockConfig+0x1a0>)
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	2203      	movs	r2, #3
 8001b36:	4393      	bics	r3, r2
 8001b38:	0019      	movs	r1, r3
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	685a      	ldr	r2, [r3, #4]
 8001b3e:	4b2d      	ldr	r3, [pc, #180]	; (8001bf4 <HAL_RCC_ClockConfig+0x1a0>)
 8001b40:	430a      	orrs	r2, r1
 8001b42:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b44:	f7ff f92a 	bl	8000d9c <HAL_GetTick>
 8001b48:	0003      	movs	r3, r0
 8001b4a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b4c:	e009      	b.n	8001b62 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b4e:	f7ff f925 	bl	8000d9c <HAL_GetTick>
 8001b52:	0002      	movs	r2, r0
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	1ad3      	subs	r3, r2, r3
 8001b58:	4a27      	ldr	r2, [pc, #156]	; (8001bf8 <HAL_RCC_ClockConfig+0x1a4>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d901      	bls.n	8001b62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	e042      	b.n	8001be8 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b62:	4b24      	ldr	r3, [pc, #144]	; (8001bf4 <HAL_RCC_ClockConfig+0x1a0>)
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	220c      	movs	r2, #12
 8001b68:	401a      	ands	r2, r3
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d1ec      	bne.n	8001b4e <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b74:	4b1e      	ldr	r3, [pc, #120]	; (8001bf0 <HAL_RCC_ClockConfig+0x19c>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	2201      	movs	r2, #1
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	683a      	ldr	r2, [r7, #0]
 8001b7e:	429a      	cmp	r2, r3
 8001b80:	d211      	bcs.n	8001ba6 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b82:	4b1b      	ldr	r3, [pc, #108]	; (8001bf0 <HAL_RCC_ClockConfig+0x19c>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	2201      	movs	r2, #1
 8001b88:	4393      	bics	r3, r2
 8001b8a:	0019      	movs	r1, r3
 8001b8c:	4b18      	ldr	r3, [pc, #96]	; (8001bf0 <HAL_RCC_ClockConfig+0x19c>)
 8001b8e:	683a      	ldr	r2, [r7, #0]
 8001b90:	430a      	orrs	r2, r1
 8001b92:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b94:	4b16      	ldr	r3, [pc, #88]	; (8001bf0 <HAL_RCC_ClockConfig+0x19c>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	2201      	movs	r2, #1
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	683a      	ldr	r2, [r7, #0]
 8001b9e:	429a      	cmp	r2, r3
 8001ba0:	d001      	beq.n	8001ba6 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	e020      	b.n	8001be8 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	2204      	movs	r2, #4
 8001bac:	4013      	ands	r3, r2
 8001bae:	d009      	beq.n	8001bc4 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001bb0:	4b10      	ldr	r3, [pc, #64]	; (8001bf4 <HAL_RCC_ClockConfig+0x1a0>)
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	4a11      	ldr	r2, [pc, #68]	; (8001bfc <HAL_RCC_ClockConfig+0x1a8>)
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	0019      	movs	r1, r3
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	68da      	ldr	r2, [r3, #12]
 8001bbe:	4b0d      	ldr	r3, [pc, #52]	; (8001bf4 <HAL_RCC_ClockConfig+0x1a0>)
 8001bc0:	430a      	orrs	r2, r1
 8001bc2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001bc4:	f000 f820 	bl	8001c08 <HAL_RCC_GetSysClockFreq>
 8001bc8:	0001      	movs	r1, r0
 8001bca:	4b0a      	ldr	r3, [pc, #40]	; (8001bf4 <HAL_RCC_ClockConfig+0x1a0>)
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	091b      	lsrs	r3, r3, #4
 8001bd0:	220f      	movs	r2, #15
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	4a0a      	ldr	r2, [pc, #40]	; (8001c00 <HAL_RCC_ClockConfig+0x1ac>)
 8001bd6:	5cd3      	ldrb	r3, [r2, r3]
 8001bd8:	000a      	movs	r2, r1
 8001bda:	40da      	lsrs	r2, r3
 8001bdc:	4b09      	ldr	r3, [pc, #36]	; (8001c04 <HAL_RCC_ClockConfig+0x1b0>)
 8001bde:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001be0:	2003      	movs	r0, #3
 8001be2:	f7fe ff87 	bl	8000af4 <HAL_InitTick>
  
  return HAL_OK;
 8001be6:	2300      	movs	r3, #0
}
 8001be8:	0018      	movs	r0, r3
 8001bea:	46bd      	mov	sp, r7
 8001bec:	b004      	add	sp, #16
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	40022000 	.word	0x40022000
 8001bf4:	40021000 	.word	0x40021000
 8001bf8:	00001388 	.word	0x00001388
 8001bfc:	fffff8ff 	.word	0xfffff8ff
 8001c00:	08006108 	.word	0x08006108
 8001c04:	20000000 	.word	0x20000000

08001c08 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b086      	sub	sp, #24
 8001c0c:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	60fb      	str	r3, [r7, #12]
 8001c12:	2300      	movs	r3, #0
 8001c14:	60bb      	str	r3, [r7, #8]
 8001c16:	2300      	movs	r3, #0
 8001c18:	617b      	str	r3, [r7, #20]
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001c22:	4b2d      	ldr	r3, [pc, #180]	; (8001cd8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	220c      	movs	r2, #12
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	2b0c      	cmp	r3, #12
 8001c30:	d046      	beq.n	8001cc0 <HAL_RCC_GetSysClockFreq+0xb8>
 8001c32:	d848      	bhi.n	8001cc6 <HAL_RCC_GetSysClockFreq+0xbe>
 8001c34:	2b04      	cmp	r3, #4
 8001c36:	d002      	beq.n	8001c3e <HAL_RCC_GetSysClockFreq+0x36>
 8001c38:	2b08      	cmp	r3, #8
 8001c3a:	d003      	beq.n	8001c44 <HAL_RCC_GetSysClockFreq+0x3c>
 8001c3c:	e043      	b.n	8001cc6 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001c3e:	4b27      	ldr	r3, [pc, #156]	; (8001cdc <HAL_RCC_GetSysClockFreq+0xd4>)
 8001c40:	613b      	str	r3, [r7, #16]
      break;
 8001c42:	e043      	b.n	8001ccc <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	0c9b      	lsrs	r3, r3, #18
 8001c48:	220f      	movs	r2, #15
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	4a24      	ldr	r2, [pc, #144]	; (8001ce0 <HAL_RCC_GetSysClockFreq+0xd8>)
 8001c4e:	5cd3      	ldrb	r3, [r2, r3]
 8001c50:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001c52:	4b21      	ldr	r3, [pc, #132]	; (8001cd8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001c54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c56:	220f      	movs	r2, #15
 8001c58:	4013      	ands	r3, r2
 8001c5a:	4a22      	ldr	r2, [pc, #136]	; (8001ce4 <HAL_RCC_GetSysClockFreq+0xdc>)
 8001c5c:	5cd3      	ldrb	r3, [r2, r3]
 8001c5e:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001c60:	68fa      	ldr	r2, [r7, #12]
 8001c62:	23c0      	movs	r3, #192	; 0xc0
 8001c64:	025b      	lsls	r3, r3, #9
 8001c66:	401a      	ands	r2, r3
 8001c68:	2380      	movs	r3, #128	; 0x80
 8001c6a:	025b      	lsls	r3, r3, #9
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d109      	bne.n	8001c84 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001c70:	68b9      	ldr	r1, [r7, #8]
 8001c72:	481a      	ldr	r0, [pc, #104]	; (8001cdc <HAL_RCC_GetSysClockFreq+0xd4>)
 8001c74:	f7fe fa52 	bl	800011c <__udivsi3>
 8001c78:	0003      	movs	r3, r0
 8001c7a:	001a      	movs	r2, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	4353      	muls	r3, r2
 8001c80:	617b      	str	r3, [r7, #20]
 8001c82:	e01a      	b.n	8001cba <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001c84:	68fa      	ldr	r2, [r7, #12]
 8001c86:	23c0      	movs	r3, #192	; 0xc0
 8001c88:	025b      	lsls	r3, r3, #9
 8001c8a:	401a      	ands	r2, r3
 8001c8c:	23c0      	movs	r3, #192	; 0xc0
 8001c8e:	025b      	lsls	r3, r3, #9
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d109      	bne.n	8001ca8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001c94:	68b9      	ldr	r1, [r7, #8]
 8001c96:	4814      	ldr	r0, [pc, #80]	; (8001ce8 <HAL_RCC_GetSysClockFreq+0xe0>)
 8001c98:	f7fe fa40 	bl	800011c <__udivsi3>
 8001c9c:	0003      	movs	r3, r0
 8001c9e:	001a      	movs	r2, r3
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	4353      	muls	r3, r2
 8001ca4:	617b      	str	r3, [r7, #20]
 8001ca6:	e008      	b.n	8001cba <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001ca8:	68b9      	ldr	r1, [r7, #8]
 8001caa:	480c      	ldr	r0, [pc, #48]	; (8001cdc <HAL_RCC_GetSysClockFreq+0xd4>)
 8001cac:	f7fe fa36 	bl	800011c <__udivsi3>
 8001cb0:	0003      	movs	r3, r0
 8001cb2:	001a      	movs	r2, r3
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	4353      	muls	r3, r2
 8001cb8:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	613b      	str	r3, [r7, #16]
      break;
 8001cbe:	e005      	b.n	8001ccc <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001cc0:	4b09      	ldr	r3, [pc, #36]	; (8001ce8 <HAL_RCC_GetSysClockFreq+0xe0>)
 8001cc2:	613b      	str	r3, [r7, #16]
      break;
 8001cc4:	e002      	b.n	8001ccc <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001cc6:	4b05      	ldr	r3, [pc, #20]	; (8001cdc <HAL_RCC_GetSysClockFreq+0xd4>)
 8001cc8:	613b      	str	r3, [r7, #16]
      break;
 8001cca:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001ccc:	693b      	ldr	r3, [r7, #16]
}
 8001cce:	0018      	movs	r0, r3
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	b006      	add	sp, #24
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	46c0      	nop			; (mov r8, r8)
 8001cd8:	40021000 	.word	0x40021000
 8001cdc:	007a1200 	.word	0x007a1200
 8001ce0:	08006120 	.word	0x08006120
 8001ce4:	08006130 	.word	0x08006130
 8001ce8:	02dc6c00 	.word	0x02dc6c00

08001cec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cf0:	4b02      	ldr	r3, [pc, #8]	; (8001cfc <HAL_RCC_GetHCLKFreq+0x10>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
}
 8001cf4:	0018      	movs	r0, r3
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	46c0      	nop			; (mov r8, r8)
 8001cfc:	20000000 	.word	0x20000000

08001d00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001d04:	f7ff fff2 	bl	8001cec <HAL_RCC_GetHCLKFreq>
 8001d08:	0001      	movs	r1, r0
 8001d0a:	4b06      	ldr	r3, [pc, #24]	; (8001d24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	0a1b      	lsrs	r3, r3, #8
 8001d10:	2207      	movs	r2, #7
 8001d12:	4013      	ands	r3, r2
 8001d14:	4a04      	ldr	r2, [pc, #16]	; (8001d28 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001d16:	5cd3      	ldrb	r3, [r2, r3]
 8001d18:	40d9      	lsrs	r1, r3
 8001d1a:	000b      	movs	r3, r1
}    
 8001d1c:	0018      	movs	r0, r3
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	46c0      	nop			; (mov r8, r8)
 8001d24:	40021000 	.word	0x40021000
 8001d28:	08006118 	.word	0x08006118

08001d2c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
 8001d34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2207      	movs	r2, #7
 8001d3a:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001d3c:	4b0e      	ldr	r3, [pc, #56]	; (8001d78 <HAL_RCC_GetClockConfig+0x4c>)
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	2203      	movs	r2, #3
 8001d42:	401a      	ands	r2, r3
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8001d48:	4b0b      	ldr	r3, [pc, #44]	; (8001d78 <HAL_RCC_GetClockConfig+0x4c>)
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	22f0      	movs	r2, #240	; 0xf0
 8001d4e:	401a      	ands	r2, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 8001d54:	4b08      	ldr	r3, [pc, #32]	; (8001d78 <HAL_RCC_GetClockConfig+0x4c>)
 8001d56:	685a      	ldr	r2, [r3, #4]
 8001d58:	23e0      	movs	r3, #224	; 0xe0
 8001d5a:	00db      	lsls	r3, r3, #3
 8001d5c:	401a      	ands	r2, r3
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	60da      	str	r2, [r3, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 8001d62:	4b06      	ldr	r3, [pc, #24]	; (8001d7c <HAL_RCC_GetClockConfig+0x50>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	2201      	movs	r2, #1
 8001d68:	401a      	ands	r2, r3
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	601a      	str	r2, [r3, #0]
}
 8001d6e:	46c0      	nop			; (mov r8, r8)
 8001d70:	46bd      	mov	sp, r7
 8001d72:	b002      	add	sp, #8
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	46c0      	nop			; (mov r8, r8)
 8001d78:	40021000 	.word	0x40021000
 8001d7c:	40022000 	.word	0x40022000

08001d80 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b086      	sub	sp, #24
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	2380      	movs	r3, #128	; 0x80
 8001d96:	025b      	lsls	r3, r3, #9
 8001d98:	4013      	ands	r3, r2
 8001d9a:	d100      	bne.n	8001d9e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001d9c:	e08e      	b.n	8001ebc <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001d9e:	2017      	movs	r0, #23
 8001da0:	183b      	adds	r3, r7, r0
 8001da2:	2200      	movs	r2, #0
 8001da4:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001da6:	4b67      	ldr	r3, [pc, #412]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001da8:	69da      	ldr	r2, [r3, #28]
 8001daa:	2380      	movs	r3, #128	; 0x80
 8001dac:	055b      	lsls	r3, r3, #21
 8001dae:	4013      	ands	r3, r2
 8001db0:	d110      	bne.n	8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001db2:	4b64      	ldr	r3, [pc, #400]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001db4:	69da      	ldr	r2, [r3, #28]
 8001db6:	4b63      	ldr	r3, [pc, #396]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001db8:	2180      	movs	r1, #128	; 0x80
 8001dba:	0549      	lsls	r1, r1, #21
 8001dbc:	430a      	orrs	r2, r1
 8001dbe:	61da      	str	r2, [r3, #28]
 8001dc0:	4b60      	ldr	r3, [pc, #384]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001dc2:	69da      	ldr	r2, [r3, #28]
 8001dc4:	2380      	movs	r3, #128	; 0x80
 8001dc6:	055b      	lsls	r3, r3, #21
 8001dc8:	4013      	ands	r3, r2
 8001dca:	60bb      	str	r3, [r7, #8]
 8001dcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dce:	183b      	adds	r3, r7, r0
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dd4:	4b5c      	ldr	r3, [pc, #368]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8001dd6:	681a      	ldr	r2, [r3, #0]
 8001dd8:	2380      	movs	r3, #128	; 0x80
 8001dda:	005b      	lsls	r3, r3, #1
 8001ddc:	4013      	ands	r3, r2
 8001dde:	d11a      	bne.n	8001e16 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001de0:	4b59      	ldr	r3, [pc, #356]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	4b58      	ldr	r3, [pc, #352]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8001de6:	2180      	movs	r1, #128	; 0x80
 8001de8:	0049      	lsls	r1, r1, #1
 8001dea:	430a      	orrs	r2, r1
 8001dec:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dee:	f7fe ffd5 	bl	8000d9c <HAL_GetTick>
 8001df2:	0003      	movs	r3, r0
 8001df4:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001df6:	e008      	b.n	8001e0a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001df8:	f7fe ffd0 	bl	8000d9c <HAL_GetTick>
 8001dfc:	0002      	movs	r2, r0
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	1ad3      	subs	r3, r2, r3
 8001e02:	2b64      	cmp	r3, #100	; 0x64
 8001e04:	d901      	bls.n	8001e0a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8001e06:	2303      	movs	r3, #3
 8001e08:	e097      	b.n	8001f3a <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e0a:	4b4f      	ldr	r3, [pc, #316]	; (8001f48 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	2380      	movs	r3, #128	; 0x80
 8001e10:	005b      	lsls	r3, r3, #1
 8001e12:	4013      	ands	r3, r2
 8001e14:	d0f0      	beq.n	8001df8 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001e16:	4b4b      	ldr	r3, [pc, #300]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001e18:	6a1a      	ldr	r2, [r3, #32]
 8001e1a:	23c0      	movs	r3, #192	; 0xc0
 8001e1c:	009b      	lsls	r3, r3, #2
 8001e1e:	4013      	ands	r3, r2
 8001e20:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d034      	beq.n	8001e92 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	685a      	ldr	r2, [r3, #4]
 8001e2c:	23c0      	movs	r3, #192	; 0xc0
 8001e2e:	009b      	lsls	r3, r3, #2
 8001e30:	4013      	ands	r3, r2
 8001e32:	68fa      	ldr	r2, [r7, #12]
 8001e34:	429a      	cmp	r2, r3
 8001e36:	d02c      	beq.n	8001e92 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001e38:	4b42      	ldr	r3, [pc, #264]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001e3a:	6a1b      	ldr	r3, [r3, #32]
 8001e3c:	4a43      	ldr	r2, [pc, #268]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8001e3e:	4013      	ands	r3, r2
 8001e40:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001e42:	4b40      	ldr	r3, [pc, #256]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001e44:	6a1a      	ldr	r2, [r3, #32]
 8001e46:	4b3f      	ldr	r3, [pc, #252]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001e48:	2180      	movs	r1, #128	; 0x80
 8001e4a:	0249      	lsls	r1, r1, #9
 8001e4c:	430a      	orrs	r2, r1
 8001e4e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001e50:	4b3c      	ldr	r3, [pc, #240]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001e52:	6a1a      	ldr	r2, [r3, #32]
 8001e54:	4b3b      	ldr	r3, [pc, #236]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001e56:	493e      	ldr	r1, [pc, #248]	; (8001f50 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e58:	400a      	ands	r2, r1
 8001e5a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001e5c:	4b39      	ldr	r3, [pc, #228]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001e5e:	68fa      	ldr	r2, [r7, #12]
 8001e60:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	2201      	movs	r2, #1
 8001e66:	4013      	ands	r3, r2
 8001e68:	d013      	beq.n	8001e92 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e6a:	f7fe ff97 	bl	8000d9c <HAL_GetTick>
 8001e6e:	0003      	movs	r3, r0
 8001e70:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e72:	e009      	b.n	8001e88 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e74:	f7fe ff92 	bl	8000d9c <HAL_GetTick>
 8001e78:	0002      	movs	r2, r0
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	1ad3      	subs	r3, r2, r3
 8001e7e:	4a35      	ldr	r2, [pc, #212]	; (8001f54 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d901      	bls.n	8001e88 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001e84:	2303      	movs	r3, #3
 8001e86:	e058      	b.n	8001f3a <HAL_RCCEx_PeriphCLKConfig+0x1ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e88:	4b2e      	ldr	r3, [pc, #184]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001e8a:	6a1b      	ldr	r3, [r3, #32]
 8001e8c:	2202      	movs	r2, #2
 8001e8e:	4013      	ands	r3, r2
 8001e90:	d0f0      	beq.n	8001e74 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001e92:	4b2c      	ldr	r3, [pc, #176]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001e94:	6a1b      	ldr	r3, [r3, #32]
 8001e96:	4a2d      	ldr	r2, [pc, #180]	; (8001f4c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8001e98:	4013      	ands	r3, r2
 8001e9a:	0019      	movs	r1, r3
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	685a      	ldr	r2, [r3, #4]
 8001ea0:	4b28      	ldr	r3, [pc, #160]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001ea2:	430a      	orrs	r2, r1
 8001ea4:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001ea6:	2317      	movs	r3, #23
 8001ea8:	18fb      	adds	r3, r7, r3
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	d105      	bne.n	8001ebc <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001eb0:	4b24      	ldr	r3, [pc, #144]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001eb2:	69da      	ldr	r2, [r3, #28]
 8001eb4:	4b23      	ldr	r3, [pc, #140]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001eb6:	4928      	ldr	r1, [pc, #160]	; (8001f58 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001eb8:	400a      	ands	r2, r1
 8001eba:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	d009      	beq.n	8001eda <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001ec6:	4b1f      	ldr	r3, [pc, #124]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eca:	2203      	movs	r2, #3
 8001ecc:	4393      	bics	r3, r2
 8001ece:	0019      	movs	r1, r3
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	689a      	ldr	r2, [r3, #8]
 8001ed4:	4b1b      	ldr	r3, [pc, #108]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001ed6:	430a      	orrs	r2, r1
 8001ed8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	2220      	movs	r2, #32
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	d009      	beq.n	8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001ee4:	4b17      	ldr	r3, [pc, #92]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee8:	2210      	movs	r2, #16
 8001eea:	4393      	bics	r3, r2
 8001eec:	0019      	movs	r1, r3
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	68da      	ldr	r2, [r3, #12]
 8001ef2:	4b14      	ldr	r3, [pc, #80]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001ef4:	430a      	orrs	r2, r1
 8001ef6:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	2380      	movs	r3, #128	; 0x80
 8001efe:	029b      	lsls	r3, r3, #10
 8001f00:	4013      	ands	r3, r2
 8001f02:	d009      	beq.n	8001f18 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001f04:	4b0f      	ldr	r3, [pc, #60]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001f06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f08:	2280      	movs	r2, #128	; 0x80
 8001f0a:	4393      	bics	r3, r2
 8001f0c:	0019      	movs	r1, r3
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	695a      	ldr	r2, [r3, #20]
 8001f12:	4b0c      	ldr	r3, [pc, #48]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001f14:	430a      	orrs	r2, r1
 8001f16:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	2380      	movs	r3, #128	; 0x80
 8001f1e:	00db      	lsls	r3, r3, #3
 8001f20:	4013      	ands	r3, r2
 8001f22:	d009      	beq.n	8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001f24:	4b07      	ldr	r3, [pc, #28]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f28:	2240      	movs	r2, #64	; 0x40
 8001f2a:	4393      	bics	r3, r2
 8001f2c:	0019      	movs	r1, r3
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	691a      	ldr	r2, [r3, #16]
 8001f32:	4b04      	ldr	r3, [pc, #16]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001f34:	430a      	orrs	r2, r1
 8001f36:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001f38:	2300      	movs	r3, #0
}
 8001f3a:	0018      	movs	r0, r3
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	b006      	add	sp, #24
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	46c0      	nop			; (mov r8, r8)
 8001f44:	40021000 	.word	0x40021000
 8001f48:	40007000 	.word	0x40007000
 8001f4c:	fffffcff 	.word	0xfffffcff
 8001f50:	fffeffff 	.word	0xfffeffff
 8001f54:	00001388 	.word	0x00001388
 8001f58:	efffffff 	.word	0xefffffff

08001f5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d101      	bne.n	8001f6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e042      	b.n	8001ff4 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	223d      	movs	r2, #61	; 0x3d
 8001f72:	5c9b      	ldrb	r3, [r3, r2]
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d107      	bne.n	8001f8a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	223c      	movs	r2, #60	; 0x3c
 8001f7e:	2100      	movs	r1, #0
 8001f80:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	0018      	movs	r0, r3
 8001f86:	f7fe fcfd 	bl	8000984 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	223d      	movs	r2, #61	; 0x3d
 8001f8e:	2102      	movs	r1, #2
 8001f90:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	3304      	adds	r3, #4
 8001f9a:	0019      	movs	r1, r3
 8001f9c:	0010      	movs	r0, r2
 8001f9e:	f000 fc25 	bl	80027ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2246      	movs	r2, #70	; 0x46
 8001fa6:	2101      	movs	r1, #1
 8001fa8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	223e      	movs	r2, #62	; 0x3e
 8001fae:	2101      	movs	r1, #1
 8001fb0:	5499      	strb	r1, [r3, r2]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	223f      	movs	r2, #63	; 0x3f
 8001fb6:	2101      	movs	r1, #1
 8001fb8:	5499      	strb	r1, [r3, r2]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2240      	movs	r2, #64	; 0x40
 8001fbe:	2101      	movs	r1, #1
 8001fc0:	5499      	strb	r1, [r3, r2]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2241      	movs	r2, #65	; 0x41
 8001fc6:	2101      	movs	r1, #1
 8001fc8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2242      	movs	r2, #66	; 0x42
 8001fce:	2101      	movs	r1, #1
 8001fd0:	5499      	strb	r1, [r3, r2]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2243      	movs	r2, #67	; 0x43
 8001fd6:	2101      	movs	r1, #1
 8001fd8:	5499      	strb	r1, [r3, r2]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2244      	movs	r2, #68	; 0x44
 8001fde:	2101      	movs	r1, #1
 8001fe0:	5499      	strb	r1, [r3, r2]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2245      	movs	r2, #69	; 0x45
 8001fe6:	2101      	movs	r1, #1
 8001fe8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	223d      	movs	r2, #61	; 0x3d
 8001fee:	2101      	movs	r1, #1
 8001ff0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001ff2:	2300      	movs	r3, #0
}
 8001ff4:	0018      	movs	r0, r3
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	b002      	add	sp, #8
 8001ffa:	bd80      	pop	{r7, pc}

08001ffc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b084      	sub	sp, #16
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	223d      	movs	r2, #61	; 0x3d
 8002008:	5c9b      	ldrb	r3, [r3, r2]
 800200a:	b2db      	uxtb	r3, r3
 800200c:	2b01      	cmp	r3, #1
 800200e:	d001      	beq.n	8002014 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002010:	2301      	movs	r3, #1
 8002012:	e036      	b.n	8002082 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	223d      	movs	r2, #61	; 0x3d
 8002018:	2102      	movs	r1, #2
 800201a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	68da      	ldr	r2, [r3, #12]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2101      	movs	r1, #1
 8002028:	430a      	orrs	r2, r1
 800202a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a16      	ldr	r2, [pc, #88]	; (800208c <HAL_TIM_Base_Start_IT+0x90>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d00a      	beq.n	800204c <HAL_TIM_Base_Start_IT+0x50>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	2380      	movs	r3, #128	; 0x80
 800203c:	05db      	lsls	r3, r3, #23
 800203e:	429a      	cmp	r2, r3
 8002040:	d004      	beq.n	800204c <HAL_TIM_Base_Start_IT+0x50>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a12      	ldr	r2, [pc, #72]	; (8002090 <HAL_TIM_Base_Start_IT+0x94>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d111      	bne.n	8002070 <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	2207      	movs	r2, #7
 8002054:	4013      	ands	r3, r2
 8002056:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	2b06      	cmp	r3, #6
 800205c:	d010      	beq.n	8002080 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	2101      	movs	r1, #1
 800206a:	430a      	orrs	r2, r1
 800206c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800206e:	e007      	b.n	8002080 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	2101      	movs	r1, #1
 800207c:	430a      	orrs	r2, r1
 800207e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002080:	2300      	movs	r3, #0
}
 8002082:	0018      	movs	r0, r3
 8002084:	46bd      	mov	sp, r7
 8002086:	b004      	add	sp, #16
 8002088:	bd80      	pop	{r7, pc}
 800208a:	46c0      	nop			; (mov r8, r8)
 800208c:	40012c00 	.word	0x40012c00
 8002090:	40000400 	.word	0x40000400

08002094 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d101      	bne.n	80020a6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e042      	b.n	800212c <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	223d      	movs	r2, #61	; 0x3d
 80020aa:	5c9b      	ldrb	r3, [r3, r2]
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d107      	bne.n	80020c2 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	223c      	movs	r2, #60	; 0x3c
 80020b6:	2100      	movs	r1, #0
 80020b8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	0018      	movs	r0, r3
 80020be:	f000 f839 	bl	8002134 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	223d      	movs	r2, #61	; 0x3d
 80020c6:	2102      	movs	r1, #2
 80020c8:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	3304      	adds	r3, #4
 80020d2:	0019      	movs	r1, r3
 80020d4:	0010      	movs	r0, r2
 80020d6:	f000 fb89 	bl	80027ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2246      	movs	r2, #70	; 0x46
 80020de:	2101      	movs	r1, #1
 80020e0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	223e      	movs	r2, #62	; 0x3e
 80020e6:	2101      	movs	r1, #1
 80020e8:	5499      	strb	r1, [r3, r2]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	223f      	movs	r2, #63	; 0x3f
 80020ee:	2101      	movs	r1, #1
 80020f0:	5499      	strb	r1, [r3, r2]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2240      	movs	r2, #64	; 0x40
 80020f6:	2101      	movs	r1, #1
 80020f8:	5499      	strb	r1, [r3, r2]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2241      	movs	r2, #65	; 0x41
 80020fe:	2101      	movs	r1, #1
 8002100:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2242      	movs	r2, #66	; 0x42
 8002106:	2101      	movs	r1, #1
 8002108:	5499      	strb	r1, [r3, r2]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2243      	movs	r2, #67	; 0x43
 800210e:	2101      	movs	r1, #1
 8002110:	5499      	strb	r1, [r3, r2]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2244      	movs	r2, #68	; 0x44
 8002116:	2101      	movs	r1, #1
 8002118:	5499      	strb	r1, [r3, r2]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2245      	movs	r2, #69	; 0x45
 800211e:	2101      	movs	r1, #1
 8002120:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	223d      	movs	r2, #61	; 0x3d
 8002126:	2101      	movs	r1, #1
 8002128:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800212a:	2300      	movs	r3, #0
}
 800212c:	0018      	movs	r0, r3
 800212e:	46bd      	mov	sp, r7
 8002130:	b002      	add	sp, #8
 8002132:	bd80      	pop	{r7, pc}

08002134 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800213c:	46c0      	nop			; (mov r8, r8)
 800213e:	46bd      	mov	sp, r7
 8002140:	b002      	add	sp, #8
 8002142:	bd80      	pop	{r7, pc}

08002144 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b084      	sub	sp, #16
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d108      	bne.n	8002166 <HAL_TIM_PWM_Start+0x22>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	223e      	movs	r2, #62	; 0x3e
 8002158:	5c9b      	ldrb	r3, [r3, r2]
 800215a:	b2db      	uxtb	r3, r3
 800215c:	3b01      	subs	r3, #1
 800215e:	1e5a      	subs	r2, r3, #1
 8002160:	4193      	sbcs	r3, r2
 8002162:	b2db      	uxtb	r3, r3
 8002164:	e01f      	b.n	80021a6 <HAL_TIM_PWM_Start+0x62>
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	2b04      	cmp	r3, #4
 800216a:	d108      	bne.n	800217e <HAL_TIM_PWM_Start+0x3a>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	223f      	movs	r2, #63	; 0x3f
 8002170:	5c9b      	ldrb	r3, [r3, r2]
 8002172:	b2db      	uxtb	r3, r3
 8002174:	3b01      	subs	r3, #1
 8002176:	1e5a      	subs	r2, r3, #1
 8002178:	4193      	sbcs	r3, r2
 800217a:	b2db      	uxtb	r3, r3
 800217c:	e013      	b.n	80021a6 <HAL_TIM_PWM_Start+0x62>
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	2b08      	cmp	r3, #8
 8002182:	d108      	bne.n	8002196 <HAL_TIM_PWM_Start+0x52>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2240      	movs	r2, #64	; 0x40
 8002188:	5c9b      	ldrb	r3, [r3, r2]
 800218a:	b2db      	uxtb	r3, r3
 800218c:	3b01      	subs	r3, #1
 800218e:	1e5a      	subs	r2, r3, #1
 8002190:	4193      	sbcs	r3, r2
 8002192:	b2db      	uxtb	r3, r3
 8002194:	e007      	b.n	80021a6 <HAL_TIM_PWM_Start+0x62>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2241      	movs	r2, #65	; 0x41
 800219a:	5c9b      	ldrb	r3, [r3, r2]
 800219c:	b2db      	uxtb	r3, r3
 800219e:	3b01      	subs	r3, #1
 80021a0:	1e5a      	subs	r2, r3, #1
 80021a2:	4193      	sbcs	r3, r2
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d001      	beq.n	80021ae <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e06a      	b.n	8002284 <HAL_TIM_PWM_Start+0x140>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d104      	bne.n	80021be <HAL_TIM_PWM_Start+0x7a>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	223e      	movs	r2, #62	; 0x3e
 80021b8:	2102      	movs	r1, #2
 80021ba:	5499      	strb	r1, [r3, r2]
 80021bc:	e013      	b.n	80021e6 <HAL_TIM_PWM_Start+0xa2>
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	2b04      	cmp	r3, #4
 80021c2:	d104      	bne.n	80021ce <HAL_TIM_PWM_Start+0x8a>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	223f      	movs	r2, #63	; 0x3f
 80021c8:	2102      	movs	r1, #2
 80021ca:	5499      	strb	r1, [r3, r2]
 80021cc:	e00b      	b.n	80021e6 <HAL_TIM_PWM_Start+0xa2>
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	2b08      	cmp	r3, #8
 80021d2:	d104      	bne.n	80021de <HAL_TIM_PWM_Start+0x9a>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2240      	movs	r2, #64	; 0x40
 80021d8:	2102      	movs	r1, #2
 80021da:	5499      	strb	r1, [r3, r2]
 80021dc:	e003      	b.n	80021e6 <HAL_TIM_PWM_Start+0xa2>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2241      	movs	r2, #65	; 0x41
 80021e2:	2102      	movs	r1, #2
 80021e4:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	6839      	ldr	r1, [r7, #0]
 80021ec:	2201      	movs	r2, #1
 80021ee:	0018      	movs	r0, r3
 80021f0:	f000 fdfa 	bl	8002de8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a24      	ldr	r2, [pc, #144]	; (800228c <HAL_TIM_PWM_Start+0x148>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d009      	beq.n	8002212 <HAL_TIM_PWM_Start+0xce>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a23      	ldr	r2, [pc, #140]	; (8002290 <HAL_TIM_PWM_Start+0x14c>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d004      	beq.n	8002212 <HAL_TIM_PWM_Start+0xce>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a21      	ldr	r2, [pc, #132]	; (8002294 <HAL_TIM_PWM_Start+0x150>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d101      	bne.n	8002216 <HAL_TIM_PWM_Start+0xd2>
 8002212:	2301      	movs	r3, #1
 8002214:	e000      	b.n	8002218 <HAL_TIM_PWM_Start+0xd4>
 8002216:	2300      	movs	r3, #0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d008      	beq.n	800222e <HAL_TIM_PWM_Start+0xea>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	2180      	movs	r1, #128	; 0x80
 8002228:	0209      	lsls	r1, r1, #8
 800222a:	430a      	orrs	r2, r1
 800222c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a16      	ldr	r2, [pc, #88]	; (800228c <HAL_TIM_PWM_Start+0x148>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d00a      	beq.n	800224e <HAL_TIM_PWM_Start+0x10a>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	2380      	movs	r3, #128	; 0x80
 800223e:	05db      	lsls	r3, r3, #23
 8002240:	429a      	cmp	r2, r3
 8002242:	d004      	beq.n	800224e <HAL_TIM_PWM_Start+0x10a>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a13      	ldr	r2, [pc, #76]	; (8002298 <HAL_TIM_PWM_Start+0x154>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d111      	bne.n	8002272 <HAL_TIM_PWM_Start+0x12e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	2207      	movs	r2, #7
 8002256:	4013      	ands	r3, r2
 8002258:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	2b06      	cmp	r3, #6
 800225e:	d010      	beq.n	8002282 <HAL_TIM_PWM_Start+0x13e>
    {
      __HAL_TIM_ENABLE(htim);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	2101      	movs	r1, #1
 800226c:	430a      	orrs	r2, r1
 800226e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002270:	e007      	b.n	8002282 <HAL_TIM_PWM_Start+0x13e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	2101      	movs	r1, #1
 800227e:	430a      	orrs	r2, r1
 8002280:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002282:	2300      	movs	r3, #0
}
 8002284:	0018      	movs	r0, r3
 8002286:	46bd      	mov	sp, r7
 8002288:	b004      	add	sp, #16
 800228a:	bd80      	pop	{r7, pc}
 800228c:	40012c00 	.word	0x40012c00
 8002290:	40014400 	.word	0x40014400
 8002294:	40014800 	.word	0x40014800
 8002298:	40000400 	.word	0x40000400

0800229c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b084      	sub	sp, #16
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	68db      	ldr	r3, [r3, #12]
 80022aa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	691b      	ldr	r3, [r3, #16]
 80022b2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	2202      	movs	r2, #2
 80022b8:	4013      	ands	r3, r2
 80022ba:	d021      	beq.n	8002300 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	2202      	movs	r2, #2
 80022c0:	4013      	ands	r3, r2
 80022c2:	d01d      	beq.n	8002300 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2203      	movs	r2, #3
 80022ca:	4252      	negs	r2, r2
 80022cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2201      	movs	r2, #1
 80022d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	699b      	ldr	r3, [r3, #24]
 80022da:	2203      	movs	r2, #3
 80022dc:	4013      	ands	r3, r2
 80022de:	d004      	beq.n	80022ea <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	0018      	movs	r0, r3
 80022e4:	f000 fa6a 	bl	80027bc <HAL_TIM_IC_CaptureCallback>
 80022e8:	e007      	b.n	80022fa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	0018      	movs	r0, r3
 80022ee:	f000 fa5d 	bl	80027ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	0018      	movs	r0, r3
 80022f6:	f000 fa69 	bl	80027cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2200      	movs	r2, #0
 80022fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	2204      	movs	r2, #4
 8002304:	4013      	ands	r3, r2
 8002306:	d022      	beq.n	800234e <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	2204      	movs	r2, #4
 800230c:	4013      	ands	r3, r2
 800230e:	d01e      	beq.n	800234e <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	2205      	movs	r2, #5
 8002316:	4252      	negs	r2, r2
 8002318:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2202      	movs	r2, #2
 800231e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	699a      	ldr	r2, [r3, #24]
 8002326:	23c0      	movs	r3, #192	; 0xc0
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	4013      	ands	r3, r2
 800232c:	d004      	beq.n	8002338 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	0018      	movs	r0, r3
 8002332:	f000 fa43 	bl	80027bc <HAL_TIM_IC_CaptureCallback>
 8002336:	e007      	b.n	8002348 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	0018      	movs	r0, r3
 800233c:	f000 fa36 	bl	80027ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	0018      	movs	r0, r3
 8002344:	f000 fa42 	bl	80027cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2200      	movs	r2, #0
 800234c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	2208      	movs	r2, #8
 8002352:	4013      	ands	r3, r2
 8002354:	d021      	beq.n	800239a <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	2208      	movs	r2, #8
 800235a:	4013      	ands	r3, r2
 800235c:	d01d      	beq.n	800239a <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	2209      	movs	r2, #9
 8002364:	4252      	negs	r2, r2
 8002366:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2204      	movs	r2, #4
 800236c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	69db      	ldr	r3, [r3, #28]
 8002374:	2203      	movs	r2, #3
 8002376:	4013      	ands	r3, r2
 8002378:	d004      	beq.n	8002384 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	0018      	movs	r0, r3
 800237e:	f000 fa1d 	bl	80027bc <HAL_TIM_IC_CaptureCallback>
 8002382:	e007      	b.n	8002394 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	0018      	movs	r0, r3
 8002388:	f000 fa10 	bl	80027ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	0018      	movs	r0, r3
 8002390:	f000 fa1c 	bl	80027cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2200      	movs	r2, #0
 8002398:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	2210      	movs	r2, #16
 800239e:	4013      	ands	r3, r2
 80023a0:	d022      	beq.n	80023e8 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	2210      	movs	r2, #16
 80023a6:	4013      	ands	r3, r2
 80023a8:	d01e      	beq.n	80023e8 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	2211      	movs	r2, #17
 80023b0:	4252      	negs	r2, r2
 80023b2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2208      	movs	r2, #8
 80023b8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	69da      	ldr	r2, [r3, #28]
 80023c0:	23c0      	movs	r3, #192	; 0xc0
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	4013      	ands	r3, r2
 80023c6:	d004      	beq.n	80023d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	0018      	movs	r0, r3
 80023cc:	f000 f9f6 	bl	80027bc <HAL_TIM_IC_CaptureCallback>
 80023d0:	e007      	b.n	80023e2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	0018      	movs	r0, r3
 80023d6:	f000 f9e9 	bl	80027ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	0018      	movs	r0, r3
 80023de:	f000 f9f5 	bl	80027cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2200      	movs	r2, #0
 80023e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	2201      	movs	r2, #1
 80023ec:	4013      	ands	r3, r2
 80023ee:	d00c      	beq.n	800240a <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	2201      	movs	r2, #1
 80023f4:	4013      	ands	r3, r2
 80023f6:	d008      	beq.n	800240a <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	2202      	movs	r2, #2
 80023fe:	4252      	negs	r2, r2
 8002400:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	0018      	movs	r0, r3
 8002406:	f7fe fa7b 	bl	8000900 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	2280      	movs	r2, #128	; 0x80
 800240e:	4013      	ands	r3, r2
 8002410:	d00c      	beq.n	800242c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	2280      	movs	r2, #128	; 0x80
 8002416:	4013      	ands	r3, r2
 8002418:	d008      	beq.n	800242c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	2281      	movs	r2, #129	; 0x81
 8002420:	4252      	negs	r2, r2
 8002422:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	0018      	movs	r0, r3
 8002428:	f000 fd62 	bl	8002ef0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	2240      	movs	r2, #64	; 0x40
 8002430:	4013      	ands	r3, r2
 8002432:	d00c      	beq.n	800244e <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	2240      	movs	r2, #64	; 0x40
 8002438:	4013      	ands	r3, r2
 800243a:	d008      	beq.n	800244e <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	2241      	movs	r2, #65	; 0x41
 8002442:	4252      	negs	r2, r2
 8002444:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	0018      	movs	r0, r3
 800244a:	f000 f9c7 	bl	80027dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	2220      	movs	r2, #32
 8002452:	4013      	ands	r3, r2
 8002454:	d00c      	beq.n	8002470 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	2220      	movs	r2, #32
 800245a:	4013      	ands	r3, r2
 800245c:	d008      	beq.n	8002470 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	2221      	movs	r2, #33	; 0x21
 8002464:	4252      	negs	r2, r2
 8002466:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	0018      	movs	r0, r3
 800246c:	f000 fd38 	bl	8002ee0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002470:	46c0      	nop			; (mov r8, r8)
 8002472:	46bd      	mov	sp, r7
 8002474:	b004      	add	sp, #16
 8002476:	bd80      	pop	{r7, pc}

08002478 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b086      	sub	sp, #24
 800247c:	af00      	add	r7, sp, #0
 800247e:	60f8      	str	r0, [r7, #12]
 8002480:	60b9      	str	r1, [r7, #8]
 8002482:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002484:	2317      	movs	r3, #23
 8002486:	18fb      	adds	r3, r7, r3
 8002488:	2200      	movs	r2, #0
 800248a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	223c      	movs	r2, #60	; 0x3c
 8002490:	5c9b      	ldrb	r3, [r3, r2]
 8002492:	2b01      	cmp	r3, #1
 8002494:	d101      	bne.n	800249a <HAL_TIM_PWM_ConfigChannel+0x22>
 8002496:	2302      	movs	r3, #2
 8002498:	e0ad      	b.n	80025f6 <HAL_TIM_PWM_ConfigChannel+0x17e>
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	223c      	movs	r2, #60	; 0x3c
 800249e:	2101      	movs	r1, #1
 80024a0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2b0c      	cmp	r3, #12
 80024a6:	d100      	bne.n	80024aa <HAL_TIM_PWM_ConfigChannel+0x32>
 80024a8:	e076      	b.n	8002598 <HAL_TIM_PWM_ConfigChannel+0x120>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2b0c      	cmp	r3, #12
 80024ae:	d900      	bls.n	80024b2 <HAL_TIM_PWM_ConfigChannel+0x3a>
 80024b0:	e095      	b.n	80025de <HAL_TIM_PWM_ConfigChannel+0x166>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2b08      	cmp	r3, #8
 80024b6:	d04e      	beq.n	8002556 <HAL_TIM_PWM_ConfigChannel+0xde>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2b08      	cmp	r3, #8
 80024bc:	d900      	bls.n	80024c0 <HAL_TIM_PWM_ConfigChannel+0x48>
 80024be:	e08e      	b.n	80025de <HAL_TIM_PWM_ConfigChannel+0x166>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d003      	beq.n	80024ce <HAL_TIM_PWM_ConfigChannel+0x56>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2b04      	cmp	r3, #4
 80024ca:	d021      	beq.n	8002510 <HAL_TIM_PWM_ConfigChannel+0x98>
 80024cc:	e087      	b.n	80025de <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	68ba      	ldr	r2, [r7, #8]
 80024d4:	0011      	movs	r1, r2
 80024d6:	0018      	movs	r0, r3
 80024d8:	f000 fa0c 	bl	80028f4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	699a      	ldr	r2, [r3, #24]
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	2108      	movs	r1, #8
 80024e8:	430a      	orrs	r2, r1
 80024ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	699a      	ldr	r2, [r3, #24]
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	2104      	movs	r1, #4
 80024f8:	438a      	bics	r2, r1
 80024fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	6999      	ldr	r1, [r3, #24]
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	691a      	ldr	r2, [r3, #16]
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	430a      	orrs	r2, r1
 800250c:	619a      	str	r2, [r3, #24]
      break;
 800250e:	e06b      	b.n	80025e8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	68ba      	ldr	r2, [r7, #8]
 8002516:	0011      	movs	r1, r2
 8002518:	0018      	movs	r0, r3
 800251a:	f000 fa69 	bl	80029f0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	699a      	ldr	r2, [r3, #24]
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2180      	movs	r1, #128	; 0x80
 800252a:	0109      	lsls	r1, r1, #4
 800252c:	430a      	orrs	r2, r1
 800252e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	699a      	ldr	r2, [r3, #24]
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4931      	ldr	r1, [pc, #196]	; (8002600 <HAL_TIM_PWM_ConfigChannel+0x188>)
 800253c:	400a      	ands	r2, r1
 800253e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	6999      	ldr	r1, [r3, #24]
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	691b      	ldr	r3, [r3, #16]
 800254a:	021a      	lsls	r2, r3, #8
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	430a      	orrs	r2, r1
 8002552:	619a      	str	r2, [r3, #24]
      break;
 8002554:	e048      	b.n	80025e8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	68ba      	ldr	r2, [r7, #8]
 800255c:	0011      	movs	r1, r2
 800255e:	0018      	movs	r0, r3
 8002560:	f000 fac4 	bl	8002aec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	69da      	ldr	r2, [r3, #28]
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	2108      	movs	r1, #8
 8002570:	430a      	orrs	r2, r1
 8002572:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	69da      	ldr	r2, [r3, #28]
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	2104      	movs	r1, #4
 8002580:	438a      	bics	r2, r1
 8002582:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	69d9      	ldr	r1, [r3, #28]
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	691a      	ldr	r2, [r3, #16]
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	430a      	orrs	r2, r1
 8002594:	61da      	str	r2, [r3, #28]
      break;
 8002596:	e027      	b.n	80025e8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	68ba      	ldr	r2, [r7, #8]
 800259e:	0011      	movs	r1, r2
 80025a0:	0018      	movs	r0, r3
 80025a2:	f000 fb23 	bl	8002bec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	69da      	ldr	r2, [r3, #28]
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	2180      	movs	r1, #128	; 0x80
 80025b2:	0109      	lsls	r1, r1, #4
 80025b4:	430a      	orrs	r2, r1
 80025b6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	69da      	ldr	r2, [r3, #28]
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	490f      	ldr	r1, [pc, #60]	; (8002600 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80025c4:	400a      	ands	r2, r1
 80025c6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	69d9      	ldr	r1, [r3, #28]
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	691b      	ldr	r3, [r3, #16]
 80025d2:	021a      	lsls	r2, r3, #8
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	430a      	orrs	r2, r1
 80025da:	61da      	str	r2, [r3, #28]
      break;
 80025dc:	e004      	b.n	80025e8 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 80025de:	2317      	movs	r3, #23
 80025e0:	18fb      	adds	r3, r7, r3
 80025e2:	2201      	movs	r2, #1
 80025e4:	701a      	strb	r2, [r3, #0]
      break;
 80025e6:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	223c      	movs	r2, #60	; 0x3c
 80025ec:	2100      	movs	r1, #0
 80025ee:	5499      	strb	r1, [r3, r2]

  return status;
 80025f0:	2317      	movs	r3, #23
 80025f2:	18fb      	adds	r3, r7, r3
 80025f4:	781b      	ldrb	r3, [r3, #0]
}
 80025f6:	0018      	movs	r0, r3
 80025f8:	46bd      	mov	sp, r7
 80025fa:	b006      	add	sp, #24
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	46c0      	nop			; (mov r8, r8)
 8002600:	fffffbff 	.word	0xfffffbff

08002604 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b084      	sub	sp, #16
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
 800260c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800260e:	230f      	movs	r3, #15
 8002610:	18fb      	adds	r3, r7, r3
 8002612:	2200      	movs	r2, #0
 8002614:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	223c      	movs	r2, #60	; 0x3c
 800261a:	5c9b      	ldrb	r3, [r3, r2]
 800261c:	2b01      	cmp	r3, #1
 800261e:	d101      	bne.n	8002624 <HAL_TIM_ConfigClockSource+0x20>
 8002620:	2302      	movs	r3, #2
 8002622:	e0bc      	b.n	800279e <HAL_TIM_ConfigClockSource+0x19a>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	223c      	movs	r2, #60	; 0x3c
 8002628:	2101      	movs	r1, #1
 800262a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	223d      	movs	r2, #61	; 0x3d
 8002630:	2102      	movs	r1, #2
 8002632:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	2277      	movs	r2, #119	; 0x77
 8002640:	4393      	bics	r3, r2
 8002642:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	4a58      	ldr	r2, [pc, #352]	; (80027a8 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002648:	4013      	ands	r3, r2
 800264a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	68ba      	ldr	r2, [r7, #8]
 8002652:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	2280      	movs	r2, #128	; 0x80
 800265a:	0192      	lsls	r2, r2, #6
 800265c:	4293      	cmp	r3, r2
 800265e:	d040      	beq.n	80026e2 <HAL_TIM_ConfigClockSource+0xde>
 8002660:	2280      	movs	r2, #128	; 0x80
 8002662:	0192      	lsls	r2, r2, #6
 8002664:	4293      	cmp	r3, r2
 8002666:	d900      	bls.n	800266a <HAL_TIM_ConfigClockSource+0x66>
 8002668:	e088      	b.n	800277c <HAL_TIM_ConfigClockSource+0x178>
 800266a:	2280      	movs	r2, #128	; 0x80
 800266c:	0152      	lsls	r2, r2, #5
 800266e:	4293      	cmp	r3, r2
 8002670:	d100      	bne.n	8002674 <HAL_TIM_ConfigClockSource+0x70>
 8002672:	e088      	b.n	8002786 <HAL_TIM_ConfigClockSource+0x182>
 8002674:	2280      	movs	r2, #128	; 0x80
 8002676:	0152      	lsls	r2, r2, #5
 8002678:	4293      	cmp	r3, r2
 800267a:	d900      	bls.n	800267e <HAL_TIM_ConfigClockSource+0x7a>
 800267c:	e07e      	b.n	800277c <HAL_TIM_ConfigClockSource+0x178>
 800267e:	2b70      	cmp	r3, #112	; 0x70
 8002680:	d018      	beq.n	80026b4 <HAL_TIM_ConfigClockSource+0xb0>
 8002682:	d900      	bls.n	8002686 <HAL_TIM_ConfigClockSource+0x82>
 8002684:	e07a      	b.n	800277c <HAL_TIM_ConfigClockSource+0x178>
 8002686:	2b60      	cmp	r3, #96	; 0x60
 8002688:	d04f      	beq.n	800272a <HAL_TIM_ConfigClockSource+0x126>
 800268a:	d900      	bls.n	800268e <HAL_TIM_ConfigClockSource+0x8a>
 800268c:	e076      	b.n	800277c <HAL_TIM_ConfigClockSource+0x178>
 800268e:	2b50      	cmp	r3, #80	; 0x50
 8002690:	d03b      	beq.n	800270a <HAL_TIM_ConfigClockSource+0x106>
 8002692:	d900      	bls.n	8002696 <HAL_TIM_ConfigClockSource+0x92>
 8002694:	e072      	b.n	800277c <HAL_TIM_ConfigClockSource+0x178>
 8002696:	2b40      	cmp	r3, #64	; 0x40
 8002698:	d057      	beq.n	800274a <HAL_TIM_ConfigClockSource+0x146>
 800269a:	d900      	bls.n	800269e <HAL_TIM_ConfigClockSource+0x9a>
 800269c:	e06e      	b.n	800277c <HAL_TIM_ConfigClockSource+0x178>
 800269e:	2b30      	cmp	r3, #48	; 0x30
 80026a0:	d063      	beq.n	800276a <HAL_TIM_ConfigClockSource+0x166>
 80026a2:	d86b      	bhi.n	800277c <HAL_TIM_ConfigClockSource+0x178>
 80026a4:	2b20      	cmp	r3, #32
 80026a6:	d060      	beq.n	800276a <HAL_TIM_ConfigClockSource+0x166>
 80026a8:	d868      	bhi.n	800277c <HAL_TIM_ConfigClockSource+0x178>
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d05d      	beq.n	800276a <HAL_TIM_ConfigClockSource+0x166>
 80026ae:	2b10      	cmp	r3, #16
 80026b0:	d05b      	beq.n	800276a <HAL_TIM_ConfigClockSource+0x166>
 80026b2:	e063      	b.n	800277c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6818      	ldr	r0, [r3, #0]
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	6899      	ldr	r1, [r3, #8]
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	685a      	ldr	r2, [r3, #4]
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	f000 fb70 	bl	8002da8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	2277      	movs	r2, #119	; 0x77
 80026d4:	4313      	orrs	r3, r2
 80026d6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	68ba      	ldr	r2, [r7, #8]
 80026de:	609a      	str	r2, [r3, #8]
      break;
 80026e0:	e052      	b.n	8002788 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6818      	ldr	r0, [r3, #0]
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	6899      	ldr	r1, [r3, #8]
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	685a      	ldr	r2, [r3, #4]
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	68db      	ldr	r3, [r3, #12]
 80026f2:	f000 fb59 	bl	8002da8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	689a      	ldr	r2, [r3, #8]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2180      	movs	r1, #128	; 0x80
 8002702:	01c9      	lsls	r1, r1, #7
 8002704:	430a      	orrs	r2, r1
 8002706:	609a      	str	r2, [r3, #8]
      break;
 8002708:	e03e      	b.n	8002788 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6818      	ldr	r0, [r3, #0]
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	6859      	ldr	r1, [r3, #4]
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	68db      	ldr	r3, [r3, #12]
 8002716:	001a      	movs	r2, r3
 8002718:	f000 facc 	bl	8002cb4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	2150      	movs	r1, #80	; 0x50
 8002722:	0018      	movs	r0, r3
 8002724:	f000 fb26 	bl	8002d74 <TIM_ITRx_SetConfig>
      break;
 8002728:	e02e      	b.n	8002788 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6818      	ldr	r0, [r3, #0]
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	6859      	ldr	r1, [r3, #4]
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	68db      	ldr	r3, [r3, #12]
 8002736:	001a      	movs	r2, r3
 8002738:	f000 faea 	bl	8002d10 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	2160      	movs	r1, #96	; 0x60
 8002742:	0018      	movs	r0, r3
 8002744:	f000 fb16 	bl	8002d74 <TIM_ITRx_SetConfig>
      break;
 8002748:	e01e      	b.n	8002788 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6818      	ldr	r0, [r3, #0]
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	6859      	ldr	r1, [r3, #4]
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	68db      	ldr	r3, [r3, #12]
 8002756:	001a      	movs	r2, r3
 8002758:	f000 faac 	bl	8002cb4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	2140      	movs	r1, #64	; 0x40
 8002762:	0018      	movs	r0, r3
 8002764:	f000 fb06 	bl	8002d74 <TIM_ITRx_SetConfig>
      break;
 8002768:	e00e      	b.n	8002788 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	0019      	movs	r1, r3
 8002774:	0010      	movs	r0, r2
 8002776:	f000 fafd 	bl	8002d74 <TIM_ITRx_SetConfig>
      break;
 800277a:	e005      	b.n	8002788 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800277c:	230f      	movs	r3, #15
 800277e:	18fb      	adds	r3, r7, r3
 8002780:	2201      	movs	r2, #1
 8002782:	701a      	strb	r2, [r3, #0]
      break;
 8002784:	e000      	b.n	8002788 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002786:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	223d      	movs	r2, #61	; 0x3d
 800278c:	2101      	movs	r1, #1
 800278e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	223c      	movs	r2, #60	; 0x3c
 8002794:	2100      	movs	r1, #0
 8002796:	5499      	strb	r1, [r3, r2]

  return status;
 8002798:	230f      	movs	r3, #15
 800279a:	18fb      	adds	r3, r7, r3
 800279c:	781b      	ldrb	r3, [r3, #0]
}
 800279e:	0018      	movs	r0, r3
 80027a0:	46bd      	mov	sp, r7
 80027a2:	b004      	add	sp, #16
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	46c0      	nop			; (mov r8, r8)
 80027a8:	ffff00ff 	.word	0xffff00ff

080027ac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80027b4:	46c0      	nop			; (mov r8, r8)
 80027b6:	46bd      	mov	sp, r7
 80027b8:	b002      	add	sp, #8
 80027ba:	bd80      	pop	{r7, pc}

080027bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b082      	sub	sp, #8
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80027c4:	46c0      	nop			; (mov r8, r8)
 80027c6:	46bd      	mov	sp, r7
 80027c8:	b002      	add	sp, #8
 80027ca:	bd80      	pop	{r7, pc}

080027cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80027d4:	46c0      	nop			; (mov r8, r8)
 80027d6:	46bd      	mov	sp, r7
 80027d8:	b002      	add	sp, #8
 80027da:	bd80      	pop	{r7, pc}

080027dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80027e4:	46c0      	nop			; (mov r8, r8)
 80027e6:	46bd      	mov	sp, r7
 80027e8:	b002      	add	sp, #8
 80027ea:	bd80      	pop	{r7, pc}

080027ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b084      	sub	sp, #16
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
 80027f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	4a37      	ldr	r2, [pc, #220]	; (80028dc <TIM_Base_SetConfig+0xf0>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d008      	beq.n	8002816 <TIM_Base_SetConfig+0x2a>
 8002804:	687a      	ldr	r2, [r7, #4]
 8002806:	2380      	movs	r3, #128	; 0x80
 8002808:	05db      	lsls	r3, r3, #23
 800280a:	429a      	cmp	r2, r3
 800280c:	d003      	beq.n	8002816 <TIM_Base_SetConfig+0x2a>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	4a33      	ldr	r2, [pc, #204]	; (80028e0 <TIM_Base_SetConfig+0xf4>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d108      	bne.n	8002828 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	2270      	movs	r2, #112	; 0x70
 800281a:	4393      	bics	r3, r2
 800281c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	68fa      	ldr	r2, [r7, #12]
 8002824:	4313      	orrs	r3, r2
 8002826:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	4a2c      	ldr	r2, [pc, #176]	; (80028dc <TIM_Base_SetConfig+0xf0>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d014      	beq.n	800285a <TIM_Base_SetConfig+0x6e>
 8002830:	687a      	ldr	r2, [r7, #4]
 8002832:	2380      	movs	r3, #128	; 0x80
 8002834:	05db      	lsls	r3, r3, #23
 8002836:	429a      	cmp	r2, r3
 8002838:	d00f      	beq.n	800285a <TIM_Base_SetConfig+0x6e>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4a28      	ldr	r2, [pc, #160]	; (80028e0 <TIM_Base_SetConfig+0xf4>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d00b      	beq.n	800285a <TIM_Base_SetConfig+0x6e>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a27      	ldr	r2, [pc, #156]	; (80028e4 <TIM_Base_SetConfig+0xf8>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d007      	beq.n	800285a <TIM_Base_SetConfig+0x6e>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a26      	ldr	r2, [pc, #152]	; (80028e8 <TIM_Base_SetConfig+0xfc>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d003      	beq.n	800285a <TIM_Base_SetConfig+0x6e>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4a25      	ldr	r2, [pc, #148]	; (80028ec <TIM_Base_SetConfig+0x100>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d108      	bne.n	800286c <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	4a24      	ldr	r2, [pc, #144]	; (80028f0 <TIM_Base_SetConfig+0x104>)
 800285e:	4013      	ands	r3, r2
 8002860:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	68db      	ldr	r3, [r3, #12]
 8002866:	68fa      	ldr	r2, [r7, #12]
 8002868:	4313      	orrs	r3, r2
 800286a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2280      	movs	r2, #128	; 0x80
 8002870:	4393      	bics	r3, r2
 8002872:	001a      	movs	r2, r3
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	695b      	ldr	r3, [r3, #20]
 8002878:	4313      	orrs	r3, r2
 800287a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	68fa      	ldr	r2, [r7, #12]
 8002880:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	689a      	ldr	r2, [r3, #8]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4a11      	ldr	r2, [pc, #68]	; (80028dc <TIM_Base_SetConfig+0xf0>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d007      	beq.n	80028aa <TIM_Base_SetConfig+0xbe>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4a12      	ldr	r2, [pc, #72]	; (80028e8 <TIM_Base_SetConfig+0xfc>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d003      	beq.n	80028aa <TIM_Base_SetConfig+0xbe>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4a11      	ldr	r2, [pc, #68]	; (80028ec <TIM_Base_SetConfig+0x100>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d103      	bne.n	80028b2 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	691a      	ldr	r2, [r3, #16]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2201      	movs	r2, #1
 80028b6:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	691b      	ldr	r3, [r3, #16]
 80028bc:	2201      	movs	r2, #1
 80028be:	4013      	ands	r3, r2
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d106      	bne.n	80028d2 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	691b      	ldr	r3, [r3, #16]
 80028c8:	2201      	movs	r2, #1
 80028ca:	4393      	bics	r3, r2
 80028cc:	001a      	movs	r2, r3
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	611a      	str	r2, [r3, #16]
  }
}
 80028d2:	46c0      	nop			; (mov r8, r8)
 80028d4:	46bd      	mov	sp, r7
 80028d6:	b004      	add	sp, #16
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	46c0      	nop			; (mov r8, r8)
 80028dc:	40012c00 	.word	0x40012c00
 80028e0:	40000400 	.word	0x40000400
 80028e4:	40002000 	.word	0x40002000
 80028e8:	40014400 	.word	0x40014400
 80028ec:	40014800 	.word	0x40014800
 80028f0:	fffffcff 	.word	0xfffffcff

080028f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b086      	sub	sp, #24
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6a1b      	ldr	r3, [r3, #32]
 8002902:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6a1b      	ldr	r3, [r3, #32]
 8002908:	2201      	movs	r2, #1
 800290a:	4393      	bics	r3, r2
 800290c:	001a      	movs	r2, r3
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	699b      	ldr	r3, [r3, #24]
 800291c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	2270      	movs	r2, #112	; 0x70
 8002922:	4393      	bics	r3, r2
 8002924:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2203      	movs	r2, #3
 800292a:	4393      	bics	r3, r2
 800292c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	68fa      	ldr	r2, [r7, #12]
 8002934:	4313      	orrs	r3, r2
 8002936:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	2202      	movs	r2, #2
 800293c:	4393      	bics	r3, r2
 800293e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	697a      	ldr	r2, [r7, #20]
 8002946:	4313      	orrs	r3, r2
 8002948:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	4a23      	ldr	r2, [pc, #140]	; (80029dc <TIM_OC1_SetConfig+0xe8>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d007      	beq.n	8002962 <TIM_OC1_SetConfig+0x6e>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	4a22      	ldr	r2, [pc, #136]	; (80029e0 <TIM_OC1_SetConfig+0xec>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d003      	beq.n	8002962 <TIM_OC1_SetConfig+0x6e>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	4a21      	ldr	r2, [pc, #132]	; (80029e4 <TIM_OC1_SetConfig+0xf0>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d10c      	bne.n	800297c <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	2208      	movs	r2, #8
 8002966:	4393      	bics	r3, r2
 8002968:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	68db      	ldr	r3, [r3, #12]
 800296e:	697a      	ldr	r2, [r7, #20]
 8002970:	4313      	orrs	r3, r2
 8002972:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	2204      	movs	r2, #4
 8002978:	4393      	bics	r3, r2
 800297a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	4a17      	ldr	r2, [pc, #92]	; (80029dc <TIM_OC1_SetConfig+0xe8>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d007      	beq.n	8002994 <TIM_OC1_SetConfig+0xa0>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	4a16      	ldr	r2, [pc, #88]	; (80029e0 <TIM_OC1_SetConfig+0xec>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d003      	beq.n	8002994 <TIM_OC1_SetConfig+0xa0>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	4a15      	ldr	r2, [pc, #84]	; (80029e4 <TIM_OC1_SetConfig+0xf0>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d111      	bne.n	80029b8 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	4a14      	ldr	r2, [pc, #80]	; (80029e8 <TIM_OC1_SetConfig+0xf4>)
 8002998:	4013      	ands	r3, r2
 800299a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	4a13      	ldr	r2, [pc, #76]	; (80029ec <TIM_OC1_SetConfig+0xf8>)
 80029a0:	4013      	ands	r3, r2
 80029a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	695b      	ldr	r3, [r3, #20]
 80029a8:	693a      	ldr	r2, [r7, #16]
 80029aa:	4313      	orrs	r3, r2
 80029ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	699b      	ldr	r3, [r3, #24]
 80029b2:	693a      	ldr	r2, [r7, #16]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	693a      	ldr	r2, [r7, #16]
 80029bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	68fa      	ldr	r2, [r7, #12]
 80029c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	685a      	ldr	r2, [r3, #4]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	697a      	ldr	r2, [r7, #20]
 80029d0:	621a      	str	r2, [r3, #32]
}
 80029d2:	46c0      	nop			; (mov r8, r8)
 80029d4:	46bd      	mov	sp, r7
 80029d6:	b006      	add	sp, #24
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	46c0      	nop			; (mov r8, r8)
 80029dc:	40012c00 	.word	0x40012c00
 80029e0:	40014400 	.word	0x40014400
 80029e4:	40014800 	.word	0x40014800
 80029e8:	fffffeff 	.word	0xfffffeff
 80029ec:	fffffdff 	.word	0xfffffdff

080029f0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b086      	sub	sp, #24
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
 80029f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6a1b      	ldr	r3, [r3, #32]
 80029fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6a1b      	ldr	r3, [r3, #32]
 8002a04:	2210      	movs	r2, #16
 8002a06:	4393      	bics	r3, r2
 8002a08:	001a      	movs	r2, r3
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	699b      	ldr	r3, [r3, #24]
 8002a18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	4a2c      	ldr	r2, [pc, #176]	; (8002ad0 <TIM_OC2_SetConfig+0xe0>)
 8002a1e:	4013      	ands	r3, r2
 8002a20:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	4a2b      	ldr	r2, [pc, #172]	; (8002ad4 <TIM_OC2_SetConfig+0xe4>)
 8002a26:	4013      	ands	r3, r2
 8002a28:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	021b      	lsls	r3, r3, #8
 8002a30:	68fa      	ldr	r2, [r7, #12]
 8002a32:	4313      	orrs	r3, r2
 8002a34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	2220      	movs	r2, #32
 8002a3a:	4393      	bics	r3, r2
 8002a3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	011b      	lsls	r3, r3, #4
 8002a44:	697a      	ldr	r2, [r7, #20]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	4a22      	ldr	r2, [pc, #136]	; (8002ad8 <TIM_OC2_SetConfig+0xe8>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d10d      	bne.n	8002a6e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	2280      	movs	r2, #128	; 0x80
 8002a56:	4393      	bics	r3, r2
 8002a58:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	68db      	ldr	r3, [r3, #12]
 8002a5e:	011b      	lsls	r3, r3, #4
 8002a60:	697a      	ldr	r2, [r7, #20]
 8002a62:	4313      	orrs	r3, r2
 8002a64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	2240      	movs	r2, #64	; 0x40
 8002a6a:	4393      	bics	r3, r2
 8002a6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	4a19      	ldr	r2, [pc, #100]	; (8002ad8 <TIM_OC2_SetConfig+0xe8>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d007      	beq.n	8002a86 <TIM_OC2_SetConfig+0x96>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	4a18      	ldr	r2, [pc, #96]	; (8002adc <TIM_OC2_SetConfig+0xec>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d003      	beq.n	8002a86 <TIM_OC2_SetConfig+0x96>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	4a17      	ldr	r2, [pc, #92]	; (8002ae0 <TIM_OC2_SetConfig+0xf0>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d113      	bne.n	8002aae <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	4a16      	ldr	r2, [pc, #88]	; (8002ae4 <TIM_OC2_SetConfig+0xf4>)
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	4a15      	ldr	r2, [pc, #84]	; (8002ae8 <TIM_OC2_SetConfig+0xf8>)
 8002a92:	4013      	ands	r3, r2
 8002a94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	695b      	ldr	r3, [r3, #20]
 8002a9a:	009b      	lsls	r3, r3, #2
 8002a9c:	693a      	ldr	r2, [r7, #16]
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	699b      	ldr	r3, [r3, #24]
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	693a      	ldr	r2, [r7, #16]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	693a      	ldr	r2, [r7, #16]
 8002ab2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	68fa      	ldr	r2, [r7, #12]
 8002ab8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	685a      	ldr	r2, [r3, #4]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	697a      	ldr	r2, [r7, #20]
 8002ac6:	621a      	str	r2, [r3, #32]
}
 8002ac8:	46c0      	nop			; (mov r8, r8)
 8002aca:	46bd      	mov	sp, r7
 8002acc:	b006      	add	sp, #24
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	ffff8fff 	.word	0xffff8fff
 8002ad4:	fffffcff 	.word	0xfffffcff
 8002ad8:	40012c00 	.word	0x40012c00
 8002adc:	40014400 	.word	0x40014400
 8002ae0:	40014800 	.word	0x40014800
 8002ae4:	fffffbff 	.word	0xfffffbff
 8002ae8:	fffff7ff 	.word	0xfffff7ff

08002aec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b086      	sub	sp, #24
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
 8002af4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6a1b      	ldr	r3, [r3, #32]
 8002afa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6a1b      	ldr	r3, [r3, #32]
 8002b00:	4a31      	ldr	r2, [pc, #196]	; (8002bc8 <TIM_OC3_SetConfig+0xdc>)
 8002b02:	401a      	ands	r2, r3
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	69db      	ldr	r3, [r3, #28]
 8002b12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2270      	movs	r2, #112	; 0x70
 8002b18:	4393      	bics	r3, r2
 8002b1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2203      	movs	r2, #3
 8002b20:	4393      	bics	r3, r2
 8002b22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	68fa      	ldr	r2, [r7, #12]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	4a26      	ldr	r2, [pc, #152]	; (8002bcc <TIM_OC3_SetConfig+0xe0>)
 8002b32:	4013      	ands	r3, r2
 8002b34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	021b      	lsls	r3, r3, #8
 8002b3c:	697a      	ldr	r2, [r7, #20]
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	4a22      	ldr	r2, [pc, #136]	; (8002bd0 <TIM_OC3_SetConfig+0xe4>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d10d      	bne.n	8002b66 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	4a21      	ldr	r2, [pc, #132]	; (8002bd4 <TIM_OC3_SetConfig+0xe8>)
 8002b4e:	4013      	ands	r3, r2
 8002b50:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	68db      	ldr	r3, [r3, #12]
 8002b56:	021b      	lsls	r3, r3, #8
 8002b58:	697a      	ldr	r2, [r7, #20]
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	4a1d      	ldr	r2, [pc, #116]	; (8002bd8 <TIM_OC3_SetConfig+0xec>)
 8002b62:	4013      	ands	r3, r2
 8002b64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	4a19      	ldr	r2, [pc, #100]	; (8002bd0 <TIM_OC3_SetConfig+0xe4>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d007      	beq.n	8002b7e <TIM_OC3_SetConfig+0x92>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	4a1a      	ldr	r2, [pc, #104]	; (8002bdc <TIM_OC3_SetConfig+0xf0>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d003      	beq.n	8002b7e <TIM_OC3_SetConfig+0x92>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	4a19      	ldr	r2, [pc, #100]	; (8002be0 <TIM_OC3_SetConfig+0xf4>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d113      	bne.n	8002ba6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	4a18      	ldr	r2, [pc, #96]	; (8002be4 <TIM_OC3_SetConfig+0xf8>)
 8002b82:	4013      	ands	r3, r2
 8002b84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	4a17      	ldr	r2, [pc, #92]	; (8002be8 <TIM_OC3_SetConfig+0xfc>)
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	695b      	ldr	r3, [r3, #20]
 8002b92:	011b      	lsls	r3, r3, #4
 8002b94:	693a      	ldr	r2, [r7, #16]
 8002b96:	4313      	orrs	r3, r2
 8002b98:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	699b      	ldr	r3, [r3, #24]
 8002b9e:	011b      	lsls	r3, r3, #4
 8002ba0:	693a      	ldr	r2, [r7, #16]
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	693a      	ldr	r2, [r7, #16]
 8002baa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	68fa      	ldr	r2, [r7, #12]
 8002bb0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	685a      	ldr	r2, [r3, #4]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	697a      	ldr	r2, [r7, #20]
 8002bbe:	621a      	str	r2, [r3, #32]
}
 8002bc0:	46c0      	nop			; (mov r8, r8)
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	b006      	add	sp, #24
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	fffffeff 	.word	0xfffffeff
 8002bcc:	fffffdff 	.word	0xfffffdff
 8002bd0:	40012c00 	.word	0x40012c00
 8002bd4:	fffff7ff 	.word	0xfffff7ff
 8002bd8:	fffffbff 	.word	0xfffffbff
 8002bdc:	40014400 	.word	0x40014400
 8002be0:	40014800 	.word	0x40014800
 8002be4:	ffffefff 	.word	0xffffefff
 8002be8:	ffffdfff 	.word	0xffffdfff

08002bec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b086      	sub	sp, #24
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
 8002bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6a1b      	ldr	r3, [r3, #32]
 8002bfa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6a1b      	ldr	r3, [r3, #32]
 8002c00:	4a24      	ldr	r2, [pc, #144]	; (8002c94 <TIM_OC4_SetConfig+0xa8>)
 8002c02:	401a      	ands	r2, r3
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	69db      	ldr	r3, [r3, #28]
 8002c12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	4a20      	ldr	r2, [pc, #128]	; (8002c98 <TIM_OC4_SetConfig+0xac>)
 8002c18:	4013      	ands	r3, r2
 8002c1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	4a1f      	ldr	r2, [pc, #124]	; (8002c9c <TIM_OC4_SetConfig+0xb0>)
 8002c20:	4013      	ands	r3, r2
 8002c22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	021b      	lsls	r3, r3, #8
 8002c2a:	68fa      	ldr	r2, [r7, #12]
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002c30:	693b      	ldr	r3, [r7, #16]
 8002c32:	4a1b      	ldr	r2, [pc, #108]	; (8002ca0 <TIM_OC4_SetConfig+0xb4>)
 8002c34:	4013      	ands	r3, r2
 8002c36:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	031b      	lsls	r3, r3, #12
 8002c3e:	693a      	ldr	r2, [r7, #16]
 8002c40:	4313      	orrs	r3, r2
 8002c42:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	4a17      	ldr	r2, [pc, #92]	; (8002ca4 <TIM_OC4_SetConfig+0xb8>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d007      	beq.n	8002c5c <TIM_OC4_SetConfig+0x70>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	4a16      	ldr	r2, [pc, #88]	; (8002ca8 <TIM_OC4_SetConfig+0xbc>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d003      	beq.n	8002c5c <TIM_OC4_SetConfig+0x70>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	4a15      	ldr	r2, [pc, #84]	; (8002cac <TIM_OC4_SetConfig+0xc0>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d109      	bne.n	8002c70 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	4a14      	ldr	r2, [pc, #80]	; (8002cb0 <TIM_OC4_SetConfig+0xc4>)
 8002c60:	4013      	ands	r3, r2
 8002c62:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	695b      	ldr	r3, [r3, #20]
 8002c68:	019b      	lsls	r3, r3, #6
 8002c6a:	697a      	ldr	r2, [r7, #20]
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	697a      	ldr	r2, [r7, #20]
 8002c74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	68fa      	ldr	r2, [r7, #12]
 8002c7a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	685a      	ldr	r2, [r3, #4]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	693a      	ldr	r2, [r7, #16]
 8002c88:	621a      	str	r2, [r3, #32]
}
 8002c8a:	46c0      	nop			; (mov r8, r8)
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	b006      	add	sp, #24
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	46c0      	nop			; (mov r8, r8)
 8002c94:	ffffefff 	.word	0xffffefff
 8002c98:	ffff8fff 	.word	0xffff8fff
 8002c9c:	fffffcff 	.word	0xfffffcff
 8002ca0:	ffffdfff 	.word	0xffffdfff
 8002ca4:	40012c00 	.word	0x40012c00
 8002ca8:	40014400 	.word	0x40014400
 8002cac:	40014800 	.word	0x40014800
 8002cb0:	ffffbfff 	.word	0xffffbfff

08002cb4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b086      	sub	sp, #24
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	60f8      	str	r0, [r7, #12]
 8002cbc:	60b9      	str	r1, [r7, #8]
 8002cbe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	6a1b      	ldr	r3, [r3, #32]
 8002cc4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	6a1b      	ldr	r3, [r3, #32]
 8002cca:	2201      	movs	r2, #1
 8002ccc:	4393      	bics	r3, r2
 8002cce:	001a      	movs	r2, r3
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	699b      	ldr	r3, [r3, #24]
 8002cd8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	22f0      	movs	r2, #240	; 0xf0
 8002cde:	4393      	bics	r3, r2
 8002ce0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	011b      	lsls	r3, r3, #4
 8002ce6:	693a      	ldr	r2, [r7, #16]
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	220a      	movs	r2, #10
 8002cf0:	4393      	bics	r3, r2
 8002cf2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002cf4:	697a      	ldr	r2, [r7, #20]
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	693a      	ldr	r2, [r7, #16]
 8002d00:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	697a      	ldr	r2, [r7, #20]
 8002d06:	621a      	str	r2, [r3, #32]
}
 8002d08:	46c0      	nop			; (mov r8, r8)
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	b006      	add	sp, #24
 8002d0e:	bd80      	pop	{r7, pc}

08002d10 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b086      	sub	sp, #24
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	60f8      	str	r0, [r7, #12]
 8002d18:	60b9      	str	r1, [r7, #8]
 8002d1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	6a1b      	ldr	r3, [r3, #32]
 8002d20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	6a1b      	ldr	r3, [r3, #32]
 8002d26:	2210      	movs	r2, #16
 8002d28:	4393      	bics	r3, r2
 8002d2a:	001a      	movs	r2, r3
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	699b      	ldr	r3, [r3, #24]
 8002d34:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	4a0d      	ldr	r2, [pc, #52]	; (8002d70 <TIM_TI2_ConfigInputStage+0x60>)
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	031b      	lsls	r3, r3, #12
 8002d42:	693a      	ldr	r2, [r7, #16]
 8002d44:	4313      	orrs	r3, r2
 8002d46:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	22a0      	movs	r2, #160	; 0xa0
 8002d4c:	4393      	bics	r3, r2
 8002d4e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	011b      	lsls	r3, r3, #4
 8002d54:	697a      	ldr	r2, [r7, #20]
 8002d56:	4313      	orrs	r3, r2
 8002d58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	693a      	ldr	r2, [r7, #16]
 8002d5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	697a      	ldr	r2, [r7, #20]
 8002d64:	621a      	str	r2, [r3, #32]
}
 8002d66:	46c0      	nop			; (mov r8, r8)
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	b006      	add	sp, #24
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	46c0      	nop			; (mov r8, r8)
 8002d70:	ffff0fff 	.word	0xffff0fff

08002d74 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b084      	sub	sp, #16
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
 8002d7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	2270      	movs	r2, #112	; 0x70
 8002d88:	4393      	bics	r3, r2
 8002d8a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d8c:	683a      	ldr	r2, [r7, #0]
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	4313      	orrs	r3, r2
 8002d92:	2207      	movs	r2, #7
 8002d94:	4313      	orrs	r3, r2
 8002d96:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	68fa      	ldr	r2, [r7, #12]
 8002d9c:	609a      	str	r2, [r3, #8]
}
 8002d9e:	46c0      	nop			; (mov r8, r8)
 8002da0:	46bd      	mov	sp, r7
 8002da2:	b004      	add	sp, #16
 8002da4:	bd80      	pop	{r7, pc}
	...

08002da8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b086      	sub	sp, #24
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	60f8      	str	r0, [r7, #12]
 8002db0:	60b9      	str	r1, [r7, #8]
 8002db2:	607a      	str	r2, [r7, #4]
 8002db4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	4a09      	ldr	r2, [pc, #36]	; (8002de4 <TIM_ETR_SetConfig+0x3c>)
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	021a      	lsls	r2, r3, #8
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	431a      	orrs	r2, r3
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	697a      	ldr	r2, [r7, #20]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	697a      	ldr	r2, [r7, #20]
 8002dda:	609a      	str	r2, [r3, #8]
}
 8002ddc:	46c0      	nop			; (mov r8, r8)
 8002dde:	46bd      	mov	sp, r7
 8002de0:	b006      	add	sp, #24
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	ffff00ff 	.word	0xffff00ff

08002de8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b086      	sub	sp, #24
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	60f8      	str	r0, [r7, #12]
 8002df0:	60b9      	str	r1, [r7, #8]
 8002df2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	221f      	movs	r2, #31
 8002df8:	4013      	ands	r3, r2
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	409a      	lsls	r2, r3
 8002dfe:	0013      	movs	r3, r2
 8002e00:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	6a1b      	ldr	r3, [r3, #32]
 8002e06:	697a      	ldr	r2, [r7, #20]
 8002e08:	43d2      	mvns	r2, r2
 8002e0a:	401a      	ands	r2, r3
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	6a1a      	ldr	r2, [r3, #32]
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	211f      	movs	r1, #31
 8002e18:	400b      	ands	r3, r1
 8002e1a:	6879      	ldr	r1, [r7, #4]
 8002e1c:	4099      	lsls	r1, r3
 8002e1e:	000b      	movs	r3, r1
 8002e20:	431a      	orrs	r2, r3
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	621a      	str	r2, [r3, #32]
}
 8002e26:	46c0      	nop			; (mov r8, r8)
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	b006      	add	sp, #24
 8002e2c:	bd80      	pop	{r7, pc}
	...

08002e30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b084      	sub	sp, #16
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
 8002e38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	223c      	movs	r2, #60	; 0x3c
 8002e3e:	5c9b      	ldrb	r3, [r3, r2]
 8002e40:	2b01      	cmp	r3, #1
 8002e42:	d101      	bne.n	8002e48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002e44:	2302      	movs	r3, #2
 8002e46:	e042      	b.n	8002ece <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	223c      	movs	r2, #60	; 0x3c
 8002e4c:	2101      	movs	r1, #1
 8002e4e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	223d      	movs	r2, #61	; 0x3d
 8002e54:	2102      	movs	r1, #2
 8002e56:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	689b      	ldr	r3, [r3, #8]
 8002e66:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2270      	movs	r2, #112	; 0x70
 8002e6c:	4393      	bics	r3, r2
 8002e6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	68fa      	ldr	r2, [r7, #12]
 8002e76:	4313      	orrs	r3, r2
 8002e78:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	68fa      	ldr	r2, [r7, #12]
 8002e80:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a14      	ldr	r2, [pc, #80]	; (8002ed8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d00a      	beq.n	8002ea2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	2380      	movs	r3, #128	; 0x80
 8002e92:	05db      	lsls	r3, r3, #23
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d004      	beq.n	8002ea2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a0f      	ldr	r2, [pc, #60]	; (8002edc <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d10c      	bne.n	8002ebc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	2280      	movs	r2, #128	; 0x80
 8002ea6:	4393      	bics	r3, r2
 8002ea8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	68ba      	ldr	r2, [r7, #8]
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	68ba      	ldr	r2, [r7, #8]
 8002eba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	223d      	movs	r2, #61	; 0x3d
 8002ec0:	2101      	movs	r1, #1
 8002ec2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	223c      	movs	r2, #60	; 0x3c
 8002ec8:	2100      	movs	r1, #0
 8002eca:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002ecc:	2300      	movs	r3, #0
}
 8002ece:	0018      	movs	r0, r3
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	b004      	add	sp, #16
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	46c0      	nop			; (mov r8, r8)
 8002ed8:	40012c00 	.word	0x40012c00
 8002edc:	40000400 	.word	0x40000400

08002ee0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b082      	sub	sp, #8
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002ee8:	46c0      	nop			; (mov r8, r8)
 8002eea:	46bd      	mov	sp, r7
 8002eec:	b002      	add	sp, #8
 8002eee:	bd80      	pop	{r7, pc}

08002ef0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002ef8:	46c0      	nop			; (mov r8, r8)
 8002efa:	46bd      	mov	sp, r7
 8002efc:	b002      	add	sp, #8
 8002efe:	bd80      	pop	{r7, pc}

08002f00 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b082      	sub	sp, #8
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d101      	bne.n	8002f12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e044      	b.n	8002f9c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d107      	bne.n	8002f2a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2278      	movs	r2, #120	; 0x78
 8002f1e:	2100      	movs	r1, #0
 8002f20:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	0018      	movs	r0, r3
 8002f26:	f7fd fd8f 	bl	8000a48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2224      	movs	r2, #36	; 0x24
 8002f2e:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	2101      	movs	r1, #1
 8002f3c:	438a      	bics	r2, r1
 8002f3e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d003      	beq.n	8002f50 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	0018      	movs	r0, r3
 8002f4c:	f000 fd60 	bl	8003a10 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	0018      	movs	r0, r3
 8002f54:	f000 fc1c 	bl	8003790 <UART_SetConfig>
 8002f58:	0003      	movs	r3, r0
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	d101      	bne.n	8002f62 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e01c      	b.n	8002f9c <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	685a      	ldr	r2, [r3, #4]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	490d      	ldr	r1, [pc, #52]	; (8002fa4 <HAL_UART_Init+0xa4>)
 8002f6e:	400a      	ands	r2, r1
 8002f70:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	689a      	ldr	r2, [r3, #8]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	212a      	movs	r1, #42	; 0x2a
 8002f7e:	438a      	bics	r2, r1
 8002f80:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	2101      	movs	r1, #1
 8002f8e:	430a      	orrs	r2, r1
 8002f90:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	0018      	movs	r0, r3
 8002f96:	f000 fdef 	bl	8003b78 <UART_CheckIdleState>
 8002f9a:	0003      	movs	r3, r0
}
 8002f9c:	0018      	movs	r0, r3
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	b002      	add	sp, #8
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	ffffb7ff 	.word	0xffffb7ff

08002fa8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b08a      	sub	sp, #40	; 0x28
 8002fac:	af02      	add	r7, sp, #8
 8002fae:	60f8      	str	r0, [r7, #12]
 8002fb0:	60b9      	str	r1, [r7, #8]
 8002fb2:	603b      	str	r3, [r7, #0]
 8002fb4:	1dbb      	adds	r3, r7, #6
 8002fb6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002fbc:	2b20      	cmp	r3, #32
 8002fbe:	d000      	beq.n	8002fc2 <HAL_UART_Transmit+0x1a>
 8002fc0:	e08d      	b.n	80030de <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d003      	beq.n	8002fd0 <HAL_UART_Transmit+0x28>
 8002fc8:	1dbb      	adds	r3, r7, #6
 8002fca:	881b      	ldrh	r3, [r3, #0]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d101      	bne.n	8002fd4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e085      	b.n	80030e0 <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	689a      	ldr	r2, [r3, #8]
 8002fd8:	2380      	movs	r3, #128	; 0x80
 8002fda:	015b      	lsls	r3, r3, #5
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d109      	bne.n	8002ff4 <HAL_UART_Transmit+0x4c>
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	691b      	ldr	r3, [r3, #16]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d105      	bne.n	8002ff4 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	2201      	movs	r2, #1
 8002fec:	4013      	ands	r3, r2
 8002fee:	d001      	beq.n	8002ff4 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e075      	b.n	80030e0 <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2284      	movs	r2, #132	; 0x84
 8002ff8:	2100      	movs	r1, #0
 8002ffa:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2221      	movs	r2, #33	; 0x21
 8003000:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003002:	f7fd fecb 	bl	8000d9c <HAL_GetTick>
 8003006:	0003      	movs	r3, r0
 8003008:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	1dba      	adds	r2, r7, #6
 800300e:	2150      	movs	r1, #80	; 0x50
 8003010:	8812      	ldrh	r2, [r2, #0]
 8003012:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	1dba      	adds	r2, r7, #6
 8003018:	2152      	movs	r1, #82	; 0x52
 800301a:	8812      	ldrh	r2, [r2, #0]
 800301c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	689a      	ldr	r2, [r3, #8]
 8003022:	2380      	movs	r3, #128	; 0x80
 8003024:	015b      	lsls	r3, r3, #5
 8003026:	429a      	cmp	r2, r3
 8003028:	d108      	bne.n	800303c <HAL_UART_Transmit+0x94>
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	691b      	ldr	r3, [r3, #16]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d104      	bne.n	800303c <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8003032:	2300      	movs	r3, #0
 8003034:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003036:	68bb      	ldr	r3, [r7, #8]
 8003038:	61bb      	str	r3, [r7, #24]
 800303a:	e003      	b.n	8003044 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003040:	2300      	movs	r3, #0
 8003042:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003044:	e030      	b.n	80030a8 <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003046:	697a      	ldr	r2, [r7, #20]
 8003048:	68f8      	ldr	r0, [r7, #12]
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	9300      	str	r3, [sp, #0]
 800304e:	0013      	movs	r3, r2
 8003050:	2200      	movs	r2, #0
 8003052:	2180      	movs	r1, #128	; 0x80
 8003054:	f000 fe38 	bl	8003cc8 <UART_WaitOnFlagUntilTimeout>
 8003058:	1e03      	subs	r3, r0, #0
 800305a:	d004      	beq.n	8003066 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2220      	movs	r2, #32
 8003060:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8003062:	2303      	movs	r3, #3
 8003064:	e03c      	b.n	80030e0 <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 8003066:	69fb      	ldr	r3, [r7, #28]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d10b      	bne.n	8003084 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800306c:	69bb      	ldr	r3, [r7, #24]
 800306e:	881a      	ldrh	r2, [r3, #0]
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	05d2      	lsls	r2, r2, #23
 8003076:	0dd2      	lsrs	r2, r2, #23
 8003078:	b292      	uxth	r2, r2
 800307a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800307c:	69bb      	ldr	r3, [r7, #24]
 800307e:	3302      	adds	r3, #2
 8003080:	61bb      	str	r3, [r7, #24]
 8003082:	e008      	b.n	8003096 <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	781a      	ldrb	r2, [r3, #0]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	b292      	uxth	r2, r2
 800308e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003090:	69fb      	ldr	r3, [r7, #28]
 8003092:	3301      	adds	r3, #1
 8003094:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2252      	movs	r2, #82	; 0x52
 800309a:	5a9b      	ldrh	r3, [r3, r2]
 800309c:	b29b      	uxth	r3, r3
 800309e:	3b01      	subs	r3, #1
 80030a0:	b299      	uxth	r1, r3
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2252      	movs	r2, #82	; 0x52
 80030a6:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2252      	movs	r2, #82	; 0x52
 80030ac:	5a9b      	ldrh	r3, [r3, r2]
 80030ae:	b29b      	uxth	r3, r3
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d1c8      	bne.n	8003046 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80030b4:	697a      	ldr	r2, [r7, #20]
 80030b6:	68f8      	ldr	r0, [r7, #12]
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	9300      	str	r3, [sp, #0]
 80030bc:	0013      	movs	r3, r2
 80030be:	2200      	movs	r2, #0
 80030c0:	2140      	movs	r1, #64	; 0x40
 80030c2:	f000 fe01 	bl	8003cc8 <UART_WaitOnFlagUntilTimeout>
 80030c6:	1e03      	subs	r3, r0, #0
 80030c8:	d004      	beq.n	80030d4 <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2220      	movs	r2, #32
 80030ce:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80030d0:	2303      	movs	r3, #3
 80030d2:	e005      	b.n	80030e0 <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2220      	movs	r2, #32
 80030d8:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80030da:	2300      	movs	r3, #0
 80030dc:	e000      	b.n	80030e0 <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 80030de:	2302      	movs	r3, #2
  }
}
 80030e0:	0018      	movs	r0, r3
 80030e2:	46bd      	mov	sp, r7
 80030e4:	b008      	add	sp, #32
 80030e6:	bd80      	pop	{r7, pc}

080030e8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b088      	sub	sp, #32
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	60f8      	str	r0, [r7, #12]
 80030f0:	60b9      	str	r1, [r7, #8]
 80030f2:	1dbb      	adds	r3, r7, #6
 80030f4:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2280      	movs	r2, #128	; 0x80
 80030fa:	589b      	ldr	r3, [r3, r2]
 80030fc:	2b20      	cmp	r3, #32
 80030fe:	d145      	bne.n	800318c <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d003      	beq.n	800310e <HAL_UART_Receive_IT+0x26>
 8003106:	1dbb      	adds	r3, r7, #6
 8003108:	881b      	ldrh	r3, [r3, #0]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d101      	bne.n	8003112 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	e03d      	b.n	800318e <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	689a      	ldr	r2, [r3, #8]
 8003116:	2380      	movs	r3, #128	; 0x80
 8003118:	015b      	lsls	r3, r3, #5
 800311a:	429a      	cmp	r2, r3
 800311c:	d109      	bne.n	8003132 <HAL_UART_Receive_IT+0x4a>
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	691b      	ldr	r3, [r3, #16]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d105      	bne.n	8003132 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	2201      	movs	r2, #1
 800312a:	4013      	ands	r3, r2
 800312c:	d001      	beq.n	8003132 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	e02d      	b.n	800318e <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	2200      	movs	r2, #0
 8003136:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	685a      	ldr	r2, [r3, #4]
 800313e:	2380      	movs	r3, #128	; 0x80
 8003140:	041b      	lsls	r3, r3, #16
 8003142:	4013      	ands	r3, r2
 8003144:	d019      	beq.n	800317a <HAL_UART_Receive_IT+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003146:	f3ef 8310 	mrs	r3, PRIMASK
 800314a:	613b      	str	r3, [r7, #16]
  return(result);
 800314c:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800314e:	61fb      	str	r3, [r7, #28]
 8003150:	2301      	movs	r3, #1
 8003152:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	f383 8810 	msr	PRIMASK, r3
}
 800315a:	46c0      	nop			; (mov r8, r8)
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	2180      	movs	r1, #128	; 0x80
 8003168:	04c9      	lsls	r1, r1, #19
 800316a:	430a      	orrs	r2, r1
 800316c:	601a      	str	r2, [r3, #0]
 800316e:	69fb      	ldr	r3, [r7, #28]
 8003170:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003172:	69bb      	ldr	r3, [r7, #24]
 8003174:	f383 8810 	msr	PRIMASK, r3
}
 8003178:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800317a:	1dbb      	adds	r3, r7, #6
 800317c:	881a      	ldrh	r2, [r3, #0]
 800317e:	68b9      	ldr	r1, [r7, #8]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	0018      	movs	r0, r3
 8003184:	f000 fe10 	bl	8003da8 <UART_Start_Receive_IT>
 8003188:	0003      	movs	r3, r0
 800318a:	e000      	b.n	800318e <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 800318c:	2302      	movs	r3, #2
  }
}
 800318e:	0018      	movs	r0, r3
 8003190:	46bd      	mov	sp, r7
 8003192:	b008      	add	sp, #32
 8003194:	bd80      	pop	{r7, pc}
	...

08003198 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003198:	b590      	push	{r4, r7, lr}
 800319a:	b0ab      	sub	sp, #172	; 0xac
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	69db      	ldr	r3, [r3, #28]
 80031a6:	22a4      	movs	r2, #164	; 0xa4
 80031a8:	18b9      	adds	r1, r7, r2
 80031aa:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	20a0      	movs	r0, #160	; 0xa0
 80031b4:	1839      	adds	r1, r7, r0
 80031b6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	219c      	movs	r1, #156	; 0x9c
 80031c0:	1879      	adds	r1, r7, r1
 80031c2:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80031c4:	0011      	movs	r1, r2
 80031c6:	18bb      	adds	r3, r7, r2
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a99      	ldr	r2, [pc, #612]	; (8003430 <HAL_UART_IRQHandler+0x298>)
 80031cc:	4013      	ands	r3, r2
 80031ce:	2298      	movs	r2, #152	; 0x98
 80031d0:	18bc      	adds	r4, r7, r2
 80031d2:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80031d4:	18bb      	adds	r3, r7, r2
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d114      	bne.n	8003206 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80031dc:	187b      	adds	r3, r7, r1
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	2220      	movs	r2, #32
 80031e2:	4013      	ands	r3, r2
 80031e4:	d00f      	beq.n	8003206 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80031e6:	183b      	adds	r3, r7, r0
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	2220      	movs	r2, #32
 80031ec:	4013      	ands	r3, r2
 80031ee:	d00a      	beq.n	8003206 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d100      	bne.n	80031fa <HAL_UART_IRQHandler+0x62>
 80031f8:	e29e      	b.n	8003738 <HAL_UART_IRQHandler+0x5a0>
      {
        huart->RxISR(huart);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	0010      	movs	r0, r2
 8003202:	4798      	blx	r3
      }
      return;
 8003204:	e298      	b.n	8003738 <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003206:	2398      	movs	r3, #152	; 0x98
 8003208:	18fb      	adds	r3, r7, r3
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d100      	bne.n	8003212 <HAL_UART_IRQHandler+0x7a>
 8003210:	e114      	b.n	800343c <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003212:	239c      	movs	r3, #156	; 0x9c
 8003214:	18fb      	adds	r3, r7, r3
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	2201      	movs	r2, #1
 800321a:	4013      	ands	r3, r2
 800321c:	d106      	bne.n	800322c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800321e:	23a0      	movs	r3, #160	; 0xa0
 8003220:	18fb      	adds	r3, r7, r3
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a83      	ldr	r2, [pc, #524]	; (8003434 <HAL_UART_IRQHandler+0x29c>)
 8003226:	4013      	ands	r3, r2
 8003228:	d100      	bne.n	800322c <HAL_UART_IRQHandler+0x94>
 800322a:	e107      	b.n	800343c <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800322c:	23a4      	movs	r3, #164	; 0xa4
 800322e:	18fb      	adds	r3, r7, r3
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	2201      	movs	r2, #1
 8003234:	4013      	ands	r3, r2
 8003236:	d012      	beq.n	800325e <HAL_UART_IRQHandler+0xc6>
 8003238:	23a0      	movs	r3, #160	; 0xa0
 800323a:	18fb      	adds	r3, r7, r3
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	2380      	movs	r3, #128	; 0x80
 8003240:	005b      	lsls	r3, r3, #1
 8003242:	4013      	ands	r3, r2
 8003244:	d00b      	beq.n	800325e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	2201      	movs	r2, #1
 800324c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2284      	movs	r2, #132	; 0x84
 8003252:	589b      	ldr	r3, [r3, r2]
 8003254:	2201      	movs	r2, #1
 8003256:	431a      	orrs	r2, r3
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2184      	movs	r1, #132	; 0x84
 800325c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800325e:	23a4      	movs	r3, #164	; 0xa4
 8003260:	18fb      	adds	r3, r7, r3
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	2202      	movs	r2, #2
 8003266:	4013      	ands	r3, r2
 8003268:	d011      	beq.n	800328e <HAL_UART_IRQHandler+0xf6>
 800326a:	239c      	movs	r3, #156	; 0x9c
 800326c:	18fb      	adds	r3, r7, r3
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	2201      	movs	r2, #1
 8003272:	4013      	ands	r3, r2
 8003274:	d00b      	beq.n	800328e <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	2202      	movs	r2, #2
 800327c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2284      	movs	r2, #132	; 0x84
 8003282:	589b      	ldr	r3, [r3, r2]
 8003284:	2204      	movs	r2, #4
 8003286:	431a      	orrs	r2, r3
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2184      	movs	r1, #132	; 0x84
 800328c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800328e:	23a4      	movs	r3, #164	; 0xa4
 8003290:	18fb      	adds	r3, r7, r3
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2204      	movs	r2, #4
 8003296:	4013      	ands	r3, r2
 8003298:	d011      	beq.n	80032be <HAL_UART_IRQHandler+0x126>
 800329a:	239c      	movs	r3, #156	; 0x9c
 800329c:	18fb      	adds	r3, r7, r3
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	2201      	movs	r2, #1
 80032a2:	4013      	ands	r3, r2
 80032a4:	d00b      	beq.n	80032be <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	2204      	movs	r2, #4
 80032ac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2284      	movs	r2, #132	; 0x84
 80032b2:	589b      	ldr	r3, [r3, r2]
 80032b4:	2202      	movs	r2, #2
 80032b6:	431a      	orrs	r2, r3
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2184      	movs	r1, #132	; 0x84
 80032bc:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80032be:	23a4      	movs	r3, #164	; 0xa4
 80032c0:	18fb      	adds	r3, r7, r3
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	2208      	movs	r2, #8
 80032c6:	4013      	ands	r3, r2
 80032c8:	d017      	beq.n	80032fa <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80032ca:	23a0      	movs	r3, #160	; 0xa0
 80032cc:	18fb      	adds	r3, r7, r3
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	2220      	movs	r2, #32
 80032d2:	4013      	ands	r3, r2
 80032d4:	d105      	bne.n	80032e2 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80032d6:	239c      	movs	r3, #156	; 0x9c
 80032d8:	18fb      	adds	r3, r7, r3
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	2201      	movs	r2, #1
 80032de:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80032e0:	d00b      	beq.n	80032fa <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	2208      	movs	r2, #8
 80032e8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2284      	movs	r2, #132	; 0x84
 80032ee:	589b      	ldr	r3, [r3, r2]
 80032f0:	2208      	movs	r2, #8
 80032f2:	431a      	orrs	r2, r3
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2184      	movs	r1, #132	; 0x84
 80032f8:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80032fa:	23a4      	movs	r3, #164	; 0xa4
 80032fc:	18fb      	adds	r3, r7, r3
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	2380      	movs	r3, #128	; 0x80
 8003302:	011b      	lsls	r3, r3, #4
 8003304:	4013      	ands	r3, r2
 8003306:	d013      	beq.n	8003330 <HAL_UART_IRQHandler+0x198>
 8003308:	23a0      	movs	r3, #160	; 0xa0
 800330a:	18fb      	adds	r3, r7, r3
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	2380      	movs	r3, #128	; 0x80
 8003310:	04db      	lsls	r3, r3, #19
 8003312:	4013      	ands	r3, r2
 8003314:	d00c      	beq.n	8003330 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	2280      	movs	r2, #128	; 0x80
 800331c:	0112      	lsls	r2, r2, #4
 800331e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2284      	movs	r2, #132	; 0x84
 8003324:	589b      	ldr	r3, [r3, r2]
 8003326:	2220      	movs	r2, #32
 8003328:	431a      	orrs	r2, r3
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2184      	movs	r1, #132	; 0x84
 800332e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2284      	movs	r2, #132	; 0x84
 8003334:	589b      	ldr	r3, [r3, r2]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d100      	bne.n	800333c <HAL_UART_IRQHandler+0x1a4>
 800333a:	e1ff      	b.n	800373c <HAL_UART_IRQHandler+0x5a4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800333c:	23a4      	movs	r3, #164	; 0xa4
 800333e:	18fb      	adds	r3, r7, r3
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	2220      	movs	r2, #32
 8003344:	4013      	ands	r3, r2
 8003346:	d00e      	beq.n	8003366 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003348:	23a0      	movs	r3, #160	; 0xa0
 800334a:	18fb      	adds	r3, r7, r3
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	2220      	movs	r2, #32
 8003350:	4013      	ands	r3, r2
 8003352:	d008      	beq.n	8003366 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003358:	2b00      	cmp	r3, #0
 800335a:	d004      	beq.n	8003366 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003360:	687a      	ldr	r2, [r7, #4]
 8003362:	0010      	movs	r0, r2
 8003364:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2284      	movs	r2, #132	; 0x84
 800336a:	589b      	ldr	r3, [r3, r2]
 800336c:	2194      	movs	r1, #148	; 0x94
 800336e:	187a      	adds	r2, r7, r1
 8003370:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	2240      	movs	r2, #64	; 0x40
 800337a:	4013      	ands	r3, r2
 800337c:	2b40      	cmp	r3, #64	; 0x40
 800337e:	d004      	beq.n	800338a <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003380:	187b      	adds	r3, r7, r1
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	2228      	movs	r2, #40	; 0x28
 8003386:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003388:	d047      	beq.n	800341a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	0018      	movs	r0, r3
 800338e:	f000 fdd5 	bl	8003f3c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	2240      	movs	r2, #64	; 0x40
 800339a:	4013      	ands	r3, r2
 800339c:	2b40      	cmp	r3, #64	; 0x40
 800339e:	d137      	bne.n	8003410 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033a0:	f3ef 8310 	mrs	r3, PRIMASK
 80033a4:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80033a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80033a8:	2090      	movs	r0, #144	; 0x90
 80033aa:	183a      	adds	r2, r7, r0
 80033ac:	6013      	str	r3, [r2, #0]
 80033ae:	2301      	movs	r3, #1
 80033b0:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033b2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80033b4:	f383 8810 	msr	PRIMASK, r3
}
 80033b8:	46c0      	nop			; (mov r8, r8)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	689a      	ldr	r2, [r3, #8]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	2140      	movs	r1, #64	; 0x40
 80033c6:	438a      	bics	r2, r1
 80033c8:	609a      	str	r2, [r3, #8]
 80033ca:	183b      	adds	r3, r7, r0
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033d0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80033d2:	f383 8810 	msr	PRIMASK, r3
}
 80033d6:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d012      	beq.n	8003406 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033e4:	4a14      	ldr	r2, [pc, #80]	; (8003438 <HAL_UART_IRQHandler+0x2a0>)
 80033e6:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033ec:	0018      	movs	r0, r3
 80033ee:	f7fd fdc4 	bl	8000f7a <HAL_DMA_Abort_IT>
 80033f2:	1e03      	subs	r3, r0, #0
 80033f4:	d01a      	beq.n	800342c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003400:	0018      	movs	r0, r3
 8003402:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003404:	e012      	b.n	800342c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	0018      	movs	r0, r3
 800340a:	f000 f9ad 	bl	8003768 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800340e:	e00d      	b.n	800342c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	0018      	movs	r0, r3
 8003414:	f000 f9a8 	bl	8003768 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003418:	e008      	b.n	800342c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	0018      	movs	r0, r3
 800341e:	f000 f9a3 	bl	8003768 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2284      	movs	r2, #132	; 0x84
 8003426:	2100      	movs	r1, #0
 8003428:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800342a:	e187      	b.n	800373c <HAL_UART_IRQHandler+0x5a4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800342c:	46c0      	nop			; (mov r8, r8)
    return;
 800342e:	e185      	b.n	800373c <HAL_UART_IRQHandler+0x5a4>
 8003430:	0000080f 	.word	0x0000080f
 8003434:	04000120 	.word	0x04000120
 8003438:	08004005 	.word	0x08004005

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003440:	2b01      	cmp	r3, #1
 8003442:	d000      	beq.n	8003446 <HAL_UART_IRQHandler+0x2ae>
 8003444:	e139      	b.n	80036ba <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003446:	23a4      	movs	r3, #164	; 0xa4
 8003448:	18fb      	adds	r3, r7, r3
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	2210      	movs	r2, #16
 800344e:	4013      	ands	r3, r2
 8003450:	d100      	bne.n	8003454 <HAL_UART_IRQHandler+0x2bc>
 8003452:	e132      	b.n	80036ba <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003454:	23a0      	movs	r3, #160	; 0xa0
 8003456:	18fb      	adds	r3, r7, r3
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	2210      	movs	r2, #16
 800345c:	4013      	ands	r3, r2
 800345e:	d100      	bne.n	8003462 <HAL_UART_IRQHandler+0x2ca>
 8003460:	e12b      	b.n	80036ba <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	2210      	movs	r2, #16
 8003468:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	2240      	movs	r2, #64	; 0x40
 8003472:	4013      	ands	r3, r2
 8003474:	2b40      	cmp	r3, #64	; 0x40
 8003476:	d000      	beq.n	800347a <HAL_UART_IRQHandler+0x2e2>
 8003478:	e09f      	b.n	80035ba <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	685a      	ldr	r2, [r3, #4]
 8003482:	217e      	movs	r1, #126	; 0x7e
 8003484:	187b      	adds	r3, r7, r1
 8003486:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003488:	187b      	adds	r3, r7, r1
 800348a:	881b      	ldrh	r3, [r3, #0]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d100      	bne.n	8003492 <HAL_UART_IRQHandler+0x2fa>
 8003490:	e156      	b.n	8003740 <HAL_UART_IRQHandler+0x5a8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2258      	movs	r2, #88	; 0x58
 8003496:	5a9b      	ldrh	r3, [r3, r2]
 8003498:	187a      	adds	r2, r7, r1
 800349a:	8812      	ldrh	r2, [r2, #0]
 800349c:	429a      	cmp	r2, r3
 800349e:	d300      	bcc.n	80034a2 <HAL_UART_IRQHandler+0x30a>
 80034a0:	e14e      	b.n	8003740 <HAL_UART_IRQHandler+0x5a8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	187a      	adds	r2, r7, r1
 80034a6:	215a      	movs	r1, #90	; 0x5a
 80034a8:	8812      	ldrh	r2, [r2, #0]
 80034aa:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80034b0:	699b      	ldr	r3, [r3, #24]
 80034b2:	2b20      	cmp	r3, #32
 80034b4:	d06f      	beq.n	8003596 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034b6:	f3ef 8310 	mrs	r3, PRIMASK
 80034ba:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80034bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80034be:	67bb      	str	r3, [r7, #120]	; 0x78
 80034c0:	2301      	movs	r3, #1
 80034c2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034c6:	f383 8810 	msr	PRIMASK, r3
}
 80034ca:	46c0      	nop			; (mov r8, r8)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	499e      	ldr	r1, [pc, #632]	; (8003750 <HAL_UART_IRQHandler+0x5b8>)
 80034d8:	400a      	ands	r2, r1
 80034da:	601a      	str	r2, [r3, #0]
 80034dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80034de:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034e2:	f383 8810 	msr	PRIMASK, r3
}
 80034e6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034e8:	f3ef 8310 	mrs	r3, PRIMASK
 80034ec:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80034ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034f0:	677b      	str	r3, [r7, #116]	; 0x74
 80034f2:	2301      	movs	r3, #1
 80034f4:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80034f8:	f383 8810 	msr	PRIMASK, r3
}
 80034fc:	46c0      	nop			; (mov r8, r8)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	689a      	ldr	r2, [r3, #8]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	2101      	movs	r1, #1
 800350a:	438a      	bics	r2, r1
 800350c:	609a      	str	r2, [r3, #8]
 800350e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003510:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003512:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003514:	f383 8810 	msr	PRIMASK, r3
}
 8003518:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800351a:	f3ef 8310 	mrs	r3, PRIMASK
 800351e:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8003520:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003522:	673b      	str	r3, [r7, #112]	; 0x70
 8003524:	2301      	movs	r3, #1
 8003526:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003528:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800352a:	f383 8810 	msr	PRIMASK, r3
}
 800352e:	46c0      	nop			; (mov r8, r8)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	689a      	ldr	r2, [r3, #8]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	2140      	movs	r1, #64	; 0x40
 800353c:	438a      	bics	r2, r1
 800353e:	609a      	str	r2, [r3, #8]
 8003540:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003542:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003544:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003546:	f383 8810 	msr	PRIMASK, r3
}
 800354a:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2280      	movs	r2, #128	; 0x80
 8003550:	2120      	movs	r1, #32
 8003552:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2200      	movs	r2, #0
 8003558:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800355a:	f3ef 8310 	mrs	r3, PRIMASK
 800355e:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8003560:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003562:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003564:	2301      	movs	r3, #1
 8003566:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003568:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800356a:	f383 8810 	msr	PRIMASK, r3
}
 800356e:	46c0      	nop			; (mov r8, r8)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	2110      	movs	r1, #16
 800357c:	438a      	bics	r2, r1
 800357e:	601a      	str	r2, [r3, #0]
 8003580:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003582:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003584:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003586:	f383 8810 	msr	PRIMASK, r3
}
 800358a:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003590:	0018      	movs	r0, r3
 8003592:	f7fd fcba 	bl	8000f0a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2202      	movs	r2, #2
 800359a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2258      	movs	r2, #88	; 0x58
 80035a0:	5a9a      	ldrh	r2, [r3, r2]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	215a      	movs	r1, #90	; 0x5a
 80035a6:	5a5b      	ldrh	r3, [r3, r1]
 80035a8:	b29b      	uxth	r3, r3
 80035aa:	1ad3      	subs	r3, r2, r3
 80035ac:	b29a      	uxth	r2, r3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	0011      	movs	r1, r2
 80035b2:	0018      	movs	r0, r3
 80035b4:	f000 f8e0 	bl	8003778 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80035b8:	e0c2      	b.n	8003740 <HAL_UART_IRQHandler+0x5a8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2258      	movs	r2, #88	; 0x58
 80035be:	5a99      	ldrh	r1, [r3, r2]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	225a      	movs	r2, #90	; 0x5a
 80035c4:	5a9b      	ldrh	r3, [r3, r2]
 80035c6:	b29a      	uxth	r2, r3
 80035c8:	208e      	movs	r0, #142	; 0x8e
 80035ca:	183b      	adds	r3, r7, r0
 80035cc:	1a8a      	subs	r2, r1, r2
 80035ce:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	225a      	movs	r2, #90	; 0x5a
 80035d4:	5a9b      	ldrh	r3, [r3, r2]
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d100      	bne.n	80035de <HAL_UART_IRQHandler+0x446>
 80035dc:	e0b2      	b.n	8003744 <HAL_UART_IRQHandler+0x5ac>
          && (nb_rx_data > 0U))
 80035de:	183b      	adds	r3, r7, r0
 80035e0:	881b      	ldrh	r3, [r3, #0]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d100      	bne.n	80035e8 <HAL_UART_IRQHandler+0x450>
 80035e6:	e0ad      	b.n	8003744 <HAL_UART_IRQHandler+0x5ac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035e8:	f3ef 8310 	mrs	r3, PRIMASK
 80035ec:	60fb      	str	r3, [r7, #12]
  return(result);
 80035ee:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80035f0:	2488      	movs	r4, #136	; 0x88
 80035f2:	193a      	adds	r2, r7, r4
 80035f4:	6013      	str	r3, [r2, #0]
 80035f6:	2301      	movs	r3, #1
 80035f8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	f383 8810 	msr	PRIMASK, r3
}
 8003600:	46c0      	nop			; (mov r8, r8)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4951      	ldr	r1, [pc, #324]	; (8003754 <HAL_UART_IRQHandler+0x5bc>)
 800360e:	400a      	ands	r2, r1
 8003610:	601a      	str	r2, [r3, #0]
 8003612:	193b      	adds	r3, r7, r4
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	f383 8810 	msr	PRIMASK, r3
}
 800361e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003620:	f3ef 8310 	mrs	r3, PRIMASK
 8003624:	61bb      	str	r3, [r7, #24]
  return(result);
 8003626:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003628:	2484      	movs	r4, #132	; 0x84
 800362a:	193a      	adds	r2, r7, r4
 800362c:	6013      	str	r3, [r2, #0]
 800362e:	2301      	movs	r3, #1
 8003630:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003632:	69fb      	ldr	r3, [r7, #28]
 8003634:	f383 8810 	msr	PRIMASK, r3
}
 8003638:	46c0      	nop			; (mov r8, r8)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	689a      	ldr	r2, [r3, #8]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	2101      	movs	r1, #1
 8003646:	438a      	bics	r2, r1
 8003648:	609a      	str	r2, [r3, #8]
 800364a:	193b      	adds	r3, r7, r4
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003650:	6a3b      	ldr	r3, [r7, #32]
 8003652:	f383 8810 	msr	PRIMASK, r3
}
 8003656:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2280      	movs	r2, #128	; 0x80
 800365c:	2120      	movs	r1, #32
 800365e:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2200      	movs	r2, #0
 8003664:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2200      	movs	r2, #0
 800366a:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800366c:	f3ef 8310 	mrs	r3, PRIMASK
 8003670:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003672:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003674:	2480      	movs	r4, #128	; 0x80
 8003676:	193a      	adds	r2, r7, r4
 8003678:	6013      	str	r3, [r2, #0]
 800367a:	2301      	movs	r3, #1
 800367c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800367e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003680:	f383 8810 	msr	PRIMASK, r3
}
 8003684:	46c0      	nop			; (mov r8, r8)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	681a      	ldr	r2, [r3, #0]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	2110      	movs	r1, #16
 8003692:	438a      	bics	r2, r1
 8003694:	601a      	str	r2, [r3, #0]
 8003696:	193b      	adds	r3, r7, r4
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800369c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800369e:	f383 8810 	msr	PRIMASK, r3
}
 80036a2:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2202      	movs	r2, #2
 80036a8:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80036aa:	183b      	adds	r3, r7, r0
 80036ac:	881a      	ldrh	r2, [r3, #0]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	0011      	movs	r1, r2
 80036b2:	0018      	movs	r0, r3
 80036b4:	f000 f860 	bl	8003778 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80036b8:	e044      	b.n	8003744 <HAL_UART_IRQHandler+0x5ac>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80036ba:	23a4      	movs	r3, #164	; 0xa4
 80036bc:	18fb      	adds	r3, r7, r3
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	2380      	movs	r3, #128	; 0x80
 80036c2:	035b      	lsls	r3, r3, #13
 80036c4:	4013      	ands	r3, r2
 80036c6:	d010      	beq.n	80036ea <HAL_UART_IRQHandler+0x552>
 80036c8:	239c      	movs	r3, #156	; 0x9c
 80036ca:	18fb      	adds	r3, r7, r3
 80036cc:	681a      	ldr	r2, [r3, #0]
 80036ce:	2380      	movs	r3, #128	; 0x80
 80036d0:	03db      	lsls	r3, r3, #15
 80036d2:	4013      	ands	r3, r2
 80036d4:	d009      	beq.n	80036ea <HAL_UART_IRQHandler+0x552>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	2280      	movs	r2, #128	; 0x80
 80036dc:	0352      	lsls	r2, r2, #13
 80036de:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	0018      	movs	r0, r3
 80036e4:	f000 fe88 	bl	80043f8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80036e8:	e02f      	b.n	800374a <HAL_UART_IRQHandler+0x5b2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80036ea:	23a4      	movs	r3, #164	; 0xa4
 80036ec:	18fb      	adds	r3, r7, r3
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	2280      	movs	r2, #128	; 0x80
 80036f2:	4013      	ands	r3, r2
 80036f4:	d00f      	beq.n	8003716 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80036f6:	23a0      	movs	r3, #160	; 0xa0
 80036f8:	18fb      	adds	r3, r7, r3
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	2280      	movs	r2, #128	; 0x80
 80036fe:	4013      	ands	r3, r2
 8003700:	d009      	beq.n	8003716 <HAL_UART_IRQHandler+0x57e>
  {
    if (huart->TxISR != NULL)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003706:	2b00      	cmp	r3, #0
 8003708:	d01e      	beq.n	8003748 <HAL_UART_IRQHandler+0x5b0>
    {
      huart->TxISR(huart);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800370e:	687a      	ldr	r2, [r7, #4]
 8003710:	0010      	movs	r0, r2
 8003712:	4798      	blx	r3
    }
    return;
 8003714:	e018      	b.n	8003748 <HAL_UART_IRQHandler+0x5b0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003716:	23a4      	movs	r3, #164	; 0xa4
 8003718:	18fb      	adds	r3, r7, r3
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	2240      	movs	r2, #64	; 0x40
 800371e:	4013      	ands	r3, r2
 8003720:	d013      	beq.n	800374a <HAL_UART_IRQHandler+0x5b2>
 8003722:	23a0      	movs	r3, #160	; 0xa0
 8003724:	18fb      	adds	r3, r7, r3
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	2240      	movs	r2, #64	; 0x40
 800372a:	4013      	ands	r3, r2
 800372c:	d00d      	beq.n	800374a <HAL_UART_IRQHandler+0x5b2>
  {
    UART_EndTransmit_IT(huart);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	0018      	movs	r0, r3
 8003732:	f000 fc7e 	bl	8004032 <UART_EndTransmit_IT>
    return;
 8003736:	e008      	b.n	800374a <HAL_UART_IRQHandler+0x5b2>
      return;
 8003738:	46c0      	nop			; (mov r8, r8)
 800373a:	e006      	b.n	800374a <HAL_UART_IRQHandler+0x5b2>
    return;
 800373c:	46c0      	nop			; (mov r8, r8)
 800373e:	e004      	b.n	800374a <HAL_UART_IRQHandler+0x5b2>
      return;
 8003740:	46c0      	nop			; (mov r8, r8)
 8003742:	e002      	b.n	800374a <HAL_UART_IRQHandler+0x5b2>
      return;
 8003744:	46c0      	nop			; (mov r8, r8)
 8003746:	e000      	b.n	800374a <HAL_UART_IRQHandler+0x5b2>
    return;
 8003748:	46c0      	nop			; (mov r8, r8)
  }

}
 800374a:	46bd      	mov	sp, r7
 800374c:	b02b      	add	sp, #172	; 0xac
 800374e:	bd90      	pop	{r4, r7, pc}
 8003750:	fffffeff 	.word	0xfffffeff
 8003754:	fffffedf 	.word	0xfffffedf

08003758 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b082      	sub	sp, #8
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003760:	46c0      	nop			; (mov r8, r8)
 8003762:	46bd      	mov	sp, r7
 8003764:	b002      	add	sp, #8
 8003766:	bd80      	pop	{r7, pc}

08003768 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b082      	sub	sp, #8
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003770:	46c0      	nop			; (mov r8, r8)
 8003772:	46bd      	mov	sp, r7
 8003774:	b002      	add	sp, #8
 8003776:	bd80      	pop	{r7, pc}

08003778 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b082      	sub	sp, #8
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
 8003780:	000a      	movs	r2, r1
 8003782:	1cbb      	adds	r3, r7, #2
 8003784:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003786:	46c0      	nop			; (mov r8, r8)
 8003788:	46bd      	mov	sp, r7
 800378a:	b002      	add	sp, #8
 800378c:	bd80      	pop	{r7, pc}
	...

08003790 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b088      	sub	sp, #32
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003798:	231e      	movs	r3, #30
 800379a:	18fb      	adds	r3, r7, r3
 800379c:	2200      	movs	r2, #0
 800379e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	689a      	ldr	r2, [r3, #8]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	691b      	ldr	r3, [r3, #16]
 80037a8:	431a      	orrs	r2, r3
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	695b      	ldr	r3, [r3, #20]
 80037ae:	431a      	orrs	r2, r3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	69db      	ldr	r3, [r3, #28]
 80037b4:	4313      	orrs	r3, r2
 80037b6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a8d      	ldr	r2, [pc, #564]	; (80039f4 <UART_SetConfig+0x264>)
 80037c0:	4013      	ands	r3, r2
 80037c2:	0019      	movs	r1, r3
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	697a      	ldr	r2, [r7, #20]
 80037ca:	430a      	orrs	r2, r1
 80037cc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	4a88      	ldr	r2, [pc, #544]	; (80039f8 <UART_SetConfig+0x268>)
 80037d6:	4013      	ands	r3, r2
 80037d8:	0019      	movs	r1, r3
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	68da      	ldr	r2, [r3, #12]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	430a      	orrs	r2, r1
 80037e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	699b      	ldr	r3, [r3, #24]
 80037ea:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6a1b      	ldr	r3, [r3, #32]
 80037f0:	697a      	ldr	r2, [r7, #20]
 80037f2:	4313      	orrs	r3, r2
 80037f4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	4a7f      	ldr	r2, [pc, #508]	; (80039fc <UART_SetConfig+0x26c>)
 80037fe:	4013      	ands	r3, r2
 8003800:	0019      	movs	r1, r3
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	697a      	ldr	r2, [r7, #20]
 8003808:	430a      	orrs	r2, r1
 800380a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a7b      	ldr	r2, [pc, #492]	; (8003a00 <UART_SetConfig+0x270>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d127      	bne.n	8003866 <UART_SetConfig+0xd6>
 8003816:	4b7b      	ldr	r3, [pc, #492]	; (8003a04 <UART_SetConfig+0x274>)
 8003818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800381a:	2203      	movs	r2, #3
 800381c:	4013      	ands	r3, r2
 800381e:	2b03      	cmp	r3, #3
 8003820:	d00d      	beq.n	800383e <UART_SetConfig+0xae>
 8003822:	d81b      	bhi.n	800385c <UART_SetConfig+0xcc>
 8003824:	2b02      	cmp	r3, #2
 8003826:	d014      	beq.n	8003852 <UART_SetConfig+0xc2>
 8003828:	d818      	bhi.n	800385c <UART_SetConfig+0xcc>
 800382a:	2b00      	cmp	r3, #0
 800382c:	d002      	beq.n	8003834 <UART_SetConfig+0xa4>
 800382e:	2b01      	cmp	r3, #1
 8003830:	d00a      	beq.n	8003848 <UART_SetConfig+0xb8>
 8003832:	e013      	b.n	800385c <UART_SetConfig+0xcc>
 8003834:	231f      	movs	r3, #31
 8003836:	18fb      	adds	r3, r7, r3
 8003838:	2200      	movs	r2, #0
 800383a:	701a      	strb	r2, [r3, #0]
 800383c:	e021      	b.n	8003882 <UART_SetConfig+0xf2>
 800383e:	231f      	movs	r3, #31
 8003840:	18fb      	adds	r3, r7, r3
 8003842:	2202      	movs	r2, #2
 8003844:	701a      	strb	r2, [r3, #0]
 8003846:	e01c      	b.n	8003882 <UART_SetConfig+0xf2>
 8003848:	231f      	movs	r3, #31
 800384a:	18fb      	adds	r3, r7, r3
 800384c:	2204      	movs	r2, #4
 800384e:	701a      	strb	r2, [r3, #0]
 8003850:	e017      	b.n	8003882 <UART_SetConfig+0xf2>
 8003852:	231f      	movs	r3, #31
 8003854:	18fb      	adds	r3, r7, r3
 8003856:	2208      	movs	r2, #8
 8003858:	701a      	strb	r2, [r3, #0]
 800385a:	e012      	b.n	8003882 <UART_SetConfig+0xf2>
 800385c:	231f      	movs	r3, #31
 800385e:	18fb      	adds	r3, r7, r3
 8003860:	2210      	movs	r2, #16
 8003862:	701a      	strb	r2, [r3, #0]
 8003864:	e00d      	b.n	8003882 <UART_SetConfig+0xf2>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a67      	ldr	r2, [pc, #412]	; (8003a08 <UART_SetConfig+0x278>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d104      	bne.n	800387a <UART_SetConfig+0xea>
 8003870:	231f      	movs	r3, #31
 8003872:	18fb      	adds	r3, r7, r3
 8003874:	2200      	movs	r2, #0
 8003876:	701a      	strb	r2, [r3, #0]
 8003878:	e003      	b.n	8003882 <UART_SetConfig+0xf2>
 800387a:	231f      	movs	r3, #31
 800387c:	18fb      	adds	r3, r7, r3
 800387e:	2210      	movs	r2, #16
 8003880:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	69da      	ldr	r2, [r3, #28]
 8003886:	2380      	movs	r3, #128	; 0x80
 8003888:	021b      	lsls	r3, r3, #8
 800388a:	429a      	cmp	r2, r3
 800388c:	d15c      	bne.n	8003948 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 800388e:	231f      	movs	r3, #31
 8003890:	18fb      	adds	r3, r7, r3
 8003892:	781b      	ldrb	r3, [r3, #0]
 8003894:	2b08      	cmp	r3, #8
 8003896:	d015      	beq.n	80038c4 <UART_SetConfig+0x134>
 8003898:	dc18      	bgt.n	80038cc <UART_SetConfig+0x13c>
 800389a:	2b04      	cmp	r3, #4
 800389c:	d00d      	beq.n	80038ba <UART_SetConfig+0x12a>
 800389e:	dc15      	bgt.n	80038cc <UART_SetConfig+0x13c>
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d002      	beq.n	80038aa <UART_SetConfig+0x11a>
 80038a4:	2b02      	cmp	r3, #2
 80038a6:	d005      	beq.n	80038b4 <UART_SetConfig+0x124>
 80038a8:	e010      	b.n	80038cc <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80038aa:	f7fe fa29 	bl	8001d00 <HAL_RCC_GetPCLK1Freq>
 80038ae:	0003      	movs	r3, r0
 80038b0:	61bb      	str	r3, [r7, #24]
        break;
 80038b2:	e012      	b.n	80038da <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80038b4:	4b55      	ldr	r3, [pc, #340]	; (8003a0c <UART_SetConfig+0x27c>)
 80038b6:	61bb      	str	r3, [r7, #24]
        break;
 80038b8:	e00f      	b.n	80038da <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80038ba:	f7fe f9a5 	bl	8001c08 <HAL_RCC_GetSysClockFreq>
 80038be:	0003      	movs	r3, r0
 80038c0:	61bb      	str	r3, [r7, #24]
        break;
 80038c2:	e00a      	b.n	80038da <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80038c4:	2380      	movs	r3, #128	; 0x80
 80038c6:	021b      	lsls	r3, r3, #8
 80038c8:	61bb      	str	r3, [r7, #24]
        break;
 80038ca:	e006      	b.n	80038da <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 80038cc:	2300      	movs	r3, #0
 80038ce:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80038d0:	231e      	movs	r3, #30
 80038d2:	18fb      	adds	r3, r7, r3
 80038d4:	2201      	movs	r2, #1
 80038d6:	701a      	strb	r2, [r3, #0]
        break;
 80038d8:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80038da:	69bb      	ldr	r3, [r7, #24]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d100      	bne.n	80038e2 <UART_SetConfig+0x152>
 80038e0:	e07a      	b.n	80039d8 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80038e2:	69bb      	ldr	r3, [r7, #24]
 80038e4:	005a      	lsls	r2, r3, #1
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	085b      	lsrs	r3, r3, #1
 80038ec:	18d2      	adds	r2, r2, r3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	0019      	movs	r1, r3
 80038f4:	0010      	movs	r0, r2
 80038f6:	f7fc fc11 	bl	800011c <__udivsi3>
 80038fa:	0003      	movs	r3, r0
 80038fc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	2b0f      	cmp	r3, #15
 8003902:	d91c      	bls.n	800393e <UART_SetConfig+0x1ae>
 8003904:	693a      	ldr	r2, [r7, #16]
 8003906:	2380      	movs	r3, #128	; 0x80
 8003908:	025b      	lsls	r3, r3, #9
 800390a:	429a      	cmp	r2, r3
 800390c:	d217      	bcs.n	800393e <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	b29a      	uxth	r2, r3
 8003912:	200e      	movs	r0, #14
 8003914:	183b      	adds	r3, r7, r0
 8003916:	210f      	movs	r1, #15
 8003918:	438a      	bics	r2, r1
 800391a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	085b      	lsrs	r3, r3, #1
 8003920:	b29b      	uxth	r3, r3
 8003922:	2207      	movs	r2, #7
 8003924:	4013      	ands	r3, r2
 8003926:	b299      	uxth	r1, r3
 8003928:	183b      	adds	r3, r7, r0
 800392a:	183a      	adds	r2, r7, r0
 800392c:	8812      	ldrh	r2, [r2, #0]
 800392e:	430a      	orrs	r2, r1
 8003930:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	183a      	adds	r2, r7, r0
 8003938:	8812      	ldrh	r2, [r2, #0]
 800393a:	60da      	str	r2, [r3, #12]
 800393c:	e04c      	b.n	80039d8 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800393e:	231e      	movs	r3, #30
 8003940:	18fb      	adds	r3, r7, r3
 8003942:	2201      	movs	r2, #1
 8003944:	701a      	strb	r2, [r3, #0]
 8003946:	e047      	b.n	80039d8 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003948:	231f      	movs	r3, #31
 800394a:	18fb      	adds	r3, r7, r3
 800394c:	781b      	ldrb	r3, [r3, #0]
 800394e:	2b08      	cmp	r3, #8
 8003950:	d015      	beq.n	800397e <UART_SetConfig+0x1ee>
 8003952:	dc18      	bgt.n	8003986 <UART_SetConfig+0x1f6>
 8003954:	2b04      	cmp	r3, #4
 8003956:	d00d      	beq.n	8003974 <UART_SetConfig+0x1e4>
 8003958:	dc15      	bgt.n	8003986 <UART_SetConfig+0x1f6>
 800395a:	2b00      	cmp	r3, #0
 800395c:	d002      	beq.n	8003964 <UART_SetConfig+0x1d4>
 800395e:	2b02      	cmp	r3, #2
 8003960:	d005      	beq.n	800396e <UART_SetConfig+0x1de>
 8003962:	e010      	b.n	8003986 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003964:	f7fe f9cc 	bl	8001d00 <HAL_RCC_GetPCLK1Freq>
 8003968:	0003      	movs	r3, r0
 800396a:	61bb      	str	r3, [r7, #24]
        break;
 800396c:	e012      	b.n	8003994 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800396e:	4b27      	ldr	r3, [pc, #156]	; (8003a0c <UART_SetConfig+0x27c>)
 8003970:	61bb      	str	r3, [r7, #24]
        break;
 8003972:	e00f      	b.n	8003994 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003974:	f7fe f948 	bl	8001c08 <HAL_RCC_GetSysClockFreq>
 8003978:	0003      	movs	r3, r0
 800397a:	61bb      	str	r3, [r7, #24]
        break;
 800397c:	e00a      	b.n	8003994 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800397e:	2380      	movs	r3, #128	; 0x80
 8003980:	021b      	lsls	r3, r3, #8
 8003982:	61bb      	str	r3, [r7, #24]
        break;
 8003984:	e006      	b.n	8003994 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8003986:	2300      	movs	r3, #0
 8003988:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800398a:	231e      	movs	r3, #30
 800398c:	18fb      	adds	r3, r7, r3
 800398e:	2201      	movs	r2, #1
 8003990:	701a      	strb	r2, [r3, #0]
        break;
 8003992:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003994:	69bb      	ldr	r3, [r7, #24]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d01e      	beq.n	80039d8 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	085a      	lsrs	r2, r3, #1
 80039a0:	69bb      	ldr	r3, [r7, #24]
 80039a2:	18d2      	adds	r2, r2, r3
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	0019      	movs	r1, r3
 80039aa:	0010      	movs	r0, r2
 80039ac:	f7fc fbb6 	bl	800011c <__udivsi3>
 80039b0:	0003      	movs	r3, r0
 80039b2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	2b0f      	cmp	r3, #15
 80039b8:	d90a      	bls.n	80039d0 <UART_SetConfig+0x240>
 80039ba:	693a      	ldr	r2, [r7, #16]
 80039bc:	2380      	movs	r3, #128	; 0x80
 80039be:	025b      	lsls	r3, r3, #9
 80039c0:	429a      	cmp	r2, r3
 80039c2:	d205      	bcs.n	80039d0 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	b29a      	uxth	r2, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	60da      	str	r2, [r3, #12]
 80039ce:	e003      	b.n	80039d8 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80039d0:	231e      	movs	r3, #30
 80039d2:	18fb      	adds	r3, r7, r3
 80039d4:	2201      	movs	r2, #1
 80039d6:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2200      	movs	r2, #0
 80039dc:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2200      	movs	r2, #0
 80039e2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80039e4:	231e      	movs	r3, #30
 80039e6:	18fb      	adds	r3, r7, r3
 80039e8:	781b      	ldrb	r3, [r3, #0]
}
 80039ea:	0018      	movs	r0, r3
 80039ec:	46bd      	mov	sp, r7
 80039ee:	b008      	add	sp, #32
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	46c0      	nop			; (mov r8, r8)
 80039f4:	efff69f3 	.word	0xefff69f3
 80039f8:	ffffcfff 	.word	0xffffcfff
 80039fc:	fffff4ff 	.word	0xfffff4ff
 8003a00:	40013800 	.word	0x40013800
 8003a04:	40021000 	.word	0x40021000
 8003a08:	40004400 	.word	0x40004400
 8003a0c:	007a1200 	.word	0x007a1200

08003a10 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b082      	sub	sp, #8
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a1c:	2208      	movs	r2, #8
 8003a1e:	4013      	ands	r3, r2
 8003a20:	d00b      	beq.n	8003a3a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	4a4a      	ldr	r2, [pc, #296]	; (8003b54 <UART_AdvFeatureConfig+0x144>)
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	0019      	movs	r1, r3
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	430a      	orrs	r2, r1
 8003a38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a3e:	2201      	movs	r2, #1
 8003a40:	4013      	ands	r3, r2
 8003a42:	d00b      	beq.n	8003a5c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	4a43      	ldr	r2, [pc, #268]	; (8003b58 <UART_AdvFeatureConfig+0x148>)
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	0019      	movs	r1, r3
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	430a      	orrs	r2, r1
 8003a5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a60:	2202      	movs	r2, #2
 8003a62:	4013      	ands	r3, r2
 8003a64:	d00b      	beq.n	8003a7e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	4a3b      	ldr	r2, [pc, #236]	; (8003b5c <UART_AdvFeatureConfig+0x14c>)
 8003a6e:	4013      	ands	r3, r2
 8003a70:	0019      	movs	r1, r3
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	430a      	orrs	r2, r1
 8003a7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a82:	2204      	movs	r2, #4
 8003a84:	4013      	ands	r3, r2
 8003a86:	d00b      	beq.n	8003aa0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	4a34      	ldr	r2, [pc, #208]	; (8003b60 <UART_AdvFeatureConfig+0x150>)
 8003a90:	4013      	ands	r3, r2
 8003a92:	0019      	movs	r1, r3
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	430a      	orrs	r2, r1
 8003a9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aa4:	2210      	movs	r2, #16
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	d00b      	beq.n	8003ac2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	689b      	ldr	r3, [r3, #8]
 8003ab0:	4a2c      	ldr	r2, [pc, #176]	; (8003b64 <UART_AdvFeatureConfig+0x154>)
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	0019      	movs	r1, r3
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	430a      	orrs	r2, r1
 8003ac0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac6:	2220      	movs	r2, #32
 8003ac8:	4013      	ands	r3, r2
 8003aca:	d00b      	beq.n	8003ae4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	4a25      	ldr	r2, [pc, #148]	; (8003b68 <UART_AdvFeatureConfig+0x158>)
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	0019      	movs	r1, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	430a      	orrs	r2, r1
 8003ae2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae8:	2240      	movs	r2, #64	; 0x40
 8003aea:	4013      	ands	r3, r2
 8003aec:	d01d      	beq.n	8003b2a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	4a1d      	ldr	r2, [pc, #116]	; (8003b6c <UART_AdvFeatureConfig+0x15c>)
 8003af6:	4013      	ands	r3, r2
 8003af8:	0019      	movs	r1, r3
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	430a      	orrs	r2, r1
 8003b04:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b0a:	2380      	movs	r3, #128	; 0x80
 8003b0c:	035b      	lsls	r3, r3, #13
 8003b0e:	429a      	cmp	r2, r3
 8003b10:	d10b      	bne.n	8003b2a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	4a15      	ldr	r2, [pc, #84]	; (8003b70 <UART_AdvFeatureConfig+0x160>)
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	0019      	movs	r1, r3
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	430a      	orrs	r2, r1
 8003b28:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b2e:	2280      	movs	r2, #128	; 0x80
 8003b30:	4013      	ands	r3, r2
 8003b32:	d00b      	beq.n	8003b4c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	4a0e      	ldr	r2, [pc, #56]	; (8003b74 <UART_AdvFeatureConfig+0x164>)
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	0019      	movs	r1, r3
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	430a      	orrs	r2, r1
 8003b4a:	605a      	str	r2, [r3, #4]
  }
}
 8003b4c:	46c0      	nop			; (mov r8, r8)
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	b002      	add	sp, #8
 8003b52:	bd80      	pop	{r7, pc}
 8003b54:	ffff7fff 	.word	0xffff7fff
 8003b58:	fffdffff 	.word	0xfffdffff
 8003b5c:	fffeffff 	.word	0xfffeffff
 8003b60:	fffbffff 	.word	0xfffbffff
 8003b64:	ffffefff 	.word	0xffffefff
 8003b68:	ffffdfff 	.word	0xffffdfff
 8003b6c:	ffefffff 	.word	0xffefffff
 8003b70:	ff9fffff 	.word	0xff9fffff
 8003b74:	fff7ffff 	.word	0xfff7ffff

08003b78 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b092      	sub	sp, #72	; 0x48
 8003b7c:	af02      	add	r7, sp, #8
 8003b7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2284      	movs	r2, #132	; 0x84
 8003b84:	2100      	movs	r1, #0
 8003b86:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003b88:	f7fd f908 	bl	8000d9c <HAL_GetTick>
 8003b8c:	0003      	movs	r3, r0
 8003b8e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	2208      	movs	r2, #8
 8003b98:	4013      	ands	r3, r2
 8003b9a:	2b08      	cmp	r3, #8
 8003b9c:	d12c      	bne.n	8003bf8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ba0:	2280      	movs	r2, #128	; 0x80
 8003ba2:	0391      	lsls	r1, r2, #14
 8003ba4:	6878      	ldr	r0, [r7, #4]
 8003ba6:	4a46      	ldr	r2, [pc, #280]	; (8003cc0 <UART_CheckIdleState+0x148>)
 8003ba8:	9200      	str	r2, [sp, #0]
 8003baa:	2200      	movs	r2, #0
 8003bac:	f000 f88c 	bl	8003cc8 <UART_WaitOnFlagUntilTimeout>
 8003bb0:	1e03      	subs	r3, r0, #0
 8003bb2:	d021      	beq.n	8003bf8 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bb4:	f3ef 8310 	mrs	r3, PRIMASK
 8003bb8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003bbc:	63bb      	str	r3, [r7, #56]	; 0x38
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bc4:	f383 8810 	msr	PRIMASK, r3
}
 8003bc8:	46c0      	nop			; (mov r8, r8)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	2180      	movs	r1, #128	; 0x80
 8003bd6:	438a      	bics	r2, r1
 8003bd8:	601a      	str	r2, [r3, #0]
 8003bda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bdc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003be0:	f383 8810 	msr	PRIMASK, r3
}
 8003be4:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2220      	movs	r2, #32
 8003bea:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2278      	movs	r2, #120	; 0x78
 8003bf0:	2100      	movs	r1, #0
 8003bf2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003bf4:	2303      	movs	r3, #3
 8003bf6:	e05f      	b.n	8003cb8 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	2204      	movs	r2, #4
 8003c00:	4013      	ands	r3, r2
 8003c02:	2b04      	cmp	r3, #4
 8003c04:	d146      	bne.n	8003c94 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c08:	2280      	movs	r2, #128	; 0x80
 8003c0a:	03d1      	lsls	r1, r2, #15
 8003c0c:	6878      	ldr	r0, [r7, #4]
 8003c0e:	4a2c      	ldr	r2, [pc, #176]	; (8003cc0 <UART_CheckIdleState+0x148>)
 8003c10:	9200      	str	r2, [sp, #0]
 8003c12:	2200      	movs	r2, #0
 8003c14:	f000 f858 	bl	8003cc8 <UART_WaitOnFlagUntilTimeout>
 8003c18:	1e03      	subs	r3, r0, #0
 8003c1a:	d03b      	beq.n	8003c94 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c1c:	f3ef 8310 	mrs	r3, PRIMASK
 8003c20:	60fb      	str	r3, [r7, #12]
  return(result);
 8003c22:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c24:	637b      	str	r3, [r7, #52]	; 0x34
 8003c26:	2301      	movs	r3, #1
 8003c28:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	f383 8810 	msr	PRIMASK, r3
}
 8003c30:	46c0      	nop			; (mov r8, r8)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	681a      	ldr	r2, [r3, #0]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4921      	ldr	r1, [pc, #132]	; (8003cc4 <UART_CheckIdleState+0x14c>)
 8003c3e:	400a      	ands	r2, r1
 8003c40:	601a      	str	r2, [r3, #0]
 8003c42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c44:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c46:	697b      	ldr	r3, [r7, #20]
 8003c48:	f383 8810 	msr	PRIMASK, r3
}
 8003c4c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c4e:	f3ef 8310 	mrs	r3, PRIMASK
 8003c52:	61bb      	str	r3, [r7, #24]
  return(result);
 8003c54:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c56:	633b      	str	r3, [r7, #48]	; 0x30
 8003c58:	2301      	movs	r3, #1
 8003c5a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c5c:	69fb      	ldr	r3, [r7, #28]
 8003c5e:	f383 8810 	msr	PRIMASK, r3
}
 8003c62:	46c0      	nop			; (mov r8, r8)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	689a      	ldr	r2, [r3, #8]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	2101      	movs	r1, #1
 8003c70:	438a      	bics	r2, r1
 8003c72:	609a      	str	r2, [r3, #8]
 8003c74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c76:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c78:	6a3b      	ldr	r3, [r7, #32]
 8003c7a:	f383 8810 	msr	PRIMASK, r3
}
 8003c7e:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2280      	movs	r2, #128	; 0x80
 8003c84:	2120      	movs	r1, #32
 8003c86:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2278      	movs	r2, #120	; 0x78
 8003c8c:	2100      	movs	r1, #0
 8003c8e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c90:	2303      	movs	r3, #3
 8003c92:	e011      	b.n	8003cb8 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2220      	movs	r2, #32
 8003c98:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2280      	movs	r2, #128	; 0x80
 8003c9e:	2120      	movs	r1, #32
 8003ca0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2200      	movs	r2, #0
 8003cac:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2278      	movs	r2, #120	; 0x78
 8003cb2:	2100      	movs	r1, #0
 8003cb4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003cb6:	2300      	movs	r3, #0
}
 8003cb8:	0018      	movs	r0, r3
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	b010      	add	sp, #64	; 0x40
 8003cbe:	bd80      	pop	{r7, pc}
 8003cc0:	01ffffff 	.word	0x01ffffff
 8003cc4:	fffffedf 	.word	0xfffffedf

08003cc8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b084      	sub	sp, #16
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	60f8      	str	r0, [r7, #12]
 8003cd0:	60b9      	str	r1, [r7, #8]
 8003cd2:	603b      	str	r3, [r7, #0]
 8003cd4:	1dfb      	adds	r3, r7, #7
 8003cd6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cd8:	e051      	b.n	8003d7e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cda:	69bb      	ldr	r3, [r7, #24]
 8003cdc:	3301      	adds	r3, #1
 8003cde:	d04e      	beq.n	8003d7e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ce0:	f7fd f85c 	bl	8000d9c <HAL_GetTick>
 8003ce4:	0002      	movs	r2, r0
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	1ad3      	subs	r3, r2, r3
 8003cea:	69ba      	ldr	r2, [r7, #24]
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d302      	bcc.n	8003cf6 <UART_WaitOnFlagUntilTimeout+0x2e>
 8003cf0:	69bb      	ldr	r3, [r7, #24]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d101      	bne.n	8003cfa <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003cf6:	2303      	movs	r3, #3
 8003cf8:	e051      	b.n	8003d9e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	2204      	movs	r2, #4
 8003d02:	4013      	ands	r3, r2
 8003d04:	d03b      	beq.n	8003d7e <UART_WaitOnFlagUntilTimeout+0xb6>
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	2b80      	cmp	r3, #128	; 0x80
 8003d0a:	d038      	beq.n	8003d7e <UART_WaitOnFlagUntilTimeout+0xb6>
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	2b40      	cmp	r3, #64	; 0x40
 8003d10:	d035      	beq.n	8003d7e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	69db      	ldr	r3, [r3, #28]
 8003d18:	2208      	movs	r2, #8
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	2b08      	cmp	r3, #8
 8003d1e:	d111      	bne.n	8003d44 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	2208      	movs	r2, #8
 8003d26:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	0018      	movs	r0, r3
 8003d2c:	f000 f906 	bl	8003f3c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2284      	movs	r2, #132	; 0x84
 8003d34:	2108      	movs	r1, #8
 8003d36:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	2278      	movs	r2, #120	; 0x78
 8003d3c:	2100      	movs	r1, #0
 8003d3e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	e02c      	b.n	8003d9e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	69da      	ldr	r2, [r3, #28]
 8003d4a:	2380      	movs	r3, #128	; 0x80
 8003d4c:	011b      	lsls	r3, r3, #4
 8003d4e:	401a      	ands	r2, r3
 8003d50:	2380      	movs	r3, #128	; 0x80
 8003d52:	011b      	lsls	r3, r3, #4
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d112      	bne.n	8003d7e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	2280      	movs	r2, #128	; 0x80
 8003d5e:	0112      	lsls	r2, r2, #4
 8003d60:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	0018      	movs	r0, r3
 8003d66:	f000 f8e9 	bl	8003f3c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2284      	movs	r2, #132	; 0x84
 8003d6e:	2120      	movs	r1, #32
 8003d70:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2278      	movs	r2, #120	; 0x78
 8003d76:	2100      	movs	r1, #0
 8003d78:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e00f      	b.n	8003d9e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	69db      	ldr	r3, [r3, #28]
 8003d84:	68ba      	ldr	r2, [r7, #8]
 8003d86:	4013      	ands	r3, r2
 8003d88:	68ba      	ldr	r2, [r7, #8]
 8003d8a:	1ad3      	subs	r3, r2, r3
 8003d8c:	425a      	negs	r2, r3
 8003d8e:	4153      	adcs	r3, r2
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	001a      	movs	r2, r3
 8003d94:	1dfb      	adds	r3, r7, #7
 8003d96:	781b      	ldrb	r3, [r3, #0]
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d09e      	beq.n	8003cda <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d9c:	2300      	movs	r3, #0
}
 8003d9e:	0018      	movs	r0, r3
 8003da0:	46bd      	mov	sp, r7
 8003da2:	b004      	add	sp, #16
 8003da4:	bd80      	pop	{r7, pc}
	...

08003da8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b090      	sub	sp, #64	; 0x40
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	60f8      	str	r0, [r7, #12]
 8003db0:	60b9      	str	r1, [r7, #8]
 8003db2:	1dbb      	adds	r3, r7, #6
 8003db4:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	68ba      	ldr	r2, [r7, #8]
 8003dba:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	1dba      	adds	r2, r7, #6
 8003dc0:	2158      	movs	r1, #88	; 0x58
 8003dc2:	8812      	ldrh	r2, [r2, #0]
 8003dc4:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	1dba      	adds	r2, r7, #6
 8003dca:	215a      	movs	r1, #90	; 0x5a
 8003dcc:	8812      	ldrh	r2, [r2, #0]
 8003dce:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	689a      	ldr	r2, [r3, #8]
 8003dda:	2380      	movs	r3, #128	; 0x80
 8003ddc:	015b      	lsls	r3, r3, #5
 8003dde:	429a      	cmp	r2, r3
 8003de0:	d10d      	bne.n	8003dfe <UART_Start_Receive_IT+0x56>
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	691b      	ldr	r3, [r3, #16]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d104      	bne.n	8003df4 <UART_Start_Receive_IT+0x4c>
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	225c      	movs	r2, #92	; 0x5c
 8003dee:	4950      	ldr	r1, [pc, #320]	; (8003f30 <UART_Start_Receive_IT+0x188>)
 8003df0:	5299      	strh	r1, [r3, r2]
 8003df2:	e02e      	b.n	8003e52 <UART_Start_Receive_IT+0xaa>
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	225c      	movs	r2, #92	; 0x5c
 8003df8:	21ff      	movs	r1, #255	; 0xff
 8003dfa:	5299      	strh	r1, [r3, r2]
 8003dfc:	e029      	b.n	8003e52 <UART_Start_Receive_IT+0xaa>
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d10d      	bne.n	8003e22 <UART_Start_Receive_IT+0x7a>
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	691b      	ldr	r3, [r3, #16]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d104      	bne.n	8003e18 <UART_Start_Receive_IT+0x70>
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	225c      	movs	r2, #92	; 0x5c
 8003e12:	21ff      	movs	r1, #255	; 0xff
 8003e14:	5299      	strh	r1, [r3, r2]
 8003e16:	e01c      	b.n	8003e52 <UART_Start_Receive_IT+0xaa>
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	225c      	movs	r2, #92	; 0x5c
 8003e1c:	217f      	movs	r1, #127	; 0x7f
 8003e1e:	5299      	strh	r1, [r3, r2]
 8003e20:	e017      	b.n	8003e52 <UART_Start_Receive_IT+0xaa>
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	689a      	ldr	r2, [r3, #8]
 8003e26:	2380      	movs	r3, #128	; 0x80
 8003e28:	055b      	lsls	r3, r3, #21
 8003e2a:	429a      	cmp	r2, r3
 8003e2c:	d10d      	bne.n	8003e4a <UART_Start_Receive_IT+0xa2>
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	691b      	ldr	r3, [r3, #16]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d104      	bne.n	8003e40 <UART_Start_Receive_IT+0x98>
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	225c      	movs	r2, #92	; 0x5c
 8003e3a:	217f      	movs	r1, #127	; 0x7f
 8003e3c:	5299      	strh	r1, [r3, r2]
 8003e3e:	e008      	b.n	8003e52 <UART_Start_Receive_IT+0xaa>
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	225c      	movs	r2, #92	; 0x5c
 8003e44:	213f      	movs	r1, #63	; 0x3f
 8003e46:	5299      	strh	r1, [r3, r2]
 8003e48:	e003      	b.n	8003e52 <UART_Start_Receive_IT+0xaa>
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	225c      	movs	r2, #92	; 0x5c
 8003e4e:	2100      	movs	r1, #0
 8003e50:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2284      	movs	r2, #132	; 0x84
 8003e56:	2100      	movs	r1, #0
 8003e58:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2280      	movs	r2, #128	; 0x80
 8003e5e:	2122      	movs	r1, #34	; 0x22
 8003e60:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e62:	f3ef 8310 	mrs	r3, PRIMASK
 8003e66:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003e68:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e72:	f383 8810 	msr	PRIMASK, r3
}
 8003e76:	46c0      	nop			; (mov r8, r8)
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	689a      	ldr	r2, [r3, #8]
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	2101      	movs	r1, #1
 8003e84:	430a      	orrs	r2, r1
 8003e86:	609a      	str	r2, [r3, #8]
 8003e88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e8a:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e8e:	f383 8810 	msr	PRIMASK, r3
}
 8003e92:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	689a      	ldr	r2, [r3, #8]
 8003e98:	2380      	movs	r3, #128	; 0x80
 8003e9a:	015b      	lsls	r3, r3, #5
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d107      	bne.n	8003eb0 <UART_Start_Receive_IT+0x108>
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	691b      	ldr	r3, [r3, #16]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d103      	bne.n	8003eb0 <UART_Start_Receive_IT+0x108>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	4a22      	ldr	r2, [pc, #136]	; (8003f34 <UART_Start_Receive_IT+0x18c>)
 8003eac:	669a      	str	r2, [r3, #104]	; 0x68
 8003eae:	e002      	b.n	8003eb6 <UART_Start_Receive_IT+0x10e>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	4a21      	ldr	r2, [pc, #132]	; (8003f38 <UART_Start_Receive_IT+0x190>)
 8003eb4:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	691b      	ldr	r3, [r3, #16]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d019      	beq.n	8003ef2 <UART_Start_Receive_IT+0x14a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ebe:	f3ef 8310 	mrs	r3, PRIMASK
 8003ec2:	61fb      	str	r3, [r7, #28]
  return(result);
 8003ec4:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003ec6:	637b      	str	r3, [r7, #52]	; 0x34
 8003ec8:	2301      	movs	r3, #1
 8003eca:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ecc:	6a3b      	ldr	r3, [r7, #32]
 8003ece:	f383 8810 	msr	PRIMASK, r3
}
 8003ed2:	46c0      	nop			; (mov r8, r8)
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	2190      	movs	r1, #144	; 0x90
 8003ee0:	0049      	lsls	r1, r1, #1
 8003ee2:	430a      	orrs	r2, r1
 8003ee4:	601a      	str	r2, [r3, #0]
 8003ee6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ee8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eec:	f383 8810 	msr	PRIMASK, r3
}
 8003ef0:	e018      	b.n	8003f24 <UART_Start_Receive_IT+0x17c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ef2:	f3ef 8310 	mrs	r3, PRIMASK
 8003ef6:	613b      	str	r3, [r7, #16]
  return(result);
 8003ef8:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8003efa:	63bb      	str	r3, [r7, #56]	; 0x38
 8003efc:	2301      	movs	r3, #1
 8003efe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	f383 8810 	msr	PRIMASK, r3
}
 8003f06:	46c0      	nop			; (mov r8, r8)
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	2120      	movs	r1, #32
 8003f14:	430a      	orrs	r2, r1
 8003f16:	601a      	str	r2, [r3, #0]
 8003f18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f1a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f1c:	69bb      	ldr	r3, [r7, #24]
 8003f1e:	f383 8810 	msr	PRIMASK, r3
}
 8003f22:	46c0      	nop			; (mov r8, r8)
  }
  return HAL_OK;
 8003f24:	2300      	movs	r3, #0
}
 8003f26:	0018      	movs	r0, r3
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	b010      	add	sp, #64	; 0x40
 8003f2c:	bd80      	pop	{r7, pc}
 8003f2e:	46c0      	nop			; (mov r8, r8)
 8003f30:	000001ff 	.word	0x000001ff
 8003f34:	08004241 	.word	0x08004241
 8003f38:	08004089 	.word	0x08004089

08003f3c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b08e      	sub	sp, #56	; 0x38
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f44:	f3ef 8310 	mrs	r3, PRIMASK
 8003f48:	617b      	str	r3, [r7, #20]
  return(result);
 8003f4a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f4c:	637b      	str	r3, [r7, #52]	; 0x34
 8003f4e:	2301      	movs	r3, #1
 8003f50:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f52:	69bb      	ldr	r3, [r7, #24]
 8003f54:	f383 8810 	msr	PRIMASK, r3
}
 8003f58:	46c0      	nop			; (mov r8, r8)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4926      	ldr	r1, [pc, #152]	; (8004000 <UART_EndRxTransfer+0xc4>)
 8003f66:	400a      	ands	r2, r1
 8003f68:	601a      	str	r2, [r3, #0]
 8003f6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f6c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f6e:	69fb      	ldr	r3, [r7, #28]
 8003f70:	f383 8810 	msr	PRIMASK, r3
}
 8003f74:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f76:	f3ef 8310 	mrs	r3, PRIMASK
 8003f7a:	623b      	str	r3, [r7, #32]
  return(result);
 8003f7c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f7e:	633b      	str	r3, [r7, #48]	; 0x30
 8003f80:	2301      	movs	r3, #1
 8003f82:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f86:	f383 8810 	msr	PRIMASK, r3
}
 8003f8a:	46c0      	nop			; (mov r8, r8)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	689a      	ldr	r2, [r3, #8]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	2101      	movs	r1, #1
 8003f98:	438a      	bics	r2, r1
 8003f9a:	609a      	str	r2, [r3, #8]
 8003f9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f9e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fa2:	f383 8810 	msr	PRIMASK, r3
}
 8003fa6:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d118      	bne.n	8003fe2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003fb0:	f3ef 8310 	mrs	r3, PRIMASK
 8003fb4:	60bb      	str	r3, [r7, #8]
  return(result);
 8003fb6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fb8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003fba:	2301      	movs	r3, #1
 8003fbc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	f383 8810 	msr	PRIMASK, r3
}
 8003fc4:	46c0      	nop			; (mov r8, r8)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	2110      	movs	r1, #16
 8003fd2:	438a      	bics	r2, r1
 8003fd4:	601a      	str	r2, [r3, #0]
 8003fd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fd8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	f383 8810 	msr	PRIMASK, r3
}
 8003fe0:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2280      	movs	r2, #128	; 0x80
 8003fe6:	2120      	movs	r1, #32
 8003fe8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2200      	movs	r2, #0
 8003fee:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	669a      	str	r2, [r3, #104]	; 0x68
}
 8003ff6:	46c0      	nop			; (mov r8, r8)
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	b00e      	add	sp, #56	; 0x38
 8003ffc:	bd80      	pop	{r7, pc}
 8003ffe:	46c0      	nop			; (mov r8, r8)
 8004000:	fffffedf 	.word	0xfffffedf

08004004 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b084      	sub	sp, #16
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004010:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	225a      	movs	r2, #90	; 0x5a
 8004016:	2100      	movs	r1, #0
 8004018:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2252      	movs	r2, #82	; 0x52
 800401e:	2100      	movs	r1, #0
 8004020:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	0018      	movs	r0, r3
 8004026:	f7ff fb9f 	bl	8003768 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800402a:	46c0      	nop			; (mov r8, r8)
 800402c:	46bd      	mov	sp, r7
 800402e:	b004      	add	sp, #16
 8004030:	bd80      	pop	{r7, pc}

08004032 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004032:	b580      	push	{r7, lr}
 8004034:	b086      	sub	sp, #24
 8004036:	af00      	add	r7, sp, #0
 8004038:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800403a:	f3ef 8310 	mrs	r3, PRIMASK
 800403e:	60bb      	str	r3, [r7, #8]
  return(result);
 8004040:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004042:	617b      	str	r3, [r7, #20]
 8004044:	2301      	movs	r3, #1
 8004046:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	f383 8810 	msr	PRIMASK, r3
}
 800404e:	46c0      	nop			; (mov r8, r8)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	681a      	ldr	r2, [r3, #0]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	2140      	movs	r1, #64	; 0x40
 800405c:	438a      	bics	r2, r1
 800405e:	601a      	str	r2, [r3, #0]
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	f383 8810 	msr	PRIMASK, r3
}
 800406a:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2220      	movs	r2, #32
 8004070:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2200      	movs	r2, #0
 8004076:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	0018      	movs	r0, r3
 800407c:	f7ff fb6c 	bl	8003758 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004080:	46c0      	nop			; (mov r8, r8)
 8004082:	46bd      	mov	sp, r7
 8004084:	b006      	add	sp, #24
 8004086:	bd80      	pop	{r7, pc}

08004088 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b094      	sub	sp, #80	; 0x50
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004090:	204e      	movs	r0, #78	; 0x4e
 8004092:	183b      	adds	r3, r7, r0
 8004094:	687a      	ldr	r2, [r7, #4]
 8004096:	215c      	movs	r1, #92	; 0x5c
 8004098:	5a52      	ldrh	r2, [r2, r1]
 800409a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2280      	movs	r2, #128	; 0x80
 80040a0:	589b      	ldr	r3, [r3, r2]
 80040a2:	2b22      	cmp	r3, #34	; 0x22
 80040a4:	d000      	beq.n	80040a8 <UART_RxISR_8BIT+0x20>
 80040a6:	e0ba      	b.n	800421e <UART_RxISR_8BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681a      	ldr	r2, [r3, #0]
 80040ac:	214c      	movs	r1, #76	; 0x4c
 80040ae:	187b      	adds	r3, r7, r1
 80040b0:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 80040b2:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80040b4:	187b      	adds	r3, r7, r1
 80040b6:	881b      	ldrh	r3, [r3, #0]
 80040b8:	b2da      	uxtb	r2, r3
 80040ba:	183b      	adds	r3, r7, r0
 80040bc:	881b      	ldrh	r3, [r3, #0]
 80040be:	b2d9      	uxtb	r1, r3
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040c4:	400a      	ands	r2, r1
 80040c6:	b2d2      	uxtb	r2, r2
 80040c8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040ce:	1c5a      	adds	r2, r3, #1
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	225a      	movs	r2, #90	; 0x5a
 80040d8:	5a9b      	ldrh	r3, [r3, r2]
 80040da:	b29b      	uxth	r3, r3
 80040dc:	3b01      	subs	r3, #1
 80040de:	b299      	uxth	r1, r3
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	225a      	movs	r2, #90	; 0x5a
 80040e4:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	225a      	movs	r2, #90	; 0x5a
 80040ea:	5a9b      	ldrh	r3, [r3, r2]
 80040ec:	b29b      	uxth	r3, r3
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d000      	beq.n	80040f4 <UART_RxISR_8BIT+0x6c>
 80040f2:	e09c      	b.n	800422e <UART_RxISR_8BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040f4:	f3ef 8310 	mrs	r3, PRIMASK
 80040f8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80040fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040fc:	64bb      	str	r3, [r7, #72]	; 0x48
 80040fe:	2301      	movs	r3, #1
 8004100:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004104:	f383 8810 	msr	PRIMASK, r3
}
 8004108:	46c0      	nop			; (mov r8, r8)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4948      	ldr	r1, [pc, #288]	; (8004238 <UART_RxISR_8BIT+0x1b0>)
 8004116:	400a      	ands	r2, r1
 8004118:	601a      	str	r2, [r3, #0]
 800411a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800411c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800411e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004120:	f383 8810 	msr	PRIMASK, r3
}
 8004124:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004126:	f3ef 8310 	mrs	r3, PRIMASK
 800412a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 800412c:	6b3b      	ldr	r3, [r7, #48]	; 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800412e:	647b      	str	r3, [r7, #68]	; 0x44
 8004130:	2301      	movs	r3, #1
 8004132:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004134:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004136:	f383 8810 	msr	PRIMASK, r3
}
 800413a:	46c0      	nop			; (mov r8, r8)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	689a      	ldr	r2, [r3, #8]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	2101      	movs	r1, #1
 8004148:	438a      	bics	r2, r1
 800414a:	609a      	str	r2, [r3, #8]
 800414c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800414e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004152:	f383 8810 	msr	PRIMASK, r3
}
 8004156:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2280      	movs	r2, #128	; 0x80
 800415c:	2120      	movs	r1, #32
 800415e:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2200      	movs	r2, #0
 8004164:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2200      	movs	r2, #0
 800416a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	685a      	ldr	r2, [r3, #4]
 8004172:	2380      	movs	r3, #128	; 0x80
 8004174:	041b      	lsls	r3, r3, #16
 8004176:	4013      	ands	r3, r2
 8004178:	d018      	beq.n	80041ac <UART_RxISR_8BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800417a:	f3ef 8310 	mrs	r3, PRIMASK
 800417e:	61bb      	str	r3, [r7, #24]
  return(result);
 8004180:	69bb      	ldr	r3, [r7, #24]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004182:	643b      	str	r3, [r7, #64]	; 0x40
 8004184:	2301      	movs	r3, #1
 8004186:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004188:	69fb      	ldr	r3, [r7, #28]
 800418a:	f383 8810 	msr	PRIMASK, r3
}
 800418e:	46c0      	nop			; (mov r8, r8)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4928      	ldr	r1, [pc, #160]	; (800423c <UART_RxISR_8BIT+0x1b4>)
 800419c:	400a      	ands	r2, r1
 800419e:	601a      	str	r2, [r3, #0]
 80041a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80041a2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041a4:	6a3b      	ldr	r3, [r7, #32]
 80041a6:	f383 8810 	msr	PRIMASK, r3
}
 80041aa:	46c0      	nop			; (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041b0:	2b01      	cmp	r3, #1
 80041b2:	d12f      	bne.n	8004214 <UART_RxISR_8BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2200      	movs	r2, #0
 80041b8:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041ba:	f3ef 8310 	mrs	r3, PRIMASK
 80041be:	60fb      	str	r3, [r7, #12]
  return(result);
 80041c0:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80041c4:	2301      	movs	r3, #1
 80041c6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	f383 8810 	msr	PRIMASK, r3
}
 80041ce:	46c0      	nop			; (mov r8, r8)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	681a      	ldr	r2, [r3, #0]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	2110      	movs	r1, #16
 80041dc:	438a      	bics	r2, r1
 80041de:	601a      	str	r2, [r3, #0]
 80041e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041e2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	f383 8810 	msr	PRIMASK, r3
}
 80041ea:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	69db      	ldr	r3, [r3, #28]
 80041f2:	2210      	movs	r2, #16
 80041f4:	4013      	ands	r3, r2
 80041f6:	2b10      	cmp	r3, #16
 80041f8:	d103      	bne.n	8004202 <UART_RxISR_8BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	2210      	movs	r2, #16
 8004200:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2258      	movs	r2, #88	; 0x58
 8004206:	5a9a      	ldrh	r2, [r3, r2]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	0011      	movs	r1, r2
 800420c:	0018      	movs	r0, r3
 800420e:	f7ff fab3 	bl	8003778 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004212:	e00c      	b.n	800422e <UART_RxISR_8BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	0018      	movs	r0, r3
 8004218:	f7fc f9e8 	bl	80005ec <HAL_UART_RxCpltCallback>
}
 800421c:	e007      	b.n	800422e <UART_RxISR_8BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	699a      	ldr	r2, [r3, #24]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	2108      	movs	r1, #8
 800422a:	430a      	orrs	r2, r1
 800422c:	619a      	str	r2, [r3, #24]
}
 800422e:	46c0      	nop			; (mov r8, r8)
 8004230:	46bd      	mov	sp, r7
 8004232:	b014      	add	sp, #80	; 0x50
 8004234:	bd80      	pop	{r7, pc}
 8004236:	46c0      	nop			; (mov r8, r8)
 8004238:	fffffedf 	.word	0xfffffedf
 800423c:	fbffffff 	.word	0xfbffffff

08004240 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b094      	sub	sp, #80	; 0x50
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004248:	204e      	movs	r0, #78	; 0x4e
 800424a:	183b      	adds	r3, r7, r0
 800424c:	687a      	ldr	r2, [r7, #4]
 800424e:	215c      	movs	r1, #92	; 0x5c
 8004250:	5a52      	ldrh	r2, [r2, r1]
 8004252:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2280      	movs	r2, #128	; 0x80
 8004258:	589b      	ldr	r3, [r3, r2]
 800425a:	2b22      	cmp	r3, #34	; 0x22
 800425c:	d000      	beq.n	8004260 <UART_RxISR_16BIT+0x20>
 800425e:	e0ba      	b.n	80043d6 <UART_RxISR_16BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	214c      	movs	r1, #76	; 0x4c
 8004266:	187b      	adds	r3, r7, r1
 8004268:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 800426a:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004270:	64bb      	str	r3, [r7, #72]	; 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8004272:	187b      	adds	r3, r7, r1
 8004274:	183a      	adds	r2, r7, r0
 8004276:	881b      	ldrh	r3, [r3, #0]
 8004278:	8812      	ldrh	r2, [r2, #0]
 800427a:	4013      	ands	r3, r2
 800427c:	b29a      	uxth	r2, r3
 800427e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004280:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004286:	1c9a      	adds	r2, r3, #2
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	225a      	movs	r2, #90	; 0x5a
 8004290:	5a9b      	ldrh	r3, [r3, r2]
 8004292:	b29b      	uxth	r3, r3
 8004294:	3b01      	subs	r3, #1
 8004296:	b299      	uxth	r1, r3
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	225a      	movs	r2, #90	; 0x5a
 800429c:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	225a      	movs	r2, #90	; 0x5a
 80042a2:	5a9b      	ldrh	r3, [r3, r2]
 80042a4:	b29b      	uxth	r3, r3
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d000      	beq.n	80042ac <UART_RxISR_16BIT+0x6c>
 80042aa:	e09c      	b.n	80043e6 <UART_RxISR_16BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042ac:	f3ef 8310 	mrs	r3, PRIMASK
 80042b0:	623b      	str	r3, [r7, #32]
  return(result);
 80042b2:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042b4:	647b      	str	r3, [r7, #68]	; 0x44
 80042b6:	2301      	movs	r3, #1
 80042b8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042bc:	f383 8810 	msr	PRIMASK, r3
}
 80042c0:	46c0      	nop			; (mov r8, r8)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4948      	ldr	r1, [pc, #288]	; (80043f0 <UART_RxISR_16BIT+0x1b0>)
 80042ce:	400a      	ands	r2, r1
 80042d0:	601a      	str	r2, [r3, #0]
 80042d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042d4:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042d8:	f383 8810 	msr	PRIMASK, r3
}
 80042dc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042de:	f3ef 8310 	mrs	r3, PRIMASK
 80042e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 80042e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042e6:	643b      	str	r3, [r7, #64]	; 0x40
 80042e8:	2301      	movs	r3, #1
 80042ea:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042ee:	f383 8810 	msr	PRIMASK, r3
}
 80042f2:	46c0      	nop			; (mov r8, r8)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	689a      	ldr	r2, [r3, #8]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	2101      	movs	r1, #1
 8004300:	438a      	bics	r2, r1
 8004302:	609a      	str	r2, [r3, #8]
 8004304:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004306:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004308:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800430a:	f383 8810 	msr	PRIMASK, r3
}
 800430e:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2280      	movs	r2, #128	; 0x80
 8004314:	2120      	movs	r1, #32
 8004316:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2200      	movs	r2, #0
 800431c:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2200      	movs	r2, #0
 8004322:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	685a      	ldr	r2, [r3, #4]
 800432a:	2380      	movs	r3, #128	; 0x80
 800432c:	041b      	lsls	r3, r3, #16
 800432e:	4013      	ands	r3, r2
 8004330:	d018      	beq.n	8004364 <UART_RxISR_16BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004332:	f3ef 8310 	mrs	r3, PRIMASK
 8004336:	617b      	str	r3, [r7, #20]
  return(result);
 8004338:	697b      	ldr	r3, [r7, #20]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800433a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800433c:	2301      	movs	r3, #1
 800433e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004340:	69bb      	ldr	r3, [r7, #24]
 8004342:	f383 8810 	msr	PRIMASK, r3
}
 8004346:	46c0      	nop			; (mov r8, r8)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	681a      	ldr	r2, [r3, #0]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4928      	ldr	r1, [pc, #160]	; (80043f4 <UART_RxISR_16BIT+0x1b4>)
 8004354:	400a      	ands	r2, r1
 8004356:	601a      	str	r2, [r3, #0]
 8004358:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800435a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800435c:	69fb      	ldr	r3, [r7, #28]
 800435e:	f383 8810 	msr	PRIMASK, r3
}
 8004362:	46c0      	nop			; (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004368:	2b01      	cmp	r3, #1
 800436a:	d12f      	bne.n	80043cc <UART_RxISR_16BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2200      	movs	r2, #0
 8004370:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004372:	f3ef 8310 	mrs	r3, PRIMASK
 8004376:	60bb      	str	r3, [r7, #8]
  return(result);
 8004378:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800437a:	63bb      	str	r3, [r7, #56]	; 0x38
 800437c:	2301      	movs	r3, #1
 800437e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	f383 8810 	msr	PRIMASK, r3
}
 8004386:	46c0      	nop			; (mov r8, r8)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	2110      	movs	r1, #16
 8004394:	438a      	bics	r2, r1
 8004396:	601a      	str	r2, [r3, #0]
 8004398:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800439a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800439c:	693b      	ldr	r3, [r7, #16]
 800439e:	f383 8810 	msr	PRIMASK, r3
}
 80043a2:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	69db      	ldr	r3, [r3, #28]
 80043aa:	2210      	movs	r2, #16
 80043ac:	4013      	ands	r3, r2
 80043ae:	2b10      	cmp	r3, #16
 80043b0:	d103      	bne.n	80043ba <UART_RxISR_16BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	2210      	movs	r2, #16
 80043b8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2258      	movs	r2, #88	; 0x58
 80043be:	5a9a      	ldrh	r2, [r3, r2]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	0011      	movs	r1, r2
 80043c4:	0018      	movs	r0, r3
 80043c6:	f7ff f9d7 	bl	8003778 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80043ca:	e00c      	b.n	80043e6 <UART_RxISR_16BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	0018      	movs	r0, r3
 80043d0:	f7fc f90c 	bl	80005ec <HAL_UART_RxCpltCallback>
}
 80043d4:	e007      	b.n	80043e6 <UART_RxISR_16BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	699a      	ldr	r2, [r3, #24]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	2108      	movs	r1, #8
 80043e2:	430a      	orrs	r2, r1
 80043e4:	619a      	str	r2, [r3, #24]
}
 80043e6:	46c0      	nop			; (mov r8, r8)
 80043e8:	46bd      	mov	sp, r7
 80043ea:	b014      	add	sp, #80	; 0x50
 80043ec:	bd80      	pop	{r7, pc}
 80043ee:	46c0      	nop			; (mov r8, r8)
 80043f0:	fffffedf 	.word	0xfffffedf
 80043f4:	fbffffff 	.word	0xfbffffff

080043f8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b082      	sub	sp, #8
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004400:	46c0      	nop			; (mov r8, r8)
 8004402:	46bd      	mov	sp, r7
 8004404:	b002      	add	sp, #8
 8004406:	bd80      	pop	{r7, pc}

08004408 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b084      	sub	sp, #16
 800440c:	af00      	add	r7, sp, #0
 800440e:	0002      	movs	r2, r0
 8004410:	1dbb      	adds	r3, r7, #6
 8004412:	801a      	strh	r2, [r3, #0]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004414:	2300      	movs	r3, #0
 8004416:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004418:	1dbb      	adds	r3, r7, #6
 800441a:	2200      	movs	r2, #0
 800441c:	5e9b      	ldrsh	r3, [r3, r2]
 800441e:	2b84      	cmp	r3, #132	; 0x84
 8004420:	d006      	beq.n	8004430 <makeFreeRtosPriority+0x28>
    fpriority += (priority - osPriorityIdle);
 8004422:	1dbb      	adds	r3, r7, #6
 8004424:	2200      	movs	r2, #0
 8004426:	5e9a      	ldrsh	r2, [r3, r2]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	18d3      	adds	r3, r2, r3
 800442c:	3303      	adds	r3, #3
 800442e:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004430:	68fb      	ldr	r3, [r7, #12]
}
 8004432:	0018      	movs	r0, r3
 8004434:	46bd      	mov	sp, r7
 8004436:	b004      	add	sp, #16
 8004438:	bd80      	pop	{r7, pc}

0800443a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800443a:	b580      	push	{r7, lr}
 800443c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800443e:	f000 fab7 	bl	80049b0 <vTaskStartScheduler>
  
  return osOK;
 8004442:	2300      	movs	r3, #0
}
 8004444:	0018      	movs	r0, r3
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}

0800444a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800444a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800444c:	b089      	sub	sp, #36	; 0x24
 800444e:	af04      	add	r7, sp, #16
 8004450:	6078      	str	r0, [r7, #4]
 8004452:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	695b      	ldr	r3, [r3, #20]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d020      	beq.n	800449e <osThreadCreate+0x54>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	699b      	ldr	r3, [r3, #24]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d01c      	beq.n	800449e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	685c      	ldr	r4, [r3, #4]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681d      	ldr	r5, [r3, #0]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	691e      	ldr	r6, [r3, #16]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2208      	movs	r2, #8
 8004474:	5e9b      	ldrsh	r3, [r3, r2]
 8004476:	0018      	movs	r0, r3
 8004478:	f7ff ffc6 	bl	8004408 <makeFreeRtosPriority>
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	695a      	ldr	r2, [r3, #20]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	699b      	ldr	r3, [r3, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004484:	6839      	ldr	r1, [r7, #0]
 8004486:	9302      	str	r3, [sp, #8]
 8004488:	9201      	str	r2, [sp, #4]
 800448a:	9000      	str	r0, [sp, #0]
 800448c:	000b      	movs	r3, r1
 800448e:	0032      	movs	r2, r6
 8004490:	0029      	movs	r1, r5
 8004492:	0020      	movs	r0, r4
 8004494:	f000 f8e3 	bl	800465e <xTaskCreateStatic>
 8004498:	0003      	movs	r3, r0
 800449a:	60fb      	str	r3, [r7, #12]
 800449c:	e01d      	b.n	80044da <osThreadCreate+0x90>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	685c      	ldr	r4, [r3, #4]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80044aa:	b29e      	uxth	r6, r3
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2208      	movs	r2, #8
 80044b0:	5e9b      	ldrsh	r3, [r3, r2]
 80044b2:	0018      	movs	r0, r3
 80044b4:	f7ff ffa8 	bl	8004408 <makeFreeRtosPriority>
 80044b8:	0001      	movs	r1, r0
 80044ba:	683a      	ldr	r2, [r7, #0]
 80044bc:	230c      	movs	r3, #12
 80044be:	18fb      	adds	r3, r7, r3
 80044c0:	9301      	str	r3, [sp, #4]
 80044c2:	9100      	str	r1, [sp, #0]
 80044c4:	0013      	movs	r3, r2
 80044c6:	0032      	movs	r2, r6
 80044c8:	0029      	movs	r1, r5
 80044ca:	0020      	movs	r0, r4
 80044cc:	f000 f90a 	bl	80046e4 <xTaskCreate>
 80044d0:	0003      	movs	r3, r0
 80044d2:	2b01      	cmp	r3, #1
 80044d4:	d001      	beq.n	80044da <osThreadCreate+0x90>
              &handle) != pdPASS)  {
      return NULL;
 80044d6:	2300      	movs	r3, #0
 80044d8:	e000      	b.n	80044dc <osThreadCreate+0x92>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80044da:	68fb      	ldr	r3, [r7, #12]
}
 80044dc:	0018      	movs	r0, r3
 80044de:	46bd      	mov	sp, r7
 80044e0:	b005      	add	sp, #20
 80044e2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080044e4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b084      	sub	sp, #16
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d001      	beq.n	80044fa <osDelay+0x16>
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	e000      	b.n	80044fc <osDelay+0x18>
 80044fa:	2301      	movs	r3, #1
 80044fc:	0018      	movs	r0, r3
 80044fe:	f000 fa31 	bl	8004964 <vTaskDelay>
  
  return osOK;
 8004502:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004504:	0018      	movs	r0, r3
 8004506:	46bd      	mov	sp, r7
 8004508:	b004      	add	sp, #16
 800450a:	bd80      	pop	{r7, pc}

0800450c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b082      	sub	sp, #8
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	3308      	adds	r3, #8
 8004518:	001a      	movs	r2, r3
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2201      	movs	r2, #1
 8004522:	4252      	negs	r2, r2
 8004524:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	3308      	adds	r3, #8
 800452a:	001a      	movs	r2, r3
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	3308      	adds	r3, #8
 8004534:	001a      	movs	r2, r3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2200      	movs	r2, #0
 800453e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004540:	46c0      	nop			; (mov r8, r8)
 8004542:	46bd      	mov	sp, r7
 8004544:	b002      	add	sp, #8
 8004546:	bd80      	pop	{r7, pc}

08004548 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b082      	sub	sp, #8
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2200      	movs	r2, #0
 8004554:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004556:	46c0      	nop			; (mov r8, r8)
 8004558:	46bd      	mov	sp, r7
 800455a:	b002      	add	sp, #8
 800455c:	bd80      	pop	{r7, pc}

0800455e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800455e:	b580      	push	{r7, lr}
 8004560:	b084      	sub	sp, #16
 8004562:	af00      	add	r7, sp, #0
 8004564:	6078      	str	r0, [r7, #4]
 8004566:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	68fa      	ldr	r2, [r7, #12]
 8004572:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	689a      	ldr	r2, [r3, #8]
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	689b      	ldr	r3, [r3, #8]
 8004580:	683a      	ldr	r2, [r7, #0]
 8004582:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	683a      	ldr	r2, [r7, #0]
 8004588:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	687a      	ldr	r2, [r7, #4]
 800458e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	1c5a      	adds	r2, r3, #1
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	601a      	str	r2, [r3, #0]
}
 800459a:	46c0      	nop			; (mov r8, r8)
 800459c:	46bd      	mov	sp, r7
 800459e:	b004      	add	sp, #16
 80045a0:	bd80      	pop	{r7, pc}

080045a2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80045a2:	b580      	push	{r7, lr}
 80045a4:	b084      	sub	sp, #16
 80045a6:	af00      	add	r7, sp, #0
 80045a8:	6078      	str	r0, [r7, #4]
 80045aa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	3301      	adds	r3, #1
 80045b6:	d103      	bne.n	80045c0 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	691b      	ldr	r3, [r3, #16]
 80045bc:	60fb      	str	r3, [r7, #12]
 80045be:	e00c      	b.n	80045da <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	3308      	adds	r3, #8
 80045c4:	60fb      	str	r3, [r7, #12]
 80045c6:	e002      	b.n	80045ce <vListInsert+0x2c>
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	60fb      	str	r3, [r7, #12]
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	68ba      	ldr	r2, [r7, #8]
 80045d6:	429a      	cmp	r2, r3
 80045d8:	d2f6      	bcs.n	80045c8 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	685a      	ldr	r2, [r3, #4]
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	683a      	ldr	r2, [r7, #0]
 80045e8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	68fa      	ldr	r2, [r7, #12]
 80045ee:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	683a      	ldr	r2, [r7, #0]
 80045f4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	687a      	ldr	r2, [r7, #4]
 80045fa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	1c5a      	adds	r2, r3, #1
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	601a      	str	r2, [r3, #0]
}
 8004606:	46c0      	nop			; (mov r8, r8)
 8004608:	46bd      	mov	sp, r7
 800460a:	b004      	add	sp, #16
 800460c:	bd80      	pop	{r7, pc}

0800460e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800460e:	b580      	push	{r7, lr}
 8004610:	b084      	sub	sp, #16
 8004612:	af00      	add	r7, sp, #0
 8004614:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	691b      	ldr	r3, [r3, #16]
 800461a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	687a      	ldr	r2, [r7, #4]
 8004622:	6892      	ldr	r2, [r2, #8]
 8004624:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	687a      	ldr	r2, [r7, #4]
 800462c:	6852      	ldr	r2, [r2, #4]
 800462e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	687a      	ldr	r2, [r7, #4]
 8004636:	429a      	cmp	r2, r3
 8004638:	d103      	bne.n	8004642 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	689a      	ldr	r2, [r3, #8]
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2200      	movs	r2, #0
 8004646:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	1e5a      	subs	r2, r3, #1
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
}
 8004656:	0018      	movs	r0, r3
 8004658:	46bd      	mov	sp, r7
 800465a:	b004      	add	sp, #16
 800465c:	bd80      	pop	{r7, pc}

0800465e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800465e:	b590      	push	{r4, r7, lr}
 8004660:	b08d      	sub	sp, #52	; 0x34
 8004662:	af04      	add	r7, sp, #16
 8004664:	60f8      	str	r0, [r7, #12]
 8004666:	60b9      	str	r1, [r7, #8]
 8004668:	607a      	str	r2, [r7, #4]
 800466a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800466c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800466e:	2b00      	cmp	r3, #0
 8004670:	d101      	bne.n	8004676 <xTaskCreateStatic+0x18>
 8004672:	b672      	cpsid	i
 8004674:	e7fe      	b.n	8004674 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8004676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004678:	2b00      	cmp	r3, #0
 800467a:	d101      	bne.n	8004680 <xTaskCreateStatic+0x22>
 800467c:	b672      	cpsid	i
 800467e:	e7fe      	b.n	800467e <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004680:	23b4      	movs	r3, #180	; 0xb4
 8004682:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	2bb4      	cmp	r3, #180	; 0xb4
 8004688:	d001      	beq.n	800468e <xTaskCreateStatic+0x30>
 800468a:	b672      	cpsid	i
 800468c:	e7fe      	b.n	800468c <xTaskCreateStatic+0x2e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800468e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004690:	2b00      	cmp	r3, #0
 8004692:	d020      	beq.n	80046d6 <xTaskCreateStatic+0x78>
 8004694:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004696:	2b00      	cmp	r3, #0
 8004698:	d01d      	beq.n	80046d6 <xTaskCreateStatic+0x78>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800469a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800469c:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800469e:	69fb      	ldr	r3, [r7, #28]
 80046a0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80046a2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80046a4:	69fb      	ldr	r3, [r7, #28]
 80046a6:	22b1      	movs	r2, #177	; 0xb1
 80046a8:	2102      	movs	r1, #2
 80046aa:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80046ac:	683c      	ldr	r4, [r7, #0]
 80046ae:	687a      	ldr	r2, [r7, #4]
 80046b0:	68b9      	ldr	r1, [r7, #8]
 80046b2:	68f8      	ldr	r0, [r7, #12]
 80046b4:	2300      	movs	r3, #0
 80046b6:	9303      	str	r3, [sp, #12]
 80046b8:	69fb      	ldr	r3, [r7, #28]
 80046ba:	9302      	str	r3, [sp, #8]
 80046bc:	2318      	movs	r3, #24
 80046be:	18fb      	adds	r3, r7, r3
 80046c0:	9301      	str	r3, [sp, #4]
 80046c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046c4:	9300      	str	r3, [sp, #0]
 80046c6:	0023      	movs	r3, r4
 80046c8:	f000 f858 	bl	800477c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80046cc:	69fb      	ldr	r3, [r7, #28]
 80046ce:	0018      	movs	r0, r3
 80046d0:	f000 f8e4 	bl	800489c <prvAddNewTaskToReadyList>
 80046d4:	e001      	b.n	80046da <xTaskCreateStatic+0x7c>
		}
		else
		{
			xReturn = NULL;
 80046d6:	2300      	movs	r3, #0
 80046d8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80046da:	69bb      	ldr	r3, [r7, #24]
	}
 80046dc:	0018      	movs	r0, r3
 80046de:	46bd      	mov	sp, r7
 80046e0:	b009      	add	sp, #36	; 0x24
 80046e2:	bd90      	pop	{r4, r7, pc}

080046e4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80046e4:	b590      	push	{r4, r7, lr}
 80046e6:	b08d      	sub	sp, #52	; 0x34
 80046e8:	af04      	add	r7, sp, #16
 80046ea:	60f8      	str	r0, [r7, #12]
 80046ec:	60b9      	str	r1, [r7, #8]
 80046ee:	603b      	str	r3, [r7, #0]
 80046f0:	1dbb      	adds	r3, r7, #6
 80046f2:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80046f4:	1dbb      	adds	r3, r7, #6
 80046f6:	881b      	ldrh	r3, [r3, #0]
 80046f8:	009b      	lsls	r3, r3, #2
 80046fa:	0018      	movs	r0, r3
 80046fc:	f000 fdb0 	bl	8005260 <pvPortMalloc>
 8004700:	0003      	movs	r3, r0
 8004702:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d010      	beq.n	800472c <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800470a:	20b4      	movs	r0, #180	; 0xb4
 800470c:	f000 fda8 	bl	8005260 <pvPortMalloc>
 8004710:	0003      	movs	r3, r0
 8004712:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8004714:	69fb      	ldr	r3, [r7, #28]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d003      	beq.n	8004722 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800471a:	69fb      	ldr	r3, [r7, #28]
 800471c:	697a      	ldr	r2, [r7, #20]
 800471e:	631a      	str	r2, [r3, #48]	; 0x30
 8004720:	e006      	b.n	8004730 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	0018      	movs	r0, r3
 8004726:	f000 fe41 	bl	80053ac <vPortFree>
 800472a:	e001      	b.n	8004730 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800472c:	2300      	movs	r3, #0
 800472e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004730:	69fb      	ldr	r3, [r7, #28]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d01a      	beq.n	800476c <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004736:	69fb      	ldr	r3, [r7, #28]
 8004738:	22b1      	movs	r2, #177	; 0xb1
 800473a:	2100      	movs	r1, #0
 800473c:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800473e:	1dbb      	adds	r3, r7, #6
 8004740:	881a      	ldrh	r2, [r3, #0]
 8004742:	683c      	ldr	r4, [r7, #0]
 8004744:	68b9      	ldr	r1, [r7, #8]
 8004746:	68f8      	ldr	r0, [r7, #12]
 8004748:	2300      	movs	r3, #0
 800474a:	9303      	str	r3, [sp, #12]
 800474c:	69fb      	ldr	r3, [r7, #28]
 800474e:	9302      	str	r3, [sp, #8]
 8004750:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004752:	9301      	str	r3, [sp, #4]
 8004754:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004756:	9300      	str	r3, [sp, #0]
 8004758:	0023      	movs	r3, r4
 800475a:	f000 f80f 	bl	800477c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800475e:	69fb      	ldr	r3, [r7, #28]
 8004760:	0018      	movs	r0, r3
 8004762:	f000 f89b 	bl	800489c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004766:	2301      	movs	r3, #1
 8004768:	61bb      	str	r3, [r7, #24]
 800476a:	e002      	b.n	8004772 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800476c:	2301      	movs	r3, #1
 800476e:	425b      	negs	r3, r3
 8004770:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004772:	69bb      	ldr	r3, [r7, #24]
	}
 8004774:	0018      	movs	r0, r3
 8004776:	46bd      	mov	sp, r7
 8004778:	b009      	add	sp, #36	; 0x24
 800477a:	bd90      	pop	{r4, r7, pc}

0800477c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b086      	sub	sp, #24
 8004780:	af00      	add	r7, sp, #0
 8004782:	60f8      	str	r0, [r7, #12]
 8004784:	60b9      	str	r1, [r7, #8]
 8004786:	607a      	str	r2, [r7, #4]
 8004788:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800478a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800478c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	493e      	ldr	r1, [pc, #248]	; (800488c <prvInitialiseNewTask+0x110>)
 8004792:	468c      	mov	ip, r1
 8004794:	4463      	add	r3, ip
 8004796:	009b      	lsls	r3, r3, #2
 8004798:	18d3      	adds	r3, r2, r3
 800479a:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800479c:	693b      	ldr	r3, [r7, #16]
 800479e:	2207      	movs	r2, #7
 80047a0:	4393      	bics	r3, r2
 80047a2:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	2207      	movs	r2, #7
 80047a8:	4013      	ands	r3, r2
 80047aa:	d001      	beq.n	80047b0 <prvInitialiseNewTask+0x34>
 80047ac:	b672      	cpsid	i
 80047ae:	e7fe      	b.n	80047ae <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80047b0:	2300      	movs	r3, #0
 80047b2:	617b      	str	r3, [r7, #20]
 80047b4:	e013      	b.n	80047de <prvInitialiseNewTask+0x62>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80047b6:	68ba      	ldr	r2, [r7, #8]
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	18d3      	adds	r3, r2, r3
 80047bc:	7818      	ldrb	r0, [r3, #0]
 80047be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80047c0:	2134      	movs	r1, #52	; 0x34
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	18d3      	adds	r3, r2, r3
 80047c6:	185b      	adds	r3, r3, r1
 80047c8:	1c02      	adds	r2, r0, #0
 80047ca:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80047cc:	68ba      	ldr	r2, [r7, #8]
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	18d3      	adds	r3, r2, r3
 80047d2:	781b      	ldrb	r3, [r3, #0]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d006      	beq.n	80047e6 <prvInitialiseNewTask+0x6a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	3301      	adds	r3, #1
 80047dc:	617b      	str	r3, [r7, #20]
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	2b0f      	cmp	r3, #15
 80047e2:	d9e8      	bls.n	80047b6 <prvInitialiseNewTask+0x3a>
 80047e4:	e000      	b.n	80047e8 <prvInitialiseNewTask+0x6c>
		{
			break;
 80047e6:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80047e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047ea:	2243      	movs	r2, #67	; 0x43
 80047ec:	2100      	movs	r1, #0
 80047ee:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80047f0:	6a3b      	ldr	r3, [r7, #32]
 80047f2:	2b06      	cmp	r3, #6
 80047f4:	d901      	bls.n	80047fa <prvInitialiseNewTask+0x7e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80047f6:	2306      	movs	r3, #6
 80047f8:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80047fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047fc:	6a3a      	ldr	r2, [r7, #32]
 80047fe:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004802:	6a3a      	ldr	r2, [r7, #32]
 8004804:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004808:	2200      	movs	r2, #0
 800480a:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800480c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800480e:	3304      	adds	r3, #4
 8004810:	0018      	movs	r0, r3
 8004812:	f7ff fe99 	bl	8004548 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004816:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004818:	3318      	adds	r3, #24
 800481a:	0018      	movs	r0, r3
 800481c:	f7ff fe94 	bl	8004548 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004820:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004822:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004824:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004826:	6a3b      	ldr	r3, [r7, #32]
 8004828:	2207      	movs	r2, #7
 800482a:	1ad2      	subs	r2, r2, r3
 800482c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800482e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004832:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004834:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004838:	22ac      	movs	r2, #172	; 0xac
 800483a:	2100      	movs	r1, #0
 800483c:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800483e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004840:	22b0      	movs	r2, #176	; 0xb0
 8004842:	2100      	movs	r1, #0
 8004844:	5499      	strb	r1, [r3, r2]
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004848:	334c      	adds	r3, #76	; 0x4c
 800484a:	2260      	movs	r2, #96	; 0x60
 800484c:	2100      	movs	r1, #0
 800484e:	0018      	movs	r0, r3
 8004850:	f000 fee1 	bl	8005616 <memset>
 8004854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004856:	4a0e      	ldr	r2, [pc, #56]	; (8004890 <prvInitialiseNewTask+0x114>)
 8004858:	651a      	str	r2, [r3, #80]	; 0x50
 800485a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800485c:	4a0d      	ldr	r2, [pc, #52]	; (8004894 <prvInitialiseNewTask+0x118>)
 800485e:	655a      	str	r2, [r3, #84]	; 0x54
 8004860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004862:	4a0d      	ldr	r2, [pc, #52]	; (8004898 <prvInitialiseNewTask+0x11c>)
 8004864:	659a      	str	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004866:	683a      	ldr	r2, [r7, #0]
 8004868:	68f9      	ldr	r1, [r7, #12]
 800486a:	693b      	ldr	r3, [r7, #16]
 800486c:	0018      	movs	r0, r3
 800486e:	f000 fbc5 	bl	8004ffc <pxPortInitialiseStack>
 8004872:	0002      	movs	r2, r0
 8004874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004876:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8004878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800487a:	2b00      	cmp	r3, #0
 800487c:	d002      	beq.n	8004884 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800487e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004880:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004882:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004884:	46c0      	nop			; (mov r8, r8)
 8004886:	46bd      	mov	sp, r7
 8004888:	b006      	add	sp, #24
 800488a:	bd80      	pop	{r7, pc}
 800488c:	3fffffff 	.word	0x3fffffff
 8004890:	08006160 	.word	0x08006160
 8004894:	08006180 	.word	0x08006180
 8004898:	08006140 	.word	0x08006140

0800489c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b082      	sub	sp, #8
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80048a4:	f000 fc44 	bl	8005130 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80048a8:	4b28      	ldr	r3, [pc, #160]	; (800494c <prvAddNewTaskToReadyList+0xb0>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	1c5a      	adds	r2, r3, #1
 80048ae:	4b27      	ldr	r3, [pc, #156]	; (800494c <prvAddNewTaskToReadyList+0xb0>)
 80048b0:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 80048b2:	4b27      	ldr	r3, [pc, #156]	; (8004950 <prvAddNewTaskToReadyList+0xb4>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d109      	bne.n	80048ce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80048ba:	4b25      	ldr	r3, [pc, #148]	; (8004950 <prvAddNewTaskToReadyList+0xb4>)
 80048bc:	687a      	ldr	r2, [r7, #4]
 80048be:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80048c0:	4b22      	ldr	r3, [pc, #136]	; (800494c <prvAddNewTaskToReadyList+0xb0>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	2b01      	cmp	r3, #1
 80048c6:	d110      	bne.n	80048ea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80048c8:	f000 fa80 	bl	8004dcc <prvInitialiseTaskLists>
 80048cc:	e00d      	b.n	80048ea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80048ce:	4b21      	ldr	r3, [pc, #132]	; (8004954 <prvAddNewTaskToReadyList+0xb8>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d109      	bne.n	80048ea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80048d6:	4b1e      	ldr	r3, [pc, #120]	; (8004950 <prvAddNewTaskToReadyList+0xb4>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048e0:	429a      	cmp	r2, r3
 80048e2:	d802      	bhi.n	80048ea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80048e4:	4b1a      	ldr	r3, [pc, #104]	; (8004950 <prvAddNewTaskToReadyList+0xb4>)
 80048e6:	687a      	ldr	r2, [r7, #4]
 80048e8:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80048ea:	4b1b      	ldr	r3, [pc, #108]	; (8004958 <prvAddNewTaskToReadyList+0xbc>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	1c5a      	adds	r2, r3, #1
 80048f0:	4b19      	ldr	r3, [pc, #100]	; (8004958 <prvAddNewTaskToReadyList+0xbc>)
 80048f2:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048f8:	4b18      	ldr	r3, [pc, #96]	; (800495c <prvAddNewTaskToReadyList+0xc0>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	429a      	cmp	r2, r3
 80048fe:	d903      	bls.n	8004908 <prvAddNewTaskToReadyList+0x6c>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004904:	4b15      	ldr	r3, [pc, #84]	; (800495c <prvAddNewTaskToReadyList+0xc0>)
 8004906:	601a      	str	r2, [r3, #0]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800490c:	0013      	movs	r3, r2
 800490e:	009b      	lsls	r3, r3, #2
 8004910:	189b      	adds	r3, r3, r2
 8004912:	009b      	lsls	r3, r3, #2
 8004914:	4a12      	ldr	r2, [pc, #72]	; (8004960 <prvAddNewTaskToReadyList+0xc4>)
 8004916:	189a      	adds	r2, r3, r2
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	3304      	adds	r3, #4
 800491c:	0019      	movs	r1, r3
 800491e:	0010      	movs	r0, r2
 8004920:	f7ff fe1d 	bl	800455e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004924:	f000 fc16 	bl	8005154 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004928:	4b0a      	ldr	r3, [pc, #40]	; (8004954 <prvAddNewTaskToReadyList+0xb8>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d008      	beq.n	8004942 <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004930:	4b07      	ldr	r3, [pc, #28]	; (8004950 <prvAddNewTaskToReadyList+0xb4>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800493a:	429a      	cmp	r2, r3
 800493c:	d201      	bcs.n	8004942 <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800493e:	f000 fbe7 	bl	8005110 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004942:	46c0      	nop			; (mov r8, r8)
 8004944:	46bd      	mov	sp, r7
 8004946:	b002      	add	sp, #8
 8004948:	bd80      	pop	{r7, pc}
 800494a:	46c0      	nop			; (mov r8, r8)
 800494c:	200005a4 	.word	0x200005a4
 8004950:	200004a4 	.word	0x200004a4
 8004954:	200005b0 	.word	0x200005b0
 8004958:	200005c0 	.word	0x200005c0
 800495c:	200005ac 	.word	0x200005ac
 8004960:	200004a8 	.word	0x200004a8

08004964 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004964:	b580      	push	{r7, lr}
 8004966:	b084      	sub	sp, #16
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800496c:	2300      	movs	r3, #0
 800496e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d010      	beq.n	8004998 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004976:	4b0d      	ldr	r3, [pc, #52]	; (80049ac <vTaskDelay+0x48>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d001      	beq.n	8004982 <vTaskDelay+0x1e>
 800497e:	b672      	cpsid	i
 8004980:	e7fe      	b.n	8004980 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8004982:	f000 f86d 	bl	8004a60 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2100      	movs	r1, #0
 800498a:	0018      	movs	r0, r3
 800498c:	f000 fae2 	bl	8004f54 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004990:	f000 f872 	bl	8004a78 <xTaskResumeAll>
 8004994:	0003      	movs	r3, r0
 8004996:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d101      	bne.n	80049a2 <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 800499e:	f000 fbb7 	bl	8005110 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80049a2:	46c0      	nop			; (mov r8, r8)
 80049a4:	46bd      	mov	sp, r7
 80049a6:	b004      	add	sp, #16
 80049a8:	bd80      	pop	{r7, pc}
 80049aa:	46c0      	nop			; (mov r8, r8)
 80049ac:	200005cc 	.word	0x200005cc

080049b0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80049b0:	b590      	push	{r4, r7, lr}
 80049b2:	b089      	sub	sp, #36	; 0x24
 80049b4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80049b6:	2300      	movs	r3, #0
 80049b8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80049ba:	2300      	movs	r3, #0
 80049bc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80049be:	003a      	movs	r2, r7
 80049c0:	1d39      	adds	r1, r7, #4
 80049c2:	2308      	movs	r3, #8
 80049c4:	18fb      	adds	r3, r7, r3
 80049c6:	0018      	movs	r0, r3
 80049c8:	f7fb fc34 	bl	8000234 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80049cc:	683c      	ldr	r4, [r7, #0]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	68ba      	ldr	r2, [r7, #8]
 80049d2:	491b      	ldr	r1, [pc, #108]	; (8004a40 <vTaskStartScheduler+0x90>)
 80049d4:	481b      	ldr	r0, [pc, #108]	; (8004a44 <vTaskStartScheduler+0x94>)
 80049d6:	9202      	str	r2, [sp, #8]
 80049d8:	9301      	str	r3, [sp, #4]
 80049da:	2300      	movs	r3, #0
 80049dc:	9300      	str	r3, [sp, #0]
 80049de:	2300      	movs	r3, #0
 80049e0:	0022      	movs	r2, r4
 80049e2:	f7ff fe3c 	bl	800465e <xTaskCreateStatic>
 80049e6:	0002      	movs	r2, r0
 80049e8:	4b17      	ldr	r3, [pc, #92]	; (8004a48 <vTaskStartScheduler+0x98>)
 80049ea:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80049ec:	4b16      	ldr	r3, [pc, #88]	; (8004a48 <vTaskStartScheduler+0x98>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d002      	beq.n	80049fa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80049f4:	2301      	movs	r3, #1
 80049f6:	60fb      	str	r3, [r7, #12]
 80049f8:	e001      	b.n	80049fe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80049fa:	2300      	movs	r3, #0
 80049fc:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	d113      	bne.n	8004a2c <vTaskStartScheduler+0x7c>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8004a04:	b672      	cpsid	i

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004a06:	4b11      	ldr	r3, [pc, #68]	; (8004a4c <vTaskStartScheduler+0x9c>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	334c      	adds	r3, #76	; 0x4c
 8004a0c:	001a      	movs	r2, r3
 8004a0e:	4b10      	ldr	r3, [pc, #64]	; (8004a50 <vTaskStartScheduler+0xa0>)
 8004a10:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004a12:	4b10      	ldr	r3, [pc, #64]	; (8004a54 <vTaskStartScheduler+0xa4>)
 8004a14:	2201      	movs	r2, #1
 8004a16:	4252      	negs	r2, r2
 8004a18:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004a1a:	4b0f      	ldr	r3, [pc, #60]	; (8004a58 <vTaskStartScheduler+0xa8>)
 8004a1c:	2201      	movs	r2, #1
 8004a1e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8004a20:	4b0e      	ldr	r3, [pc, #56]	; (8004a5c <vTaskStartScheduler+0xac>)
 8004a22:	2200      	movs	r2, #0
 8004a24:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004a26:	f000 fb4f 	bl	80050c8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004a2a:	e004      	b.n	8004a36 <vTaskStartScheduler+0x86>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	3301      	adds	r3, #1
 8004a30:	d101      	bne.n	8004a36 <vTaskStartScheduler+0x86>
 8004a32:	b672      	cpsid	i
 8004a34:	e7fe      	b.n	8004a34 <vTaskStartScheduler+0x84>
}
 8004a36:	46c0      	nop			; (mov r8, r8)
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	b005      	add	sp, #20
 8004a3c:	bd90      	pop	{r4, r7, pc}
 8004a3e:	46c0      	nop			; (mov r8, r8)
 8004a40:	08006100 	.word	0x08006100
 8004a44:	08004dad 	.word	0x08004dad
 8004a48:	200005c8 	.word	0x200005c8
 8004a4c:	200004a4 	.word	0x200004a4
 8004a50:	20000010 	.word	0x20000010
 8004a54:	200005c4 	.word	0x200005c4
 8004a58:	200005b0 	.word	0x200005b0
 8004a5c:	200005a8 	.word	0x200005a8

08004a60 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004a64:	4b03      	ldr	r3, [pc, #12]	; (8004a74 <vTaskSuspendAll+0x14>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	1c5a      	adds	r2, r3, #1
 8004a6a:	4b02      	ldr	r3, [pc, #8]	; (8004a74 <vTaskSuspendAll+0x14>)
 8004a6c:	601a      	str	r2, [r3, #0]
}
 8004a6e:	46c0      	nop			; (mov r8, r8)
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bd80      	pop	{r7, pc}
 8004a74:	200005cc 	.word	0x200005cc

08004a78 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b084      	sub	sp, #16
 8004a7c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004a82:	2300      	movs	r3, #0
 8004a84:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004a86:	4b3a      	ldr	r3, [pc, #232]	; (8004b70 <xTaskResumeAll+0xf8>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d101      	bne.n	8004a92 <xTaskResumeAll+0x1a>
 8004a8e:	b672      	cpsid	i
 8004a90:	e7fe      	b.n	8004a90 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004a92:	f000 fb4d 	bl	8005130 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004a96:	4b36      	ldr	r3, [pc, #216]	; (8004b70 <xTaskResumeAll+0xf8>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	1e5a      	subs	r2, r3, #1
 8004a9c:	4b34      	ldr	r3, [pc, #208]	; (8004b70 <xTaskResumeAll+0xf8>)
 8004a9e:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004aa0:	4b33      	ldr	r3, [pc, #204]	; (8004b70 <xTaskResumeAll+0xf8>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d15b      	bne.n	8004b60 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004aa8:	4b32      	ldr	r3, [pc, #200]	; (8004b74 <xTaskResumeAll+0xfc>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d057      	beq.n	8004b60 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004ab0:	e02f      	b.n	8004b12 <xTaskResumeAll+0x9a>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004ab2:	4b31      	ldr	r3, [pc, #196]	; (8004b78 <xTaskResumeAll+0x100>)
 8004ab4:	68db      	ldr	r3, [r3, #12]
 8004ab6:	68db      	ldr	r3, [r3, #12]
 8004ab8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	3318      	adds	r3, #24
 8004abe:	0018      	movs	r0, r3
 8004ac0:	f7ff fda5 	bl	800460e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	3304      	adds	r3, #4
 8004ac8:	0018      	movs	r0, r3
 8004aca:	f7ff fda0 	bl	800460e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ad2:	4b2a      	ldr	r3, [pc, #168]	; (8004b7c <xTaskResumeAll+0x104>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	d903      	bls.n	8004ae2 <xTaskResumeAll+0x6a>
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ade:	4b27      	ldr	r3, [pc, #156]	; (8004b7c <xTaskResumeAll+0x104>)
 8004ae0:	601a      	str	r2, [r3, #0]
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ae6:	0013      	movs	r3, r2
 8004ae8:	009b      	lsls	r3, r3, #2
 8004aea:	189b      	adds	r3, r3, r2
 8004aec:	009b      	lsls	r3, r3, #2
 8004aee:	4a24      	ldr	r2, [pc, #144]	; (8004b80 <xTaskResumeAll+0x108>)
 8004af0:	189a      	adds	r2, r3, r2
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	3304      	adds	r3, #4
 8004af6:	0019      	movs	r1, r3
 8004af8:	0010      	movs	r0, r2
 8004afa:	f7ff fd30 	bl	800455e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b02:	4b20      	ldr	r3, [pc, #128]	; (8004b84 <xTaskResumeAll+0x10c>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b08:	429a      	cmp	r2, r3
 8004b0a:	d302      	bcc.n	8004b12 <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8004b0c:	4b1e      	ldr	r3, [pc, #120]	; (8004b88 <xTaskResumeAll+0x110>)
 8004b0e:	2201      	movs	r2, #1
 8004b10:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004b12:	4b19      	ldr	r3, [pc, #100]	; (8004b78 <xTaskResumeAll+0x100>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d1cb      	bne.n	8004ab2 <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d001      	beq.n	8004b24 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004b20:	f000 f9f4 	bl	8004f0c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004b24:	4b19      	ldr	r3, [pc, #100]	; (8004b8c <xTaskResumeAll+0x114>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d00f      	beq.n	8004b50 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004b30:	f000 f82e 	bl	8004b90 <xTaskIncrementTick>
 8004b34:	1e03      	subs	r3, r0, #0
 8004b36:	d002      	beq.n	8004b3e <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 8004b38:	4b13      	ldr	r3, [pc, #76]	; (8004b88 <xTaskResumeAll+0x110>)
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	3b01      	subs	r3, #1
 8004b42:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d1f2      	bne.n	8004b30 <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
 8004b4a:	4b10      	ldr	r3, [pc, #64]	; (8004b8c <xTaskResumeAll+0x114>)
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004b50:	4b0d      	ldr	r3, [pc, #52]	; (8004b88 <xTaskResumeAll+0x110>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d003      	beq.n	8004b60 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004b5c:	f000 fad8 	bl	8005110 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004b60:	f000 faf8 	bl	8005154 <vPortExitCritical>

	return xAlreadyYielded;
 8004b64:	68bb      	ldr	r3, [r7, #8]
}
 8004b66:	0018      	movs	r0, r3
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	b004      	add	sp, #16
 8004b6c:	bd80      	pop	{r7, pc}
 8004b6e:	46c0      	nop			; (mov r8, r8)
 8004b70:	200005cc 	.word	0x200005cc
 8004b74:	200005a4 	.word	0x200005a4
 8004b78:	20000564 	.word	0x20000564
 8004b7c:	200005ac 	.word	0x200005ac
 8004b80:	200004a8 	.word	0x200004a8
 8004b84:	200004a4 	.word	0x200004a4
 8004b88:	200005b8 	.word	0x200005b8
 8004b8c:	200005b4 	.word	0x200005b4

08004b90 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b086      	sub	sp, #24
 8004b94:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004b96:	2300      	movs	r3, #0
 8004b98:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004b9a:	4b4c      	ldr	r3, [pc, #304]	; (8004ccc <xTaskIncrementTick+0x13c>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d000      	beq.n	8004ba4 <xTaskIncrementTick+0x14>
 8004ba2:	e083      	b.n	8004cac <xTaskIncrementTick+0x11c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004ba4:	4b4a      	ldr	r3, [pc, #296]	; (8004cd0 <xTaskIncrementTick+0x140>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	3301      	adds	r3, #1
 8004baa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004bac:	4b48      	ldr	r3, [pc, #288]	; (8004cd0 <xTaskIncrementTick+0x140>)
 8004bae:	693a      	ldr	r2, [r7, #16]
 8004bb0:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d117      	bne.n	8004be8 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 8004bb8:	4b46      	ldr	r3, [pc, #280]	; (8004cd4 <xTaskIncrementTick+0x144>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d001      	beq.n	8004bc6 <xTaskIncrementTick+0x36>
 8004bc2:	b672      	cpsid	i
 8004bc4:	e7fe      	b.n	8004bc4 <xTaskIncrementTick+0x34>
 8004bc6:	4b43      	ldr	r3, [pc, #268]	; (8004cd4 <xTaskIncrementTick+0x144>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	60fb      	str	r3, [r7, #12]
 8004bcc:	4b42      	ldr	r3, [pc, #264]	; (8004cd8 <xTaskIncrementTick+0x148>)
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	4b40      	ldr	r3, [pc, #256]	; (8004cd4 <xTaskIncrementTick+0x144>)
 8004bd2:	601a      	str	r2, [r3, #0]
 8004bd4:	4b40      	ldr	r3, [pc, #256]	; (8004cd8 <xTaskIncrementTick+0x148>)
 8004bd6:	68fa      	ldr	r2, [r7, #12]
 8004bd8:	601a      	str	r2, [r3, #0]
 8004bda:	4b40      	ldr	r3, [pc, #256]	; (8004cdc <xTaskIncrementTick+0x14c>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	1c5a      	adds	r2, r3, #1
 8004be0:	4b3e      	ldr	r3, [pc, #248]	; (8004cdc <xTaskIncrementTick+0x14c>)
 8004be2:	601a      	str	r2, [r3, #0]
 8004be4:	f000 f992 	bl	8004f0c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004be8:	4b3d      	ldr	r3, [pc, #244]	; (8004ce0 <xTaskIncrementTick+0x150>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	693a      	ldr	r2, [r7, #16]
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d34e      	bcc.n	8004c90 <xTaskIncrementTick+0x100>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004bf2:	4b38      	ldr	r3, [pc, #224]	; (8004cd4 <xTaskIncrementTick+0x144>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d101      	bne.n	8004c00 <xTaskIncrementTick+0x70>
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	e000      	b.n	8004c02 <xTaskIncrementTick+0x72>
 8004c00:	2300      	movs	r3, #0
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d004      	beq.n	8004c10 <xTaskIncrementTick+0x80>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004c06:	4b36      	ldr	r3, [pc, #216]	; (8004ce0 <xTaskIncrementTick+0x150>)
 8004c08:	2201      	movs	r2, #1
 8004c0a:	4252      	negs	r2, r2
 8004c0c:	601a      	str	r2, [r3, #0]
					break;
 8004c0e:	e03f      	b.n	8004c90 <xTaskIncrementTick+0x100>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004c10:	4b30      	ldr	r3, [pc, #192]	; (8004cd4 <xTaskIncrementTick+0x144>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	68db      	ldr	r3, [r3, #12]
 8004c16:	68db      	ldr	r3, [r3, #12]
 8004c18:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004c20:	693a      	ldr	r2, [r7, #16]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	429a      	cmp	r2, r3
 8004c26:	d203      	bcs.n	8004c30 <xTaskIncrementTick+0xa0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004c28:	4b2d      	ldr	r3, [pc, #180]	; (8004ce0 <xTaskIncrementTick+0x150>)
 8004c2a:	687a      	ldr	r2, [r7, #4]
 8004c2c:	601a      	str	r2, [r3, #0]
						break;
 8004c2e:	e02f      	b.n	8004c90 <xTaskIncrementTick+0x100>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	3304      	adds	r3, #4
 8004c34:	0018      	movs	r0, r3
 8004c36:	f7ff fcea 	bl	800460e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d004      	beq.n	8004c4c <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	3318      	adds	r3, #24
 8004c46:	0018      	movs	r0, r3
 8004c48:	f7ff fce1 	bl	800460e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c50:	4b24      	ldr	r3, [pc, #144]	; (8004ce4 <xTaskIncrementTick+0x154>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	429a      	cmp	r2, r3
 8004c56:	d903      	bls.n	8004c60 <xTaskIncrementTick+0xd0>
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c5c:	4b21      	ldr	r3, [pc, #132]	; (8004ce4 <xTaskIncrementTick+0x154>)
 8004c5e:	601a      	str	r2, [r3, #0]
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c64:	0013      	movs	r3, r2
 8004c66:	009b      	lsls	r3, r3, #2
 8004c68:	189b      	adds	r3, r3, r2
 8004c6a:	009b      	lsls	r3, r3, #2
 8004c6c:	4a1e      	ldr	r2, [pc, #120]	; (8004ce8 <xTaskIncrementTick+0x158>)
 8004c6e:	189a      	adds	r2, r3, r2
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	3304      	adds	r3, #4
 8004c74:	0019      	movs	r1, r3
 8004c76:	0010      	movs	r0, r2
 8004c78:	f7ff fc71 	bl	800455e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c80:	4b1a      	ldr	r3, [pc, #104]	; (8004cec <xTaskIncrementTick+0x15c>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c86:	429a      	cmp	r2, r3
 8004c88:	d3b3      	bcc.n	8004bf2 <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004c8e:	e7b0      	b.n	8004bf2 <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004c90:	4b16      	ldr	r3, [pc, #88]	; (8004cec <xTaskIncrementTick+0x15c>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c96:	4914      	ldr	r1, [pc, #80]	; (8004ce8 <xTaskIncrementTick+0x158>)
 8004c98:	0013      	movs	r3, r2
 8004c9a:	009b      	lsls	r3, r3, #2
 8004c9c:	189b      	adds	r3, r3, r2
 8004c9e:	009b      	lsls	r3, r3, #2
 8004ca0:	585b      	ldr	r3, [r3, r1]
 8004ca2:	2b01      	cmp	r3, #1
 8004ca4:	d907      	bls.n	8004cb6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	617b      	str	r3, [r7, #20]
 8004caa:	e004      	b.n	8004cb6 <xTaskIncrementTick+0x126>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004cac:	4b10      	ldr	r3, [pc, #64]	; (8004cf0 <xTaskIncrementTick+0x160>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	1c5a      	adds	r2, r3, #1
 8004cb2:	4b0f      	ldr	r3, [pc, #60]	; (8004cf0 <xTaskIncrementTick+0x160>)
 8004cb4:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004cb6:	4b0f      	ldr	r3, [pc, #60]	; (8004cf4 <xTaskIncrementTick+0x164>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d001      	beq.n	8004cc2 <xTaskIncrementTick+0x132>
		{
			xSwitchRequired = pdTRUE;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004cc2:	697b      	ldr	r3, [r7, #20]
}
 8004cc4:	0018      	movs	r0, r3
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	b006      	add	sp, #24
 8004cca:	bd80      	pop	{r7, pc}
 8004ccc:	200005cc 	.word	0x200005cc
 8004cd0:	200005a8 	.word	0x200005a8
 8004cd4:	2000055c 	.word	0x2000055c
 8004cd8:	20000560 	.word	0x20000560
 8004cdc:	200005bc 	.word	0x200005bc
 8004ce0:	200005c4 	.word	0x200005c4
 8004ce4:	200005ac 	.word	0x200005ac
 8004ce8:	200004a8 	.word	0x200004a8
 8004cec:	200004a4 	.word	0x200004a4
 8004cf0:	200005b4 	.word	0x200005b4
 8004cf4:	200005b8 	.word	0x200005b8

08004cf8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b082      	sub	sp, #8
 8004cfc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004cfe:	4b25      	ldr	r3, [pc, #148]	; (8004d94 <vTaskSwitchContext+0x9c>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d003      	beq.n	8004d0e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004d06:	4b24      	ldr	r3, [pc, #144]	; (8004d98 <vTaskSwitchContext+0xa0>)
 8004d08:	2201      	movs	r2, #1
 8004d0a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004d0c:	e03d      	b.n	8004d8a <vTaskSwitchContext+0x92>
		xYieldPending = pdFALSE;
 8004d0e:	4b22      	ldr	r3, [pc, #136]	; (8004d98 <vTaskSwitchContext+0xa0>)
 8004d10:	2200      	movs	r2, #0
 8004d12:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004d14:	4b21      	ldr	r3, [pc, #132]	; (8004d9c <vTaskSwitchContext+0xa4>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	607b      	str	r3, [r7, #4]
 8004d1a:	e007      	b.n	8004d2c <vTaskSwitchContext+0x34>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d101      	bne.n	8004d26 <vTaskSwitchContext+0x2e>
 8004d22:	b672      	cpsid	i
 8004d24:	e7fe      	b.n	8004d24 <vTaskSwitchContext+0x2c>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	3b01      	subs	r3, #1
 8004d2a:	607b      	str	r3, [r7, #4]
 8004d2c:	491c      	ldr	r1, [pc, #112]	; (8004da0 <vTaskSwitchContext+0xa8>)
 8004d2e:	687a      	ldr	r2, [r7, #4]
 8004d30:	0013      	movs	r3, r2
 8004d32:	009b      	lsls	r3, r3, #2
 8004d34:	189b      	adds	r3, r3, r2
 8004d36:	009b      	lsls	r3, r3, #2
 8004d38:	585b      	ldr	r3, [r3, r1]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d0ee      	beq.n	8004d1c <vTaskSwitchContext+0x24>
 8004d3e:	687a      	ldr	r2, [r7, #4]
 8004d40:	0013      	movs	r3, r2
 8004d42:	009b      	lsls	r3, r3, #2
 8004d44:	189b      	adds	r3, r3, r2
 8004d46:	009b      	lsls	r3, r3, #2
 8004d48:	4a15      	ldr	r2, [pc, #84]	; (8004da0 <vTaskSwitchContext+0xa8>)
 8004d4a:	189b      	adds	r3, r3, r2
 8004d4c:	603b      	str	r3, [r7, #0]
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	685a      	ldr	r2, [r3, #4]
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	605a      	str	r2, [r3, #4]
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	685a      	ldr	r2, [r3, #4]
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	3308      	adds	r3, #8
 8004d60:	429a      	cmp	r2, r3
 8004d62:	d104      	bne.n	8004d6e <vTaskSwitchContext+0x76>
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	685a      	ldr	r2, [r3, #4]
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	605a      	str	r2, [r3, #4]
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	68da      	ldr	r2, [r3, #12]
 8004d74:	4b0b      	ldr	r3, [pc, #44]	; (8004da4 <vTaskSwitchContext+0xac>)
 8004d76:	601a      	str	r2, [r3, #0]
 8004d78:	4b08      	ldr	r3, [pc, #32]	; (8004d9c <vTaskSwitchContext+0xa4>)
 8004d7a:	687a      	ldr	r2, [r7, #4]
 8004d7c:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004d7e:	4b09      	ldr	r3, [pc, #36]	; (8004da4 <vTaskSwitchContext+0xac>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	334c      	adds	r3, #76	; 0x4c
 8004d84:	001a      	movs	r2, r3
 8004d86:	4b08      	ldr	r3, [pc, #32]	; (8004da8 <vTaskSwitchContext+0xb0>)
 8004d88:	601a      	str	r2, [r3, #0]
}
 8004d8a:	46c0      	nop			; (mov r8, r8)
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	b002      	add	sp, #8
 8004d90:	bd80      	pop	{r7, pc}
 8004d92:	46c0      	nop			; (mov r8, r8)
 8004d94:	200005cc 	.word	0x200005cc
 8004d98:	200005b8 	.word	0x200005b8
 8004d9c:	200005ac 	.word	0x200005ac
 8004da0:	200004a8 	.word	0x200004a8
 8004da4:	200004a4 	.word	0x200004a4
 8004da8:	20000010 	.word	0x20000010

08004dac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b082      	sub	sp, #8
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004db4:	f000 f84e 	bl	8004e54 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004db8:	4b03      	ldr	r3, [pc, #12]	; (8004dc8 <prvIdleTask+0x1c>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	2b01      	cmp	r3, #1
 8004dbe:	d9f9      	bls.n	8004db4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004dc0:	f000 f9a6 	bl	8005110 <vPortYield>
		prvCheckTasksWaitingTermination();
 8004dc4:	e7f6      	b.n	8004db4 <prvIdleTask+0x8>
 8004dc6:	46c0      	nop			; (mov r8, r8)
 8004dc8:	200004a8 	.word	0x200004a8

08004dcc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b082      	sub	sp, #8
 8004dd0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	607b      	str	r3, [r7, #4]
 8004dd6:	e00c      	b.n	8004df2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004dd8:	687a      	ldr	r2, [r7, #4]
 8004dda:	0013      	movs	r3, r2
 8004ddc:	009b      	lsls	r3, r3, #2
 8004dde:	189b      	adds	r3, r3, r2
 8004de0:	009b      	lsls	r3, r3, #2
 8004de2:	4a14      	ldr	r2, [pc, #80]	; (8004e34 <prvInitialiseTaskLists+0x68>)
 8004de4:	189b      	adds	r3, r3, r2
 8004de6:	0018      	movs	r0, r3
 8004de8:	f7ff fb90 	bl	800450c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	3301      	adds	r3, #1
 8004df0:	607b      	str	r3, [r7, #4]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2b06      	cmp	r3, #6
 8004df6:	d9ef      	bls.n	8004dd8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004df8:	4b0f      	ldr	r3, [pc, #60]	; (8004e38 <prvInitialiseTaskLists+0x6c>)
 8004dfa:	0018      	movs	r0, r3
 8004dfc:	f7ff fb86 	bl	800450c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004e00:	4b0e      	ldr	r3, [pc, #56]	; (8004e3c <prvInitialiseTaskLists+0x70>)
 8004e02:	0018      	movs	r0, r3
 8004e04:	f7ff fb82 	bl	800450c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004e08:	4b0d      	ldr	r3, [pc, #52]	; (8004e40 <prvInitialiseTaskLists+0x74>)
 8004e0a:	0018      	movs	r0, r3
 8004e0c:	f7ff fb7e 	bl	800450c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004e10:	4b0c      	ldr	r3, [pc, #48]	; (8004e44 <prvInitialiseTaskLists+0x78>)
 8004e12:	0018      	movs	r0, r3
 8004e14:	f7ff fb7a 	bl	800450c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004e18:	4b0b      	ldr	r3, [pc, #44]	; (8004e48 <prvInitialiseTaskLists+0x7c>)
 8004e1a:	0018      	movs	r0, r3
 8004e1c:	f7ff fb76 	bl	800450c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004e20:	4b0a      	ldr	r3, [pc, #40]	; (8004e4c <prvInitialiseTaskLists+0x80>)
 8004e22:	4a05      	ldr	r2, [pc, #20]	; (8004e38 <prvInitialiseTaskLists+0x6c>)
 8004e24:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004e26:	4b0a      	ldr	r3, [pc, #40]	; (8004e50 <prvInitialiseTaskLists+0x84>)
 8004e28:	4a04      	ldr	r2, [pc, #16]	; (8004e3c <prvInitialiseTaskLists+0x70>)
 8004e2a:	601a      	str	r2, [r3, #0]
}
 8004e2c:	46c0      	nop			; (mov r8, r8)
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	b002      	add	sp, #8
 8004e32:	bd80      	pop	{r7, pc}
 8004e34:	200004a8 	.word	0x200004a8
 8004e38:	20000534 	.word	0x20000534
 8004e3c:	20000548 	.word	0x20000548
 8004e40:	20000564 	.word	0x20000564
 8004e44:	20000578 	.word	0x20000578
 8004e48:	20000590 	.word	0x20000590
 8004e4c:	2000055c 	.word	0x2000055c
 8004e50:	20000560 	.word	0x20000560

08004e54 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b082      	sub	sp, #8
 8004e58:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004e5a:	e01a      	b.n	8004e92 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8004e5c:	f000 f968 	bl	8005130 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004e60:	4b10      	ldr	r3, [pc, #64]	; (8004ea4 <prvCheckTasksWaitingTermination+0x50>)
 8004e62:	68db      	ldr	r3, [r3, #12]
 8004e64:	68db      	ldr	r3, [r3, #12]
 8004e66:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	3304      	adds	r3, #4
 8004e6c:	0018      	movs	r0, r3
 8004e6e:	f7ff fbce 	bl	800460e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004e72:	4b0d      	ldr	r3, [pc, #52]	; (8004ea8 <prvCheckTasksWaitingTermination+0x54>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	1e5a      	subs	r2, r3, #1
 8004e78:	4b0b      	ldr	r3, [pc, #44]	; (8004ea8 <prvCheckTasksWaitingTermination+0x54>)
 8004e7a:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004e7c:	4b0b      	ldr	r3, [pc, #44]	; (8004eac <prvCheckTasksWaitingTermination+0x58>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	1e5a      	subs	r2, r3, #1
 8004e82:	4b0a      	ldr	r3, [pc, #40]	; (8004eac <prvCheckTasksWaitingTermination+0x58>)
 8004e84:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 8004e86:	f000 f965 	bl	8005154 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	0018      	movs	r0, r3
 8004e8e:	f000 f80f 	bl	8004eb0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004e92:	4b06      	ldr	r3, [pc, #24]	; (8004eac <prvCheckTasksWaitingTermination+0x58>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d1e0      	bne.n	8004e5c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004e9a:	46c0      	nop			; (mov r8, r8)
 8004e9c:	46c0      	nop			; (mov r8, r8)
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	b002      	add	sp, #8
 8004ea2:	bd80      	pop	{r7, pc}
 8004ea4:	20000578 	.word	0x20000578
 8004ea8:	200005a4 	.word	0x200005a4
 8004eac:	2000058c 	.word	0x2000058c

08004eb0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b082      	sub	sp, #8
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	334c      	adds	r3, #76	; 0x4c
 8004ebc:	0018      	movs	r0, r3
 8004ebe:	f000 fc59 	bl	8005774 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	22b1      	movs	r2, #177	; 0xb1
 8004ec6:	5c9b      	ldrb	r3, [r3, r2]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d109      	bne.n	8004ee0 <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ed0:	0018      	movs	r0, r3
 8004ed2:	f000 fa6b 	bl	80053ac <vPortFree>
				vPortFree( pxTCB );
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	0018      	movs	r0, r3
 8004eda:	f000 fa67 	bl	80053ac <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004ede:	e010      	b.n	8004f02 <prvDeleteTCB+0x52>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	22b1      	movs	r2, #177	; 0xb1
 8004ee4:	5c9b      	ldrb	r3, [r3, r2]
 8004ee6:	2b01      	cmp	r3, #1
 8004ee8:	d104      	bne.n	8004ef4 <prvDeleteTCB+0x44>
				vPortFree( pxTCB );
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	0018      	movs	r0, r3
 8004eee:	f000 fa5d 	bl	80053ac <vPortFree>
	}
 8004ef2:	e006      	b.n	8004f02 <prvDeleteTCB+0x52>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	22b1      	movs	r2, #177	; 0xb1
 8004ef8:	5c9b      	ldrb	r3, [r3, r2]
 8004efa:	2b02      	cmp	r3, #2
 8004efc:	d001      	beq.n	8004f02 <prvDeleteTCB+0x52>
 8004efe:	b672      	cpsid	i
 8004f00:	e7fe      	b.n	8004f00 <prvDeleteTCB+0x50>
	}
 8004f02:	46c0      	nop			; (mov r8, r8)
 8004f04:	46bd      	mov	sp, r7
 8004f06:	b002      	add	sp, #8
 8004f08:	bd80      	pop	{r7, pc}
	...

08004f0c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b082      	sub	sp, #8
 8004f10:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004f12:	4b0e      	ldr	r3, [pc, #56]	; (8004f4c <prvResetNextTaskUnblockTime+0x40>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d101      	bne.n	8004f20 <prvResetNextTaskUnblockTime+0x14>
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e000      	b.n	8004f22 <prvResetNextTaskUnblockTime+0x16>
 8004f20:	2300      	movs	r3, #0
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d004      	beq.n	8004f30 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004f26:	4b0a      	ldr	r3, [pc, #40]	; (8004f50 <prvResetNextTaskUnblockTime+0x44>)
 8004f28:	2201      	movs	r2, #1
 8004f2a:	4252      	negs	r2, r2
 8004f2c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004f2e:	e008      	b.n	8004f42 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004f30:	4b06      	ldr	r3, [pc, #24]	; (8004f4c <prvResetNextTaskUnblockTime+0x40>)
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	68db      	ldr	r3, [r3, #12]
 8004f36:	68db      	ldr	r3, [r3, #12]
 8004f38:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	685a      	ldr	r2, [r3, #4]
 8004f3e:	4b04      	ldr	r3, [pc, #16]	; (8004f50 <prvResetNextTaskUnblockTime+0x44>)
 8004f40:	601a      	str	r2, [r3, #0]
}
 8004f42:	46c0      	nop			; (mov r8, r8)
 8004f44:	46bd      	mov	sp, r7
 8004f46:	b002      	add	sp, #8
 8004f48:	bd80      	pop	{r7, pc}
 8004f4a:	46c0      	nop			; (mov r8, r8)
 8004f4c:	2000055c 	.word	0x2000055c
 8004f50:	200005c4 	.word	0x200005c4

08004f54 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b084      	sub	sp, #16
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
 8004f5c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004f5e:	4b21      	ldr	r3, [pc, #132]	; (8004fe4 <prvAddCurrentTaskToDelayedList+0x90>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004f64:	4b20      	ldr	r3, [pc, #128]	; (8004fe8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	3304      	adds	r3, #4
 8004f6a:	0018      	movs	r0, r3
 8004f6c:	f7ff fb4f 	bl	800460e <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	3301      	adds	r3, #1
 8004f74:	d10b      	bne.n	8004f8e <prvAddCurrentTaskToDelayedList+0x3a>
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d008      	beq.n	8004f8e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004f7c:	4b1a      	ldr	r3, [pc, #104]	; (8004fe8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	1d1a      	adds	r2, r3, #4
 8004f82:	4b1a      	ldr	r3, [pc, #104]	; (8004fec <prvAddCurrentTaskToDelayedList+0x98>)
 8004f84:	0011      	movs	r1, r2
 8004f86:	0018      	movs	r0, r3
 8004f88:	f7ff fae9 	bl	800455e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004f8c:	e026      	b.n	8004fdc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004f8e:	68fa      	ldr	r2, [r7, #12]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	18d3      	adds	r3, r2, r3
 8004f94:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004f96:	4b14      	ldr	r3, [pc, #80]	; (8004fe8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	68ba      	ldr	r2, [r7, #8]
 8004f9c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004f9e:	68ba      	ldr	r2, [r7, #8]
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	429a      	cmp	r2, r3
 8004fa4:	d209      	bcs.n	8004fba <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004fa6:	4b12      	ldr	r3, [pc, #72]	; (8004ff0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	4b0f      	ldr	r3, [pc, #60]	; (8004fe8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	3304      	adds	r3, #4
 8004fb0:	0019      	movs	r1, r3
 8004fb2:	0010      	movs	r0, r2
 8004fb4:	f7ff faf5 	bl	80045a2 <vListInsert>
}
 8004fb8:	e010      	b.n	8004fdc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004fba:	4b0e      	ldr	r3, [pc, #56]	; (8004ff4 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004fbc:	681a      	ldr	r2, [r3, #0]
 8004fbe:	4b0a      	ldr	r3, [pc, #40]	; (8004fe8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	3304      	adds	r3, #4
 8004fc4:	0019      	movs	r1, r3
 8004fc6:	0010      	movs	r0, r2
 8004fc8:	f7ff faeb 	bl	80045a2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004fcc:	4b0a      	ldr	r3, [pc, #40]	; (8004ff8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	68ba      	ldr	r2, [r7, #8]
 8004fd2:	429a      	cmp	r2, r3
 8004fd4:	d202      	bcs.n	8004fdc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004fd6:	4b08      	ldr	r3, [pc, #32]	; (8004ff8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004fd8:	68ba      	ldr	r2, [r7, #8]
 8004fda:	601a      	str	r2, [r3, #0]
}
 8004fdc:	46c0      	nop			; (mov r8, r8)
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	b004      	add	sp, #16
 8004fe2:	bd80      	pop	{r7, pc}
 8004fe4:	200005a8 	.word	0x200005a8
 8004fe8:	200004a4 	.word	0x200004a4
 8004fec:	20000590 	.word	0x20000590
 8004ff0:	20000560 	.word	0x20000560
 8004ff4:	2000055c 	.word	0x2000055c
 8004ff8:	200005c4 	.word	0x200005c4

08004ffc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b084      	sub	sp, #16
 8005000:	af00      	add	r7, sp, #0
 8005002:	60f8      	str	r0, [r7, #12]
 8005004:	60b9      	str	r1, [r7, #8]
 8005006:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	3b04      	subs	r3, #4
 800500c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2280      	movs	r2, #128	; 0x80
 8005012:	0452      	lsls	r2, r2, #17
 8005014:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	3b04      	subs	r3, #4
 800501a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 800501c:	68ba      	ldr	r2, [r7, #8]
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	3b04      	subs	r3, #4
 8005026:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005028:	4a08      	ldr	r2, [pc, #32]	; (800504c <pxPortInitialiseStack+0x50>)
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	3b14      	subs	r3, #20
 8005032:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005034:	687a      	ldr	r2, [r7, #4]
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	3b20      	subs	r3, #32
 800503e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005040:	68fb      	ldr	r3, [r7, #12]
}
 8005042:	0018      	movs	r0, r3
 8005044:	46bd      	mov	sp, r7
 8005046:	b004      	add	sp, #16
 8005048:	bd80      	pop	{r7, pc}
 800504a:	46c0      	nop			; (mov r8, r8)
 800504c:	08005051 	.word	0x08005051

08005050 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b082      	sub	sp, #8
 8005054:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8005056:	2300      	movs	r3, #0
 8005058:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800505a:	4b08      	ldr	r3, [pc, #32]	; (800507c <prvTaskExitError+0x2c>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	3301      	adds	r3, #1
 8005060:	d001      	beq.n	8005066 <prvTaskExitError+0x16>
 8005062:	b672      	cpsid	i
 8005064:	e7fe      	b.n	8005064 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8005066:	b672      	cpsid	i
	while( ulDummy == 0 )
 8005068:	46c0      	nop			; (mov r8, r8)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d0fc      	beq.n	800506a <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005070:	46c0      	nop			; (mov r8, r8)
 8005072:	46c0      	nop			; (mov r8, r8)
 8005074:	46bd      	mov	sp, r7
 8005076:	b002      	add	sp, #8
 8005078:	bd80      	pop	{r7, pc}
 800507a:	46c0      	nop			; (mov r8, r8)
 800507c:	2000000c 	.word	0x2000000c

08005080 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8005080:	b580      	push	{r7, lr}
 8005082:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8005084:	46c0      	nop			; (mov r8, r8)
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}
 800508a:	0000      	movs	r0, r0
 800508c:	0000      	movs	r0, r0
	...

08005090 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8005090:	4a0b      	ldr	r2, [pc, #44]	; (80050c0 <pxCurrentTCBConst2>)
 8005092:	6813      	ldr	r3, [r2, #0]
 8005094:	6818      	ldr	r0, [r3, #0]
 8005096:	3020      	adds	r0, #32
 8005098:	f380 8809 	msr	PSP, r0
 800509c:	2002      	movs	r0, #2
 800509e:	f380 8814 	msr	CONTROL, r0
 80050a2:	f3bf 8f6f 	isb	sy
 80050a6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 80050a8:	46ae      	mov	lr, r5
 80050aa:	bc08      	pop	{r3}
 80050ac:	bc04      	pop	{r2}
 80050ae:	b662      	cpsie	i
 80050b0:	4718      	bx	r3
 80050b2:	46c0      	nop			; (mov r8, r8)
 80050b4:	46c0      	nop			; (mov r8, r8)
 80050b6:	46c0      	nop			; (mov r8, r8)
 80050b8:	46c0      	nop			; (mov r8, r8)
 80050ba:	46c0      	nop			; (mov r8, r8)
 80050bc:	46c0      	nop			; (mov r8, r8)
 80050be:	46c0      	nop			; (mov r8, r8)

080050c0 <pxCurrentTCBConst2>:
 80050c0:	200004a4 	.word	0x200004a4
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 80050c4:	46c0      	nop			; (mov r8, r8)
 80050c6:	46c0      	nop			; (mov r8, r8)

080050c8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 80050cc:	4b0e      	ldr	r3, [pc, #56]	; (8005108 <xPortStartScheduler+0x40>)
 80050ce:	681a      	ldr	r2, [r3, #0]
 80050d0:	4b0d      	ldr	r3, [pc, #52]	; (8005108 <xPortStartScheduler+0x40>)
 80050d2:	21ff      	movs	r1, #255	; 0xff
 80050d4:	0409      	lsls	r1, r1, #16
 80050d6:	430a      	orrs	r2, r1
 80050d8:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 80050da:	4b0b      	ldr	r3, [pc, #44]	; (8005108 <xPortStartScheduler+0x40>)
 80050dc:	681a      	ldr	r2, [r3, #0]
 80050de:	4b0a      	ldr	r3, [pc, #40]	; (8005108 <xPortStartScheduler+0x40>)
 80050e0:	21ff      	movs	r1, #255	; 0xff
 80050e2:	0609      	lsls	r1, r1, #24
 80050e4:	430a      	orrs	r2, r1
 80050e6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 80050e8:	f000 f898 	bl	800521c <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80050ec:	4b07      	ldr	r3, [pc, #28]	; (800510c <xPortStartScheduler+0x44>)
 80050ee:	2200      	movs	r2, #0
 80050f0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 80050f2:	f7ff ffcd 	bl	8005090 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80050f6:	f7ff fdff 	bl	8004cf8 <vTaskSwitchContext>
	prvTaskExitError();
 80050fa:	f7ff ffa9 	bl	8005050 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80050fe:	2300      	movs	r3, #0
}
 8005100:	0018      	movs	r0, r3
 8005102:	46bd      	mov	sp, r7
 8005104:	bd80      	pop	{r7, pc}
 8005106:	46c0      	nop			; (mov r8, r8)
 8005108:	e000ed20 	.word	0xe000ed20
 800510c:	2000000c 	.word	0x2000000c

08005110 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8005110:	b580      	push	{r7, lr}
 8005112:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8005114:	4b05      	ldr	r3, [pc, #20]	; (800512c <vPortYield+0x1c>)
 8005116:	2280      	movs	r2, #128	; 0x80
 8005118:	0552      	lsls	r2, r2, #21
 800511a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800511c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8005120:	f3bf 8f6f 	isb	sy
}
 8005124:	46c0      	nop			; (mov r8, r8)
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}
 800512a:	46c0      	nop			; (mov r8, r8)
 800512c:	e000ed04 	.word	0xe000ed04

08005130 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005130:	b580      	push	{r7, lr}
 8005132:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8005134:	b672      	cpsid	i
    uxCriticalNesting++;
 8005136:	4b06      	ldr	r3, [pc, #24]	; (8005150 <vPortEnterCritical+0x20>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	1c5a      	adds	r2, r3, #1
 800513c:	4b04      	ldr	r3, [pc, #16]	; (8005150 <vPortEnterCritical+0x20>)
 800513e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8005140:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8005144:	f3bf 8f6f 	isb	sy
}
 8005148:	46c0      	nop			; (mov r8, r8)
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}
 800514e:	46c0      	nop			; (mov r8, r8)
 8005150:	2000000c 	.word	0x2000000c

08005154 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005154:	b580      	push	{r7, lr}
 8005156:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005158:	4b09      	ldr	r3, [pc, #36]	; (8005180 <vPortExitCritical+0x2c>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d101      	bne.n	8005164 <vPortExitCritical+0x10>
 8005160:	b672      	cpsid	i
 8005162:	e7fe      	b.n	8005162 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8005164:	4b06      	ldr	r3, [pc, #24]	; (8005180 <vPortExitCritical+0x2c>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	1e5a      	subs	r2, r3, #1
 800516a:	4b05      	ldr	r3, [pc, #20]	; (8005180 <vPortExitCritical+0x2c>)
 800516c:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 800516e:	4b04      	ldr	r3, [pc, #16]	; (8005180 <vPortExitCritical+0x2c>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d100      	bne.n	8005178 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 8005176:	b662      	cpsie	i
    }
}
 8005178:	46c0      	nop			; (mov r8, r8)
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}
 800517e:	46c0      	nop			; (mov r8, r8)
 8005180:	2000000c 	.word	0x2000000c

08005184 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8005184:	f3ef 8010 	mrs	r0, PRIMASK
 8005188:	b672      	cpsid	i
 800518a:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 800518c:	46c0      	nop			; (mov r8, r8)
 800518e:	0018      	movs	r0, r3

08005190 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8005190:	f380 8810 	msr	PRIMASK, r0
 8005194:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 8005196:	46c0      	nop			; (mov r8, r8)
	...

080051a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80051a0:	f3ef 8009 	mrs	r0, PSP
 80051a4:	4b0e      	ldr	r3, [pc, #56]	; (80051e0 <pxCurrentTCBConst>)
 80051a6:	681a      	ldr	r2, [r3, #0]
 80051a8:	3820      	subs	r0, #32
 80051aa:	6010      	str	r0, [r2, #0]
 80051ac:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80051ae:	4644      	mov	r4, r8
 80051b0:	464d      	mov	r5, r9
 80051b2:	4656      	mov	r6, sl
 80051b4:	465f      	mov	r7, fp
 80051b6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80051b8:	b508      	push	{r3, lr}
 80051ba:	b672      	cpsid	i
 80051bc:	f7ff fd9c 	bl	8004cf8 <vTaskSwitchContext>
 80051c0:	b662      	cpsie	i
 80051c2:	bc0c      	pop	{r2, r3}
 80051c4:	6811      	ldr	r1, [r2, #0]
 80051c6:	6808      	ldr	r0, [r1, #0]
 80051c8:	3010      	adds	r0, #16
 80051ca:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80051cc:	46a0      	mov	r8, r4
 80051ce:	46a9      	mov	r9, r5
 80051d0:	46b2      	mov	sl, r6
 80051d2:	46bb      	mov	fp, r7
 80051d4:	f380 8809 	msr	PSP, r0
 80051d8:	3820      	subs	r0, #32
 80051da:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80051dc:	4718      	bx	r3
 80051de:	46c0      	nop			; (mov r8, r8)

080051e0 <pxCurrentTCBConst>:
 80051e0:	200004a4 	.word	0x200004a4
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 80051e4:	46c0      	nop			; (mov r8, r8)
 80051e6:	46c0      	nop			; (mov r8, r8)

080051e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b082      	sub	sp, #8
 80051ec:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 80051ee:	f7ff ffc9 	bl	8005184 <ulSetInterruptMaskFromISR>
 80051f2:	0003      	movs	r3, r0
 80051f4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80051f6:	f7ff fccb 	bl	8004b90 <xTaskIncrementTick>
 80051fa:	1e03      	subs	r3, r0, #0
 80051fc:	d003      	beq.n	8005206 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 80051fe:	4b06      	ldr	r3, [pc, #24]	; (8005218 <SysTick_Handler+0x30>)
 8005200:	2280      	movs	r2, #128	; 0x80
 8005202:	0552      	lsls	r2, r2, #21
 8005204:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	0018      	movs	r0, r3
 800520a:	f7ff ffc1 	bl	8005190 <vClearInterruptMaskFromISR>
}
 800520e:	46c0      	nop			; (mov r8, r8)
 8005210:	46bd      	mov	sp, r7
 8005212:	b002      	add	sp, #8
 8005214:	bd80      	pop	{r7, pc}
 8005216:	46c0      	nop			; (mov r8, r8)
 8005218:	e000ed04 	.word	0xe000ed04

0800521c <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 800521c:	b580      	push	{r7, lr}
 800521e:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 8005220:	4b0b      	ldr	r3, [pc, #44]	; (8005250 <prvSetupTimerInterrupt+0x34>)
 8005222:	2200      	movs	r2, #0
 8005224:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 8005226:	4b0b      	ldr	r3, [pc, #44]	; (8005254 <prvSetupTimerInterrupt+0x38>)
 8005228:	2200      	movs	r2, #0
 800522a:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800522c:	4b0a      	ldr	r3, [pc, #40]	; (8005258 <prvSetupTimerInterrupt+0x3c>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	22fa      	movs	r2, #250	; 0xfa
 8005232:	0091      	lsls	r1, r2, #2
 8005234:	0018      	movs	r0, r3
 8005236:	f7fa ff71 	bl	800011c <__udivsi3>
 800523a:	0003      	movs	r3, r0
 800523c:	001a      	movs	r2, r3
 800523e:	4b07      	ldr	r3, [pc, #28]	; (800525c <prvSetupTimerInterrupt+0x40>)
 8005240:	3a01      	subs	r2, #1
 8005242:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8005244:	4b02      	ldr	r3, [pc, #8]	; (8005250 <prvSetupTimerInterrupt+0x34>)
 8005246:	2207      	movs	r2, #7
 8005248:	601a      	str	r2, [r3, #0]
}
 800524a:	46c0      	nop			; (mov r8, r8)
 800524c:	46bd      	mov	sp, r7
 800524e:	bd80      	pop	{r7, pc}
 8005250:	e000e010 	.word	0xe000e010
 8005254:	e000e018 	.word	0xe000e018
 8005258:	20000000 	.word	0x20000000
 800525c:	e000e014 	.word	0xe000e014

08005260 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b086      	sub	sp, #24
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005268:	2300      	movs	r3, #0
 800526a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800526c:	f7ff fbf8 	bl	8004a60 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005270:	4b49      	ldr	r3, [pc, #292]	; (8005398 <pvPortMalloc+0x138>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d101      	bne.n	800527c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005278:	f000 f8e0 	bl	800543c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800527c:	4b47      	ldr	r3, [pc, #284]	; (800539c <pvPortMalloc+0x13c>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	687a      	ldr	r2, [r7, #4]
 8005282:	4013      	ands	r3, r2
 8005284:	d000      	beq.n	8005288 <pvPortMalloc+0x28>
 8005286:	e079      	b.n	800537c <pvPortMalloc+0x11c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d012      	beq.n	80052b4 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 800528e:	2208      	movs	r2, #8
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	189b      	adds	r3, r3, r2
 8005294:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2207      	movs	r2, #7
 800529a:	4013      	ands	r3, r2
 800529c:	d00a      	beq.n	80052b4 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2207      	movs	r2, #7
 80052a2:	4393      	bics	r3, r2
 80052a4:	3308      	adds	r3, #8
 80052a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2207      	movs	r2, #7
 80052ac:	4013      	ands	r3, r2
 80052ae:	d001      	beq.n	80052b4 <pvPortMalloc+0x54>
 80052b0:	b672      	cpsid	i
 80052b2:	e7fe      	b.n	80052b2 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d060      	beq.n	800537c <pvPortMalloc+0x11c>
 80052ba:	4b39      	ldr	r3, [pc, #228]	; (80053a0 <pvPortMalloc+0x140>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	687a      	ldr	r2, [r7, #4]
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d85b      	bhi.n	800537c <pvPortMalloc+0x11c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80052c4:	4b37      	ldr	r3, [pc, #220]	; (80053a4 <pvPortMalloc+0x144>)
 80052c6:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 80052c8:	4b36      	ldr	r3, [pc, #216]	; (80053a4 <pvPortMalloc+0x144>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80052ce:	e004      	b.n	80052da <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 80052d4:	697b      	ldr	r3, [r7, #20]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	687a      	ldr	r2, [r7, #4]
 80052e0:	429a      	cmp	r2, r3
 80052e2:	d903      	bls.n	80052ec <pvPortMalloc+0x8c>
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d1f1      	bne.n	80052d0 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80052ec:	4b2a      	ldr	r3, [pc, #168]	; (8005398 <pvPortMalloc+0x138>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	697a      	ldr	r2, [r7, #20]
 80052f2:	429a      	cmp	r2, r3
 80052f4:	d042      	beq.n	800537c <pvPortMalloc+0x11c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	2208      	movs	r2, #8
 80052fc:	189b      	adds	r3, r3, r2
 80052fe:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005300:	697b      	ldr	r3, [r7, #20]
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	693b      	ldr	r3, [r7, #16]
 8005306:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005308:	697b      	ldr	r3, [r7, #20]
 800530a:	685a      	ldr	r2, [r3, #4]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	1ad2      	subs	r2, r2, r3
 8005310:	2308      	movs	r3, #8
 8005312:	005b      	lsls	r3, r3, #1
 8005314:	429a      	cmp	r2, r3
 8005316:	d916      	bls.n	8005346 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005318:	697a      	ldr	r2, [r7, #20]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	18d3      	adds	r3, r2, r3
 800531e:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	2207      	movs	r2, #7
 8005324:	4013      	ands	r3, r2
 8005326:	d001      	beq.n	800532c <pvPortMalloc+0xcc>
 8005328:	b672      	cpsid	i
 800532a:	e7fe      	b.n	800532a <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800532c:	697b      	ldr	r3, [r7, #20]
 800532e:	685a      	ldr	r2, [r3, #4]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	1ad2      	subs	r2, r2, r3
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005338:	697b      	ldr	r3, [r7, #20]
 800533a:	687a      	ldr	r2, [r7, #4]
 800533c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	0018      	movs	r0, r3
 8005342:	f000 f8db 	bl	80054fc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005346:	4b16      	ldr	r3, [pc, #88]	; (80053a0 <pvPortMalloc+0x140>)
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	685b      	ldr	r3, [r3, #4]
 800534e:	1ad2      	subs	r2, r2, r3
 8005350:	4b13      	ldr	r3, [pc, #76]	; (80053a0 <pvPortMalloc+0x140>)
 8005352:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005354:	4b12      	ldr	r3, [pc, #72]	; (80053a0 <pvPortMalloc+0x140>)
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	4b13      	ldr	r3, [pc, #76]	; (80053a8 <pvPortMalloc+0x148>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	429a      	cmp	r2, r3
 800535e:	d203      	bcs.n	8005368 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005360:	4b0f      	ldr	r3, [pc, #60]	; (80053a0 <pvPortMalloc+0x140>)
 8005362:	681a      	ldr	r2, [r3, #0]
 8005364:	4b10      	ldr	r3, [pc, #64]	; (80053a8 <pvPortMalloc+0x148>)
 8005366:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005368:	697b      	ldr	r3, [r7, #20]
 800536a:	685a      	ldr	r2, [r3, #4]
 800536c:	4b0b      	ldr	r3, [pc, #44]	; (800539c <pvPortMalloc+0x13c>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	431a      	orrs	r2, r3
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	2200      	movs	r2, #0
 800537a:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800537c:	f7ff fb7c 	bl	8004a78 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2207      	movs	r2, #7
 8005384:	4013      	ands	r3, r2
 8005386:	d001      	beq.n	800538c <pvPortMalloc+0x12c>
 8005388:	b672      	cpsid	i
 800538a:	e7fe      	b.n	800538a <pvPortMalloc+0x12a>
	return pvReturn;
 800538c:	68fb      	ldr	r3, [r7, #12]
}
 800538e:	0018      	movs	r0, r3
 8005390:	46bd      	mov	sp, r7
 8005392:	b006      	add	sp, #24
 8005394:	bd80      	pop	{r7, pc}
 8005396:	46c0      	nop			; (mov r8, r8)
 8005398:	200011d8 	.word	0x200011d8
 800539c:	200011e4 	.word	0x200011e4
 80053a0:	200011dc 	.word	0x200011dc
 80053a4:	200011d0 	.word	0x200011d0
 80053a8:	200011e0 	.word	0x200011e0

080053ac <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b084      	sub	sp, #16
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d035      	beq.n	800542a <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80053be:	2308      	movs	r3, #8
 80053c0:	425b      	negs	r3, r3
 80053c2:	68fa      	ldr	r2, [r7, #12]
 80053c4:	18d3      	adds	r3, r2, r3
 80053c6:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	685a      	ldr	r2, [r3, #4]
 80053d0:	4b18      	ldr	r3, [pc, #96]	; (8005434 <vPortFree+0x88>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4013      	ands	r3, r2
 80053d6:	d101      	bne.n	80053dc <vPortFree+0x30>
 80053d8:	b672      	cpsid	i
 80053da:	e7fe      	b.n	80053da <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d001      	beq.n	80053e8 <vPortFree+0x3c>
 80053e4:	b672      	cpsid	i
 80053e6:	e7fe      	b.n	80053e6 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	685a      	ldr	r2, [r3, #4]
 80053ec:	4b11      	ldr	r3, [pc, #68]	; (8005434 <vPortFree+0x88>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4013      	ands	r3, r2
 80053f2:	d01a      	beq.n	800542a <vPortFree+0x7e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d116      	bne.n	800542a <vPortFree+0x7e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	685a      	ldr	r2, [r3, #4]
 8005400:	4b0c      	ldr	r3, [pc, #48]	; (8005434 <vPortFree+0x88>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	43db      	mvns	r3, r3
 8005406:	401a      	ands	r2, r3
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800540c:	f7ff fb28 	bl	8004a60 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	685a      	ldr	r2, [r3, #4]
 8005414:	4b08      	ldr	r3, [pc, #32]	; (8005438 <vPortFree+0x8c>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	18d2      	adds	r2, r2, r3
 800541a:	4b07      	ldr	r3, [pc, #28]	; (8005438 <vPortFree+0x8c>)
 800541c:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	0018      	movs	r0, r3
 8005422:	f000 f86b 	bl	80054fc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005426:	f7ff fb27 	bl	8004a78 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800542a:	46c0      	nop			; (mov r8, r8)
 800542c:	46bd      	mov	sp, r7
 800542e:	b004      	add	sp, #16
 8005430:	bd80      	pop	{r7, pc}
 8005432:	46c0      	nop			; (mov r8, r8)
 8005434:	200011e4 	.word	0x200011e4
 8005438:	200011dc 	.word	0x200011dc

0800543c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b084      	sub	sp, #16
 8005440:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005442:	23c0      	movs	r3, #192	; 0xc0
 8005444:	011b      	lsls	r3, r3, #4
 8005446:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005448:	4b26      	ldr	r3, [pc, #152]	; (80054e4 <prvHeapInit+0xa8>)
 800544a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2207      	movs	r2, #7
 8005450:	4013      	ands	r3, r2
 8005452:	d00c      	beq.n	800546e <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	3307      	adds	r3, #7
 8005458:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2207      	movs	r2, #7
 800545e:	4393      	bics	r3, r2
 8005460:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005462:	68ba      	ldr	r2, [r7, #8]
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	1ad2      	subs	r2, r2, r3
 8005468:	4b1e      	ldr	r3, [pc, #120]	; (80054e4 <prvHeapInit+0xa8>)
 800546a:	18d3      	adds	r3, r2, r3
 800546c:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005472:	4b1d      	ldr	r3, [pc, #116]	; (80054e8 <prvHeapInit+0xac>)
 8005474:	687a      	ldr	r2, [r7, #4]
 8005476:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005478:	4b1b      	ldr	r3, [pc, #108]	; (80054e8 <prvHeapInit+0xac>)
 800547a:	2200      	movs	r2, #0
 800547c:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	68ba      	ldr	r2, [r7, #8]
 8005482:	18d3      	adds	r3, r2, r3
 8005484:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005486:	2208      	movs	r2, #8
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	1a9b      	subs	r3, r3, r2
 800548c:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2207      	movs	r2, #7
 8005492:	4393      	bics	r3, r2
 8005494:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005496:	68fa      	ldr	r2, [r7, #12]
 8005498:	4b14      	ldr	r3, [pc, #80]	; (80054ec <prvHeapInit+0xb0>)
 800549a:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 800549c:	4b13      	ldr	r3, [pc, #76]	; (80054ec <prvHeapInit+0xb0>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	2200      	movs	r2, #0
 80054a2:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80054a4:	4b11      	ldr	r3, [pc, #68]	; (80054ec <prvHeapInit+0xb0>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	2200      	movs	r2, #0
 80054aa:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	68fa      	ldr	r2, [r7, #12]
 80054b4:	1ad2      	subs	r2, r2, r3
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80054ba:	4b0c      	ldr	r3, [pc, #48]	; (80054ec <prvHeapInit+0xb0>)
 80054bc:	681a      	ldr	r2, [r3, #0]
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	685a      	ldr	r2, [r3, #4]
 80054c6:	4b0a      	ldr	r3, [pc, #40]	; (80054f0 <prvHeapInit+0xb4>)
 80054c8:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	685a      	ldr	r2, [r3, #4]
 80054ce:	4b09      	ldr	r3, [pc, #36]	; (80054f4 <prvHeapInit+0xb8>)
 80054d0:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80054d2:	4b09      	ldr	r3, [pc, #36]	; (80054f8 <prvHeapInit+0xbc>)
 80054d4:	2280      	movs	r2, #128	; 0x80
 80054d6:	0612      	lsls	r2, r2, #24
 80054d8:	601a      	str	r2, [r3, #0]
}
 80054da:	46c0      	nop			; (mov r8, r8)
 80054dc:	46bd      	mov	sp, r7
 80054de:	b004      	add	sp, #16
 80054e0:	bd80      	pop	{r7, pc}
 80054e2:	46c0      	nop			; (mov r8, r8)
 80054e4:	200005d0 	.word	0x200005d0
 80054e8:	200011d0 	.word	0x200011d0
 80054ec:	200011d8 	.word	0x200011d8
 80054f0:	200011e0 	.word	0x200011e0
 80054f4:	200011dc 	.word	0x200011dc
 80054f8:	200011e4 	.word	0x200011e4

080054fc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b084      	sub	sp, #16
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005504:	4b27      	ldr	r3, [pc, #156]	; (80055a4 <prvInsertBlockIntoFreeList+0xa8>)
 8005506:	60fb      	str	r3, [r7, #12]
 8005508:	e002      	b.n	8005510 <prvInsertBlockIntoFreeList+0x14>
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	60fb      	str	r3, [r7, #12]
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	687a      	ldr	r2, [r7, #4]
 8005516:	429a      	cmp	r2, r3
 8005518:	d8f7      	bhi.n	800550a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	685b      	ldr	r3, [r3, #4]
 8005522:	68ba      	ldr	r2, [r7, #8]
 8005524:	18d3      	adds	r3, r2, r3
 8005526:	687a      	ldr	r2, [r7, #4]
 8005528:	429a      	cmp	r2, r3
 800552a:	d108      	bne.n	800553e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	685a      	ldr	r2, [r3, #4]
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	18d2      	adds	r2, r2, r3
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	68ba      	ldr	r2, [r7, #8]
 8005548:	18d2      	adds	r2, r2, r3
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	429a      	cmp	r2, r3
 8005550:	d118      	bne.n	8005584 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681a      	ldr	r2, [r3, #0]
 8005556:	4b14      	ldr	r3, [pc, #80]	; (80055a8 <prvInsertBlockIntoFreeList+0xac>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	429a      	cmp	r2, r3
 800555c:	d00d      	beq.n	800557a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	685a      	ldr	r2, [r3, #4]
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	685b      	ldr	r3, [r3, #4]
 8005568:	18d2      	adds	r2, r2, r3
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	681a      	ldr	r2, [r3, #0]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	601a      	str	r2, [r3, #0]
 8005578:	e008      	b.n	800558c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800557a:	4b0b      	ldr	r3, [pc, #44]	; (80055a8 <prvInsertBlockIntoFreeList+0xac>)
 800557c:	681a      	ldr	r2, [r3, #0]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	601a      	str	r2, [r3, #0]
 8005582:	e003      	b.n	800558c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800558c:	68fa      	ldr	r2, [r7, #12]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	429a      	cmp	r2, r3
 8005592:	d002      	beq.n	800559a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800559a:	46c0      	nop			; (mov r8, r8)
 800559c:	46bd      	mov	sp, r7
 800559e:	b004      	add	sp, #16
 80055a0:	bd80      	pop	{r7, pc}
 80055a2:	46c0      	nop			; (mov r8, r8)
 80055a4:	200011d0 	.word	0x200011d0
 80055a8:	200011d8 	.word	0x200011d8

080055ac <__errno>:
 80055ac:	4b01      	ldr	r3, [pc, #4]	; (80055b4 <__errno+0x8>)
 80055ae:	6818      	ldr	r0, [r3, #0]
 80055b0:	4770      	bx	lr
 80055b2:	46c0      	nop			; (mov r8, r8)
 80055b4:	20000010 	.word	0x20000010

080055b8 <__libc_init_array>:
 80055b8:	b570      	push	{r4, r5, r6, lr}
 80055ba:	2600      	movs	r6, #0
 80055bc:	4d0c      	ldr	r5, [pc, #48]	; (80055f0 <__libc_init_array+0x38>)
 80055be:	4c0d      	ldr	r4, [pc, #52]	; (80055f4 <__libc_init_array+0x3c>)
 80055c0:	1b64      	subs	r4, r4, r5
 80055c2:	10a4      	asrs	r4, r4, #2
 80055c4:	42a6      	cmp	r6, r4
 80055c6:	d109      	bne.n	80055dc <__libc_init_array+0x24>
 80055c8:	2600      	movs	r6, #0
 80055ca:	f000 fcff 	bl	8005fcc <_init>
 80055ce:	4d0a      	ldr	r5, [pc, #40]	; (80055f8 <__libc_init_array+0x40>)
 80055d0:	4c0a      	ldr	r4, [pc, #40]	; (80055fc <__libc_init_array+0x44>)
 80055d2:	1b64      	subs	r4, r4, r5
 80055d4:	10a4      	asrs	r4, r4, #2
 80055d6:	42a6      	cmp	r6, r4
 80055d8:	d105      	bne.n	80055e6 <__libc_init_array+0x2e>
 80055da:	bd70      	pop	{r4, r5, r6, pc}
 80055dc:	00b3      	lsls	r3, r6, #2
 80055de:	58eb      	ldr	r3, [r5, r3]
 80055e0:	4798      	blx	r3
 80055e2:	3601      	adds	r6, #1
 80055e4:	e7ee      	b.n	80055c4 <__libc_init_array+0xc>
 80055e6:	00b3      	lsls	r3, r6, #2
 80055e8:	58eb      	ldr	r3, [r5, r3]
 80055ea:	4798      	blx	r3
 80055ec:	3601      	adds	r6, #1
 80055ee:	e7f2      	b.n	80055d6 <__libc_init_array+0x1e>
 80055f0:	080061d4 	.word	0x080061d4
 80055f4:	080061d4 	.word	0x080061d4
 80055f8:	080061d4 	.word	0x080061d4
 80055fc:	080061d8 	.word	0x080061d8

08005600 <__retarget_lock_acquire_recursive>:
 8005600:	4770      	bx	lr

08005602 <__retarget_lock_release_recursive>:
 8005602:	4770      	bx	lr

08005604 <memcpy>:
 8005604:	2300      	movs	r3, #0
 8005606:	b510      	push	{r4, lr}
 8005608:	429a      	cmp	r2, r3
 800560a:	d100      	bne.n	800560e <memcpy+0xa>
 800560c:	bd10      	pop	{r4, pc}
 800560e:	5ccc      	ldrb	r4, [r1, r3]
 8005610:	54c4      	strb	r4, [r0, r3]
 8005612:	3301      	adds	r3, #1
 8005614:	e7f8      	b.n	8005608 <memcpy+0x4>

08005616 <memset>:
 8005616:	0003      	movs	r3, r0
 8005618:	1882      	adds	r2, r0, r2
 800561a:	4293      	cmp	r3, r2
 800561c:	d100      	bne.n	8005620 <memset+0xa>
 800561e:	4770      	bx	lr
 8005620:	7019      	strb	r1, [r3, #0]
 8005622:	3301      	adds	r3, #1
 8005624:	e7f9      	b.n	800561a <memset+0x4>
	...

08005628 <sbrk_aligned>:
 8005628:	b570      	push	{r4, r5, r6, lr}
 800562a:	4e0f      	ldr	r6, [pc, #60]	; (8005668 <sbrk_aligned+0x40>)
 800562c:	000d      	movs	r5, r1
 800562e:	6831      	ldr	r1, [r6, #0]
 8005630:	0004      	movs	r4, r0
 8005632:	2900      	cmp	r1, #0
 8005634:	d102      	bne.n	800563c <sbrk_aligned+0x14>
 8005636:	f000 f903 	bl	8005840 <_sbrk_r>
 800563a:	6030      	str	r0, [r6, #0]
 800563c:	0029      	movs	r1, r5
 800563e:	0020      	movs	r0, r4
 8005640:	f000 f8fe 	bl	8005840 <_sbrk_r>
 8005644:	1c43      	adds	r3, r0, #1
 8005646:	d00a      	beq.n	800565e <sbrk_aligned+0x36>
 8005648:	2303      	movs	r3, #3
 800564a:	1cc5      	adds	r5, r0, #3
 800564c:	439d      	bics	r5, r3
 800564e:	42a8      	cmp	r0, r5
 8005650:	d007      	beq.n	8005662 <sbrk_aligned+0x3a>
 8005652:	1a29      	subs	r1, r5, r0
 8005654:	0020      	movs	r0, r4
 8005656:	f000 f8f3 	bl	8005840 <_sbrk_r>
 800565a:	1c43      	adds	r3, r0, #1
 800565c:	d101      	bne.n	8005662 <sbrk_aligned+0x3a>
 800565e:	2501      	movs	r5, #1
 8005660:	426d      	negs	r5, r5
 8005662:	0028      	movs	r0, r5
 8005664:	bd70      	pop	{r4, r5, r6, pc}
 8005666:	46c0      	nop			; (mov r8, r8)
 8005668:	200011f0 	.word	0x200011f0

0800566c <_malloc_r>:
 800566c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800566e:	2203      	movs	r2, #3
 8005670:	1ccb      	adds	r3, r1, #3
 8005672:	4393      	bics	r3, r2
 8005674:	3308      	adds	r3, #8
 8005676:	0006      	movs	r6, r0
 8005678:	001f      	movs	r7, r3
 800567a:	2b0c      	cmp	r3, #12
 800567c:	d232      	bcs.n	80056e4 <_malloc_r+0x78>
 800567e:	270c      	movs	r7, #12
 8005680:	42b9      	cmp	r1, r7
 8005682:	d831      	bhi.n	80056e8 <_malloc_r+0x7c>
 8005684:	0030      	movs	r0, r6
 8005686:	f000 f90d 	bl	80058a4 <__malloc_lock>
 800568a:	4d32      	ldr	r5, [pc, #200]	; (8005754 <_malloc_r+0xe8>)
 800568c:	682b      	ldr	r3, [r5, #0]
 800568e:	001c      	movs	r4, r3
 8005690:	2c00      	cmp	r4, #0
 8005692:	d12e      	bne.n	80056f2 <_malloc_r+0x86>
 8005694:	0039      	movs	r1, r7
 8005696:	0030      	movs	r0, r6
 8005698:	f7ff ffc6 	bl	8005628 <sbrk_aligned>
 800569c:	0004      	movs	r4, r0
 800569e:	1c43      	adds	r3, r0, #1
 80056a0:	d11e      	bne.n	80056e0 <_malloc_r+0x74>
 80056a2:	682c      	ldr	r4, [r5, #0]
 80056a4:	0025      	movs	r5, r4
 80056a6:	2d00      	cmp	r5, #0
 80056a8:	d14a      	bne.n	8005740 <_malloc_r+0xd4>
 80056aa:	6823      	ldr	r3, [r4, #0]
 80056ac:	0029      	movs	r1, r5
 80056ae:	18e3      	adds	r3, r4, r3
 80056b0:	0030      	movs	r0, r6
 80056b2:	9301      	str	r3, [sp, #4]
 80056b4:	f000 f8c4 	bl	8005840 <_sbrk_r>
 80056b8:	9b01      	ldr	r3, [sp, #4]
 80056ba:	4283      	cmp	r3, r0
 80056bc:	d143      	bne.n	8005746 <_malloc_r+0xda>
 80056be:	6823      	ldr	r3, [r4, #0]
 80056c0:	3703      	adds	r7, #3
 80056c2:	1aff      	subs	r7, r7, r3
 80056c4:	2303      	movs	r3, #3
 80056c6:	439f      	bics	r7, r3
 80056c8:	3708      	adds	r7, #8
 80056ca:	2f0c      	cmp	r7, #12
 80056cc:	d200      	bcs.n	80056d0 <_malloc_r+0x64>
 80056ce:	270c      	movs	r7, #12
 80056d0:	0039      	movs	r1, r7
 80056d2:	0030      	movs	r0, r6
 80056d4:	f7ff ffa8 	bl	8005628 <sbrk_aligned>
 80056d8:	1c43      	adds	r3, r0, #1
 80056da:	d034      	beq.n	8005746 <_malloc_r+0xda>
 80056dc:	6823      	ldr	r3, [r4, #0]
 80056de:	19df      	adds	r7, r3, r7
 80056e0:	6027      	str	r7, [r4, #0]
 80056e2:	e013      	b.n	800570c <_malloc_r+0xa0>
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	dacb      	bge.n	8005680 <_malloc_r+0x14>
 80056e8:	230c      	movs	r3, #12
 80056ea:	2500      	movs	r5, #0
 80056ec:	6033      	str	r3, [r6, #0]
 80056ee:	0028      	movs	r0, r5
 80056f0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80056f2:	6822      	ldr	r2, [r4, #0]
 80056f4:	1bd1      	subs	r1, r2, r7
 80056f6:	d420      	bmi.n	800573a <_malloc_r+0xce>
 80056f8:	290b      	cmp	r1, #11
 80056fa:	d917      	bls.n	800572c <_malloc_r+0xc0>
 80056fc:	19e2      	adds	r2, r4, r7
 80056fe:	6027      	str	r7, [r4, #0]
 8005700:	42a3      	cmp	r3, r4
 8005702:	d111      	bne.n	8005728 <_malloc_r+0xbc>
 8005704:	602a      	str	r2, [r5, #0]
 8005706:	6863      	ldr	r3, [r4, #4]
 8005708:	6011      	str	r1, [r2, #0]
 800570a:	6053      	str	r3, [r2, #4]
 800570c:	0030      	movs	r0, r6
 800570e:	0025      	movs	r5, r4
 8005710:	f000 f8d0 	bl	80058b4 <__malloc_unlock>
 8005714:	2207      	movs	r2, #7
 8005716:	350b      	adds	r5, #11
 8005718:	1d23      	adds	r3, r4, #4
 800571a:	4395      	bics	r5, r2
 800571c:	1aea      	subs	r2, r5, r3
 800571e:	429d      	cmp	r5, r3
 8005720:	d0e5      	beq.n	80056ee <_malloc_r+0x82>
 8005722:	1b5b      	subs	r3, r3, r5
 8005724:	50a3      	str	r3, [r4, r2]
 8005726:	e7e2      	b.n	80056ee <_malloc_r+0x82>
 8005728:	605a      	str	r2, [r3, #4]
 800572a:	e7ec      	b.n	8005706 <_malloc_r+0x9a>
 800572c:	6862      	ldr	r2, [r4, #4]
 800572e:	42a3      	cmp	r3, r4
 8005730:	d101      	bne.n	8005736 <_malloc_r+0xca>
 8005732:	602a      	str	r2, [r5, #0]
 8005734:	e7ea      	b.n	800570c <_malloc_r+0xa0>
 8005736:	605a      	str	r2, [r3, #4]
 8005738:	e7e8      	b.n	800570c <_malloc_r+0xa0>
 800573a:	0023      	movs	r3, r4
 800573c:	6864      	ldr	r4, [r4, #4]
 800573e:	e7a7      	b.n	8005690 <_malloc_r+0x24>
 8005740:	002c      	movs	r4, r5
 8005742:	686d      	ldr	r5, [r5, #4]
 8005744:	e7af      	b.n	80056a6 <_malloc_r+0x3a>
 8005746:	230c      	movs	r3, #12
 8005748:	0030      	movs	r0, r6
 800574a:	6033      	str	r3, [r6, #0]
 800574c:	f000 f8b2 	bl	80058b4 <__malloc_unlock>
 8005750:	e7cd      	b.n	80056ee <_malloc_r+0x82>
 8005752:	46c0      	nop			; (mov r8, r8)
 8005754:	200011ec 	.word	0x200011ec

08005758 <cleanup_glue>:
 8005758:	b570      	push	{r4, r5, r6, lr}
 800575a:	000d      	movs	r5, r1
 800575c:	6809      	ldr	r1, [r1, #0]
 800575e:	0004      	movs	r4, r0
 8005760:	2900      	cmp	r1, #0
 8005762:	d001      	beq.n	8005768 <cleanup_glue+0x10>
 8005764:	f7ff fff8 	bl	8005758 <cleanup_glue>
 8005768:	0029      	movs	r1, r5
 800576a:	0020      	movs	r0, r4
 800576c:	f000 f8aa 	bl	80058c4 <_free_r>
 8005770:	bd70      	pop	{r4, r5, r6, pc}
	...

08005774 <_reclaim_reent>:
 8005774:	4b31      	ldr	r3, [pc, #196]	; (800583c <_reclaim_reent+0xc8>)
 8005776:	b570      	push	{r4, r5, r6, lr}
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	0004      	movs	r4, r0
 800577c:	4283      	cmp	r3, r0
 800577e:	d049      	beq.n	8005814 <_reclaim_reent+0xa0>
 8005780:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005782:	2b00      	cmp	r3, #0
 8005784:	d00a      	beq.n	800579c <_reclaim_reent+0x28>
 8005786:	2500      	movs	r5, #0
 8005788:	68db      	ldr	r3, [r3, #12]
 800578a:	42ab      	cmp	r3, r5
 800578c:	d147      	bne.n	800581e <_reclaim_reent+0xaa>
 800578e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005790:	6819      	ldr	r1, [r3, #0]
 8005792:	2900      	cmp	r1, #0
 8005794:	d002      	beq.n	800579c <_reclaim_reent+0x28>
 8005796:	0020      	movs	r0, r4
 8005798:	f000 f894 	bl	80058c4 <_free_r>
 800579c:	6961      	ldr	r1, [r4, #20]
 800579e:	2900      	cmp	r1, #0
 80057a0:	d002      	beq.n	80057a8 <_reclaim_reent+0x34>
 80057a2:	0020      	movs	r0, r4
 80057a4:	f000 f88e 	bl	80058c4 <_free_r>
 80057a8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80057aa:	2900      	cmp	r1, #0
 80057ac:	d002      	beq.n	80057b4 <_reclaim_reent+0x40>
 80057ae:	0020      	movs	r0, r4
 80057b0:	f000 f888 	bl	80058c4 <_free_r>
 80057b4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80057b6:	2900      	cmp	r1, #0
 80057b8:	d002      	beq.n	80057c0 <_reclaim_reent+0x4c>
 80057ba:	0020      	movs	r0, r4
 80057bc:	f000 f882 	bl	80058c4 <_free_r>
 80057c0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80057c2:	2900      	cmp	r1, #0
 80057c4:	d002      	beq.n	80057cc <_reclaim_reent+0x58>
 80057c6:	0020      	movs	r0, r4
 80057c8:	f000 f87c 	bl	80058c4 <_free_r>
 80057cc:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80057ce:	2900      	cmp	r1, #0
 80057d0:	d002      	beq.n	80057d8 <_reclaim_reent+0x64>
 80057d2:	0020      	movs	r0, r4
 80057d4:	f000 f876 	bl	80058c4 <_free_r>
 80057d8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80057da:	2900      	cmp	r1, #0
 80057dc:	d002      	beq.n	80057e4 <_reclaim_reent+0x70>
 80057de:	0020      	movs	r0, r4
 80057e0:	f000 f870 	bl	80058c4 <_free_r>
 80057e4:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80057e6:	2900      	cmp	r1, #0
 80057e8:	d002      	beq.n	80057f0 <_reclaim_reent+0x7c>
 80057ea:	0020      	movs	r0, r4
 80057ec:	f000 f86a 	bl	80058c4 <_free_r>
 80057f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80057f2:	2900      	cmp	r1, #0
 80057f4:	d002      	beq.n	80057fc <_reclaim_reent+0x88>
 80057f6:	0020      	movs	r0, r4
 80057f8:	f000 f864 	bl	80058c4 <_free_r>
 80057fc:	69a3      	ldr	r3, [r4, #24]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d008      	beq.n	8005814 <_reclaim_reent+0xa0>
 8005802:	0020      	movs	r0, r4
 8005804:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005806:	4798      	blx	r3
 8005808:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800580a:	2900      	cmp	r1, #0
 800580c:	d002      	beq.n	8005814 <_reclaim_reent+0xa0>
 800580e:	0020      	movs	r0, r4
 8005810:	f7ff ffa2 	bl	8005758 <cleanup_glue>
 8005814:	bd70      	pop	{r4, r5, r6, pc}
 8005816:	5949      	ldr	r1, [r1, r5]
 8005818:	2900      	cmp	r1, #0
 800581a:	d108      	bne.n	800582e <_reclaim_reent+0xba>
 800581c:	3504      	adds	r5, #4
 800581e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005820:	68d9      	ldr	r1, [r3, #12]
 8005822:	2d80      	cmp	r5, #128	; 0x80
 8005824:	d1f7      	bne.n	8005816 <_reclaim_reent+0xa2>
 8005826:	0020      	movs	r0, r4
 8005828:	f000 f84c 	bl	80058c4 <_free_r>
 800582c:	e7af      	b.n	800578e <_reclaim_reent+0x1a>
 800582e:	680e      	ldr	r6, [r1, #0]
 8005830:	0020      	movs	r0, r4
 8005832:	f000 f847 	bl	80058c4 <_free_r>
 8005836:	0031      	movs	r1, r6
 8005838:	e7ee      	b.n	8005818 <_reclaim_reent+0xa4>
 800583a:	46c0      	nop			; (mov r8, r8)
 800583c:	20000010 	.word	0x20000010

08005840 <_sbrk_r>:
 8005840:	2300      	movs	r3, #0
 8005842:	b570      	push	{r4, r5, r6, lr}
 8005844:	4d06      	ldr	r5, [pc, #24]	; (8005860 <_sbrk_r+0x20>)
 8005846:	0004      	movs	r4, r0
 8005848:	0008      	movs	r0, r1
 800584a:	602b      	str	r3, [r5, #0]
 800584c:	f7fb fa02 	bl	8000c54 <_sbrk>
 8005850:	1c43      	adds	r3, r0, #1
 8005852:	d103      	bne.n	800585c <_sbrk_r+0x1c>
 8005854:	682b      	ldr	r3, [r5, #0]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d000      	beq.n	800585c <_sbrk_r+0x1c>
 800585a:	6023      	str	r3, [r4, #0]
 800585c:	bd70      	pop	{r4, r5, r6, pc}
 800585e:	46c0      	nop			; (mov r8, r8)
 8005860:	200011f4 	.word	0x200011f4

08005864 <siprintf>:
 8005864:	b40e      	push	{r1, r2, r3}
 8005866:	b500      	push	{lr}
 8005868:	490b      	ldr	r1, [pc, #44]	; (8005898 <siprintf+0x34>)
 800586a:	b09c      	sub	sp, #112	; 0x70
 800586c:	ab1d      	add	r3, sp, #116	; 0x74
 800586e:	9002      	str	r0, [sp, #8]
 8005870:	9006      	str	r0, [sp, #24]
 8005872:	9107      	str	r1, [sp, #28]
 8005874:	9104      	str	r1, [sp, #16]
 8005876:	4809      	ldr	r0, [pc, #36]	; (800589c <siprintf+0x38>)
 8005878:	4909      	ldr	r1, [pc, #36]	; (80058a0 <siprintf+0x3c>)
 800587a:	cb04      	ldmia	r3!, {r2}
 800587c:	9105      	str	r1, [sp, #20]
 800587e:	6800      	ldr	r0, [r0, #0]
 8005880:	a902      	add	r1, sp, #8
 8005882:	9301      	str	r3, [sp, #4]
 8005884:	f000 f8ca 	bl	8005a1c <_svfiprintf_r>
 8005888:	2300      	movs	r3, #0
 800588a:	9a02      	ldr	r2, [sp, #8]
 800588c:	7013      	strb	r3, [r2, #0]
 800588e:	b01c      	add	sp, #112	; 0x70
 8005890:	bc08      	pop	{r3}
 8005892:	b003      	add	sp, #12
 8005894:	4718      	bx	r3
 8005896:	46c0      	nop			; (mov r8, r8)
 8005898:	7fffffff 	.word	0x7fffffff
 800589c:	20000010 	.word	0x20000010
 80058a0:	ffff0208 	.word	0xffff0208

080058a4 <__malloc_lock>:
 80058a4:	b510      	push	{r4, lr}
 80058a6:	4802      	ldr	r0, [pc, #8]	; (80058b0 <__malloc_lock+0xc>)
 80058a8:	f7ff feaa 	bl	8005600 <__retarget_lock_acquire_recursive>
 80058ac:	bd10      	pop	{r4, pc}
 80058ae:	46c0      	nop			; (mov r8, r8)
 80058b0:	200011e8 	.word	0x200011e8

080058b4 <__malloc_unlock>:
 80058b4:	b510      	push	{r4, lr}
 80058b6:	4802      	ldr	r0, [pc, #8]	; (80058c0 <__malloc_unlock+0xc>)
 80058b8:	f7ff fea3 	bl	8005602 <__retarget_lock_release_recursive>
 80058bc:	bd10      	pop	{r4, pc}
 80058be:	46c0      	nop			; (mov r8, r8)
 80058c0:	200011e8 	.word	0x200011e8

080058c4 <_free_r>:
 80058c4:	b570      	push	{r4, r5, r6, lr}
 80058c6:	0005      	movs	r5, r0
 80058c8:	2900      	cmp	r1, #0
 80058ca:	d010      	beq.n	80058ee <_free_r+0x2a>
 80058cc:	1f0c      	subs	r4, r1, #4
 80058ce:	6823      	ldr	r3, [r4, #0]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	da00      	bge.n	80058d6 <_free_r+0x12>
 80058d4:	18e4      	adds	r4, r4, r3
 80058d6:	0028      	movs	r0, r5
 80058d8:	f7ff ffe4 	bl	80058a4 <__malloc_lock>
 80058dc:	4a1d      	ldr	r2, [pc, #116]	; (8005954 <_free_r+0x90>)
 80058de:	6813      	ldr	r3, [r2, #0]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d105      	bne.n	80058f0 <_free_r+0x2c>
 80058e4:	6063      	str	r3, [r4, #4]
 80058e6:	6014      	str	r4, [r2, #0]
 80058e8:	0028      	movs	r0, r5
 80058ea:	f7ff ffe3 	bl	80058b4 <__malloc_unlock>
 80058ee:	bd70      	pop	{r4, r5, r6, pc}
 80058f0:	42a3      	cmp	r3, r4
 80058f2:	d908      	bls.n	8005906 <_free_r+0x42>
 80058f4:	6821      	ldr	r1, [r4, #0]
 80058f6:	1860      	adds	r0, r4, r1
 80058f8:	4283      	cmp	r3, r0
 80058fa:	d1f3      	bne.n	80058e4 <_free_r+0x20>
 80058fc:	6818      	ldr	r0, [r3, #0]
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	1841      	adds	r1, r0, r1
 8005902:	6021      	str	r1, [r4, #0]
 8005904:	e7ee      	b.n	80058e4 <_free_r+0x20>
 8005906:	001a      	movs	r2, r3
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d001      	beq.n	8005912 <_free_r+0x4e>
 800590e:	42a3      	cmp	r3, r4
 8005910:	d9f9      	bls.n	8005906 <_free_r+0x42>
 8005912:	6811      	ldr	r1, [r2, #0]
 8005914:	1850      	adds	r0, r2, r1
 8005916:	42a0      	cmp	r0, r4
 8005918:	d10b      	bne.n	8005932 <_free_r+0x6e>
 800591a:	6820      	ldr	r0, [r4, #0]
 800591c:	1809      	adds	r1, r1, r0
 800591e:	1850      	adds	r0, r2, r1
 8005920:	6011      	str	r1, [r2, #0]
 8005922:	4283      	cmp	r3, r0
 8005924:	d1e0      	bne.n	80058e8 <_free_r+0x24>
 8005926:	6818      	ldr	r0, [r3, #0]
 8005928:	685b      	ldr	r3, [r3, #4]
 800592a:	1841      	adds	r1, r0, r1
 800592c:	6011      	str	r1, [r2, #0]
 800592e:	6053      	str	r3, [r2, #4]
 8005930:	e7da      	b.n	80058e8 <_free_r+0x24>
 8005932:	42a0      	cmp	r0, r4
 8005934:	d902      	bls.n	800593c <_free_r+0x78>
 8005936:	230c      	movs	r3, #12
 8005938:	602b      	str	r3, [r5, #0]
 800593a:	e7d5      	b.n	80058e8 <_free_r+0x24>
 800593c:	6821      	ldr	r1, [r4, #0]
 800593e:	1860      	adds	r0, r4, r1
 8005940:	4283      	cmp	r3, r0
 8005942:	d103      	bne.n	800594c <_free_r+0x88>
 8005944:	6818      	ldr	r0, [r3, #0]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	1841      	adds	r1, r0, r1
 800594a:	6021      	str	r1, [r4, #0]
 800594c:	6063      	str	r3, [r4, #4]
 800594e:	6054      	str	r4, [r2, #4]
 8005950:	e7ca      	b.n	80058e8 <_free_r+0x24>
 8005952:	46c0      	nop			; (mov r8, r8)
 8005954:	200011ec 	.word	0x200011ec

08005958 <__ssputs_r>:
 8005958:	b5f0      	push	{r4, r5, r6, r7, lr}
 800595a:	688e      	ldr	r6, [r1, #8]
 800595c:	b085      	sub	sp, #20
 800595e:	0007      	movs	r7, r0
 8005960:	000c      	movs	r4, r1
 8005962:	9203      	str	r2, [sp, #12]
 8005964:	9301      	str	r3, [sp, #4]
 8005966:	429e      	cmp	r6, r3
 8005968:	d83c      	bhi.n	80059e4 <__ssputs_r+0x8c>
 800596a:	2390      	movs	r3, #144	; 0x90
 800596c:	898a      	ldrh	r2, [r1, #12]
 800596e:	00db      	lsls	r3, r3, #3
 8005970:	421a      	tst	r2, r3
 8005972:	d034      	beq.n	80059de <__ssputs_r+0x86>
 8005974:	6909      	ldr	r1, [r1, #16]
 8005976:	6823      	ldr	r3, [r4, #0]
 8005978:	6960      	ldr	r0, [r4, #20]
 800597a:	1a5b      	subs	r3, r3, r1
 800597c:	9302      	str	r3, [sp, #8]
 800597e:	2303      	movs	r3, #3
 8005980:	4343      	muls	r3, r0
 8005982:	0fdd      	lsrs	r5, r3, #31
 8005984:	18ed      	adds	r5, r5, r3
 8005986:	9b01      	ldr	r3, [sp, #4]
 8005988:	9802      	ldr	r0, [sp, #8]
 800598a:	3301      	adds	r3, #1
 800598c:	181b      	adds	r3, r3, r0
 800598e:	106d      	asrs	r5, r5, #1
 8005990:	42ab      	cmp	r3, r5
 8005992:	d900      	bls.n	8005996 <__ssputs_r+0x3e>
 8005994:	001d      	movs	r5, r3
 8005996:	0553      	lsls	r3, r2, #21
 8005998:	d532      	bpl.n	8005a00 <__ssputs_r+0xa8>
 800599a:	0029      	movs	r1, r5
 800599c:	0038      	movs	r0, r7
 800599e:	f7ff fe65 	bl	800566c <_malloc_r>
 80059a2:	1e06      	subs	r6, r0, #0
 80059a4:	d109      	bne.n	80059ba <__ssputs_r+0x62>
 80059a6:	230c      	movs	r3, #12
 80059a8:	603b      	str	r3, [r7, #0]
 80059aa:	2340      	movs	r3, #64	; 0x40
 80059ac:	2001      	movs	r0, #1
 80059ae:	89a2      	ldrh	r2, [r4, #12]
 80059b0:	4240      	negs	r0, r0
 80059b2:	4313      	orrs	r3, r2
 80059b4:	81a3      	strh	r3, [r4, #12]
 80059b6:	b005      	add	sp, #20
 80059b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059ba:	9a02      	ldr	r2, [sp, #8]
 80059bc:	6921      	ldr	r1, [r4, #16]
 80059be:	f7ff fe21 	bl	8005604 <memcpy>
 80059c2:	89a3      	ldrh	r3, [r4, #12]
 80059c4:	4a14      	ldr	r2, [pc, #80]	; (8005a18 <__ssputs_r+0xc0>)
 80059c6:	401a      	ands	r2, r3
 80059c8:	2380      	movs	r3, #128	; 0x80
 80059ca:	4313      	orrs	r3, r2
 80059cc:	81a3      	strh	r3, [r4, #12]
 80059ce:	9b02      	ldr	r3, [sp, #8]
 80059d0:	6126      	str	r6, [r4, #16]
 80059d2:	18f6      	adds	r6, r6, r3
 80059d4:	6026      	str	r6, [r4, #0]
 80059d6:	6165      	str	r5, [r4, #20]
 80059d8:	9e01      	ldr	r6, [sp, #4]
 80059da:	1aed      	subs	r5, r5, r3
 80059dc:	60a5      	str	r5, [r4, #8]
 80059de:	9b01      	ldr	r3, [sp, #4]
 80059e0:	429e      	cmp	r6, r3
 80059e2:	d900      	bls.n	80059e6 <__ssputs_r+0x8e>
 80059e4:	9e01      	ldr	r6, [sp, #4]
 80059e6:	0032      	movs	r2, r6
 80059e8:	9903      	ldr	r1, [sp, #12]
 80059ea:	6820      	ldr	r0, [r4, #0]
 80059ec:	f000 faa3 	bl	8005f36 <memmove>
 80059f0:	68a3      	ldr	r3, [r4, #8]
 80059f2:	2000      	movs	r0, #0
 80059f4:	1b9b      	subs	r3, r3, r6
 80059f6:	60a3      	str	r3, [r4, #8]
 80059f8:	6823      	ldr	r3, [r4, #0]
 80059fa:	199e      	adds	r6, r3, r6
 80059fc:	6026      	str	r6, [r4, #0]
 80059fe:	e7da      	b.n	80059b6 <__ssputs_r+0x5e>
 8005a00:	002a      	movs	r2, r5
 8005a02:	0038      	movs	r0, r7
 8005a04:	f000 faaa 	bl	8005f5c <_realloc_r>
 8005a08:	1e06      	subs	r6, r0, #0
 8005a0a:	d1e0      	bne.n	80059ce <__ssputs_r+0x76>
 8005a0c:	0038      	movs	r0, r7
 8005a0e:	6921      	ldr	r1, [r4, #16]
 8005a10:	f7ff ff58 	bl	80058c4 <_free_r>
 8005a14:	e7c7      	b.n	80059a6 <__ssputs_r+0x4e>
 8005a16:	46c0      	nop			; (mov r8, r8)
 8005a18:	fffffb7f 	.word	0xfffffb7f

08005a1c <_svfiprintf_r>:
 8005a1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a1e:	b0a1      	sub	sp, #132	; 0x84
 8005a20:	9003      	str	r0, [sp, #12]
 8005a22:	001d      	movs	r5, r3
 8005a24:	898b      	ldrh	r3, [r1, #12]
 8005a26:	000f      	movs	r7, r1
 8005a28:	0016      	movs	r6, r2
 8005a2a:	061b      	lsls	r3, r3, #24
 8005a2c:	d511      	bpl.n	8005a52 <_svfiprintf_r+0x36>
 8005a2e:	690b      	ldr	r3, [r1, #16]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d10e      	bne.n	8005a52 <_svfiprintf_r+0x36>
 8005a34:	2140      	movs	r1, #64	; 0x40
 8005a36:	f7ff fe19 	bl	800566c <_malloc_r>
 8005a3a:	6038      	str	r0, [r7, #0]
 8005a3c:	6138      	str	r0, [r7, #16]
 8005a3e:	2800      	cmp	r0, #0
 8005a40:	d105      	bne.n	8005a4e <_svfiprintf_r+0x32>
 8005a42:	230c      	movs	r3, #12
 8005a44:	9a03      	ldr	r2, [sp, #12]
 8005a46:	3801      	subs	r0, #1
 8005a48:	6013      	str	r3, [r2, #0]
 8005a4a:	b021      	add	sp, #132	; 0x84
 8005a4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a4e:	2340      	movs	r3, #64	; 0x40
 8005a50:	617b      	str	r3, [r7, #20]
 8005a52:	2300      	movs	r3, #0
 8005a54:	ac08      	add	r4, sp, #32
 8005a56:	6163      	str	r3, [r4, #20]
 8005a58:	3320      	adds	r3, #32
 8005a5a:	7663      	strb	r3, [r4, #25]
 8005a5c:	3310      	adds	r3, #16
 8005a5e:	76a3      	strb	r3, [r4, #26]
 8005a60:	9507      	str	r5, [sp, #28]
 8005a62:	0035      	movs	r5, r6
 8005a64:	782b      	ldrb	r3, [r5, #0]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d001      	beq.n	8005a6e <_svfiprintf_r+0x52>
 8005a6a:	2b25      	cmp	r3, #37	; 0x25
 8005a6c:	d147      	bne.n	8005afe <_svfiprintf_r+0xe2>
 8005a6e:	1bab      	subs	r3, r5, r6
 8005a70:	9305      	str	r3, [sp, #20]
 8005a72:	42b5      	cmp	r5, r6
 8005a74:	d00c      	beq.n	8005a90 <_svfiprintf_r+0x74>
 8005a76:	0032      	movs	r2, r6
 8005a78:	0039      	movs	r1, r7
 8005a7a:	9803      	ldr	r0, [sp, #12]
 8005a7c:	f7ff ff6c 	bl	8005958 <__ssputs_r>
 8005a80:	1c43      	adds	r3, r0, #1
 8005a82:	d100      	bne.n	8005a86 <_svfiprintf_r+0x6a>
 8005a84:	e0ae      	b.n	8005be4 <_svfiprintf_r+0x1c8>
 8005a86:	6962      	ldr	r2, [r4, #20]
 8005a88:	9b05      	ldr	r3, [sp, #20]
 8005a8a:	4694      	mov	ip, r2
 8005a8c:	4463      	add	r3, ip
 8005a8e:	6163      	str	r3, [r4, #20]
 8005a90:	782b      	ldrb	r3, [r5, #0]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d100      	bne.n	8005a98 <_svfiprintf_r+0x7c>
 8005a96:	e0a5      	b.n	8005be4 <_svfiprintf_r+0x1c8>
 8005a98:	2201      	movs	r2, #1
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	4252      	negs	r2, r2
 8005a9e:	6062      	str	r2, [r4, #4]
 8005aa0:	a904      	add	r1, sp, #16
 8005aa2:	3254      	adds	r2, #84	; 0x54
 8005aa4:	1852      	adds	r2, r2, r1
 8005aa6:	1c6e      	adds	r6, r5, #1
 8005aa8:	6023      	str	r3, [r4, #0]
 8005aaa:	60e3      	str	r3, [r4, #12]
 8005aac:	60a3      	str	r3, [r4, #8]
 8005aae:	7013      	strb	r3, [r2, #0]
 8005ab0:	65a3      	str	r3, [r4, #88]	; 0x58
 8005ab2:	2205      	movs	r2, #5
 8005ab4:	7831      	ldrb	r1, [r6, #0]
 8005ab6:	4854      	ldr	r0, [pc, #336]	; (8005c08 <_svfiprintf_r+0x1ec>)
 8005ab8:	f000 fa32 	bl	8005f20 <memchr>
 8005abc:	1c75      	adds	r5, r6, #1
 8005abe:	2800      	cmp	r0, #0
 8005ac0:	d11f      	bne.n	8005b02 <_svfiprintf_r+0xe6>
 8005ac2:	6822      	ldr	r2, [r4, #0]
 8005ac4:	06d3      	lsls	r3, r2, #27
 8005ac6:	d504      	bpl.n	8005ad2 <_svfiprintf_r+0xb6>
 8005ac8:	2353      	movs	r3, #83	; 0x53
 8005aca:	a904      	add	r1, sp, #16
 8005acc:	185b      	adds	r3, r3, r1
 8005ace:	2120      	movs	r1, #32
 8005ad0:	7019      	strb	r1, [r3, #0]
 8005ad2:	0713      	lsls	r3, r2, #28
 8005ad4:	d504      	bpl.n	8005ae0 <_svfiprintf_r+0xc4>
 8005ad6:	2353      	movs	r3, #83	; 0x53
 8005ad8:	a904      	add	r1, sp, #16
 8005ada:	185b      	adds	r3, r3, r1
 8005adc:	212b      	movs	r1, #43	; 0x2b
 8005ade:	7019      	strb	r1, [r3, #0]
 8005ae0:	7833      	ldrb	r3, [r6, #0]
 8005ae2:	2b2a      	cmp	r3, #42	; 0x2a
 8005ae4:	d016      	beq.n	8005b14 <_svfiprintf_r+0xf8>
 8005ae6:	0035      	movs	r5, r6
 8005ae8:	2100      	movs	r1, #0
 8005aea:	200a      	movs	r0, #10
 8005aec:	68e3      	ldr	r3, [r4, #12]
 8005aee:	782a      	ldrb	r2, [r5, #0]
 8005af0:	1c6e      	adds	r6, r5, #1
 8005af2:	3a30      	subs	r2, #48	; 0x30
 8005af4:	2a09      	cmp	r2, #9
 8005af6:	d94e      	bls.n	8005b96 <_svfiprintf_r+0x17a>
 8005af8:	2900      	cmp	r1, #0
 8005afa:	d111      	bne.n	8005b20 <_svfiprintf_r+0x104>
 8005afc:	e017      	b.n	8005b2e <_svfiprintf_r+0x112>
 8005afe:	3501      	adds	r5, #1
 8005b00:	e7b0      	b.n	8005a64 <_svfiprintf_r+0x48>
 8005b02:	4b41      	ldr	r3, [pc, #260]	; (8005c08 <_svfiprintf_r+0x1ec>)
 8005b04:	6822      	ldr	r2, [r4, #0]
 8005b06:	1ac0      	subs	r0, r0, r3
 8005b08:	2301      	movs	r3, #1
 8005b0a:	4083      	lsls	r3, r0
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	002e      	movs	r6, r5
 8005b10:	6023      	str	r3, [r4, #0]
 8005b12:	e7ce      	b.n	8005ab2 <_svfiprintf_r+0x96>
 8005b14:	9b07      	ldr	r3, [sp, #28]
 8005b16:	1d19      	adds	r1, r3, #4
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	9107      	str	r1, [sp, #28]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	db01      	blt.n	8005b24 <_svfiprintf_r+0x108>
 8005b20:	930b      	str	r3, [sp, #44]	; 0x2c
 8005b22:	e004      	b.n	8005b2e <_svfiprintf_r+0x112>
 8005b24:	425b      	negs	r3, r3
 8005b26:	60e3      	str	r3, [r4, #12]
 8005b28:	2302      	movs	r3, #2
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	6023      	str	r3, [r4, #0]
 8005b2e:	782b      	ldrb	r3, [r5, #0]
 8005b30:	2b2e      	cmp	r3, #46	; 0x2e
 8005b32:	d10a      	bne.n	8005b4a <_svfiprintf_r+0x12e>
 8005b34:	786b      	ldrb	r3, [r5, #1]
 8005b36:	2b2a      	cmp	r3, #42	; 0x2a
 8005b38:	d135      	bne.n	8005ba6 <_svfiprintf_r+0x18a>
 8005b3a:	9b07      	ldr	r3, [sp, #28]
 8005b3c:	3502      	adds	r5, #2
 8005b3e:	1d1a      	adds	r2, r3, #4
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	9207      	str	r2, [sp, #28]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	db2b      	blt.n	8005ba0 <_svfiprintf_r+0x184>
 8005b48:	9309      	str	r3, [sp, #36]	; 0x24
 8005b4a:	4e30      	ldr	r6, [pc, #192]	; (8005c0c <_svfiprintf_r+0x1f0>)
 8005b4c:	2203      	movs	r2, #3
 8005b4e:	0030      	movs	r0, r6
 8005b50:	7829      	ldrb	r1, [r5, #0]
 8005b52:	f000 f9e5 	bl	8005f20 <memchr>
 8005b56:	2800      	cmp	r0, #0
 8005b58:	d006      	beq.n	8005b68 <_svfiprintf_r+0x14c>
 8005b5a:	2340      	movs	r3, #64	; 0x40
 8005b5c:	1b80      	subs	r0, r0, r6
 8005b5e:	4083      	lsls	r3, r0
 8005b60:	6822      	ldr	r2, [r4, #0]
 8005b62:	3501      	adds	r5, #1
 8005b64:	4313      	orrs	r3, r2
 8005b66:	6023      	str	r3, [r4, #0]
 8005b68:	7829      	ldrb	r1, [r5, #0]
 8005b6a:	2206      	movs	r2, #6
 8005b6c:	4828      	ldr	r0, [pc, #160]	; (8005c10 <_svfiprintf_r+0x1f4>)
 8005b6e:	1c6e      	adds	r6, r5, #1
 8005b70:	7621      	strb	r1, [r4, #24]
 8005b72:	f000 f9d5 	bl	8005f20 <memchr>
 8005b76:	2800      	cmp	r0, #0
 8005b78:	d03c      	beq.n	8005bf4 <_svfiprintf_r+0x1d8>
 8005b7a:	4b26      	ldr	r3, [pc, #152]	; (8005c14 <_svfiprintf_r+0x1f8>)
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d125      	bne.n	8005bcc <_svfiprintf_r+0x1b0>
 8005b80:	2207      	movs	r2, #7
 8005b82:	9b07      	ldr	r3, [sp, #28]
 8005b84:	3307      	adds	r3, #7
 8005b86:	4393      	bics	r3, r2
 8005b88:	3308      	adds	r3, #8
 8005b8a:	9307      	str	r3, [sp, #28]
 8005b8c:	6963      	ldr	r3, [r4, #20]
 8005b8e:	9a04      	ldr	r2, [sp, #16]
 8005b90:	189b      	adds	r3, r3, r2
 8005b92:	6163      	str	r3, [r4, #20]
 8005b94:	e765      	b.n	8005a62 <_svfiprintf_r+0x46>
 8005b96:	4343      	muls	r3, r0
 8005b98:	0035      	movs	r5, r6
 8005b9a:	2101      	movs	r1, #1
 8005b9c:	189b      	adds	r3, r3, r2
 8005b9e:	e7a6      	b.n	8005aee <_svfiprintf_r+0xd2>
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	425b      	negs	r3, r3
 8005ba4:	e7d0      	b.n	8005b48 <_svfiprintf_r+0x12c>
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	200a      	movs	r0, #10
 8005baa:	001a      	movs	r2, r3
 8005bac:	3501      	adds	r5, #1
 8005bae:	6063      	str	r3, [r4, #4]
 8005bb0:	7829      	ldrb	r1, [r5, #0]
 8005bb2:	1c6e      	adds	r6, r5, #1
 8005bb4:	3930      	subs	r1, #48	; 0x30
 8005bb6:	2909      	cmp	r1, #9
 8005bb8:	d903      	bls.n	8005bc2 <_svfiprintf_r+0x1a6>
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d0c5      	beq.n	8005b4a <_svfiprintf_r+0x12e>
 8005bbe:	9209      	str	r2, [sp, #36]	; 0x24
 8005bc0:	e7c3      	b.n	8005b4a <_svfiprintf_r+0x12e>
 8005bc2:	4342      	muls	r2, r0
 8005bc4:	0035      	movs	r5, r6
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	1852      	adds	r2, r2, r1
 8005bca:	e7f1      	b.n	8005bb0 <_svfiprintf_r+0x194>
 8005bcc:	ab07      	add	r3, sp, #28
 8005bce:	9300      	str	r3, [sp, #0]
 8005bd0:	003a      	movs	r2, r7
 8005bd2:	0021      	movs	r1, r4
 8005bd4:	4b10      	ldr	r3, [pc, #64]	; (8005c18 <_svfiprintf_r+0x1fc>)
 8005bd6:	9803      	ldr	r0, [sp, #12]
 8005bd8:	e000      	b.n	8005bdc <_svfiprintf_r+0x1c0>
 8005bda:	bf00      	nop
 8005bdc:	9004      	str	r0, [sp, #16]
 8005bde:	9b04      	ldr	r3, [sp, #16]
 8005be0:	3301      	adds	r3, #1
 8005be2:	d1d3      	bne.n	8005b8c <_svfiprintf_r+0x170>
 8005be4:	89bb      	ldrh	r3, [r7, #12]
 8005be6:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005be8:	065b      	lsls	r3, r3, #25
 8005bea:	d400      	bmi.n	8005bee <_svfiprintf_r+0x1d2>
 8005bec:	e72d      	b.n	8005a4a <_svfiprintf_r+0x2e>
 8005bee:	2001      	movs	r0, #1
 8005bf0:	4240      	negs	r0, r0
 8005bf2:	e72a      	b.n	8005a4a <_svfiprintf_r+0x2e>
 8005bf4:	ab07      	add	r3, sp, #28
 8005bf6:	9300      	str	r3, [sp, #0]
 8005bf8:	003a      	movs	r2, r7
 8005bfa:	0021      	movs	r1, r4
 8005bfc:	4b06      	ldr	r3, [pc, #24]	; (8005c18 <_svfiprintf_r+0x1fc>)
 8005bfe:	9803      	ldr	r0, [sp, #12]
 8005c00:	f000 f87c 	bl	8005cfc <_printf_i>
 8005c04:	e7ea      	b.n	8005bdc <_svfiprintf_r+0x1c0>
 8005c06:	46c0      	nop			; (mov r8, r8)
 8005c08:	080061a0 	.word	0x080061a0
 8005c0c:	080061a6 	.word	0x080061a6
 8005c10:	080061aa 	.word	0x080061aa
 8005c14:	00000000 	.word	0x00000000
 8005c18:	08005959 	.word	0x08005959

08005c1c <_printf_common>:
 8005c1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c1e:	0015      	movs	r5, r2
 8005c20:	9301      	str	r3, [sp, #4]
 8005c22:	688a      	ldr	r2, [r1, #8]
 8005c24:	690b      	ldr	r3, [r1, #16]
 8005c26:	000c      	movs	r4, r1
 8005c28:	9000      	str	r0, [sp, #0]
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	da00      	bge.n	8005c30 <_printf_common+0x14>
 8005c2e:	0013      	movs	r3, r2
 8005c30:	0022      	movs	r2, r4
 8005c32:	602b      	str	r3, [r5, #0]
 8005c34:	3243      	adds	r2, #67	; 0x43
 8005c36:	7812      	ldrb	r2, [r2, #0]
 8005c38:	2a00      	cmp	r2, #0
 8005c3a:	d001      	beq.n	8005c40 <_printf_common+0x24>
 8005c3c:	3301      	adds	r3, #1
 8005c3e:	602b      	str	r3, [r5, #0]
 8005c40:	6823      	ldr	r3, [r4, #0]
 8005c42:	069b      	lsls	r3, r3, #26
 8005c44:	d502      	bpl.n	8005c4c <_printf_common+0x30>
 8005c46:	682b      	ldr	r3, [r5, #0]
 8005c48:	3302      	adds	r3, #2
 8005c4a:	602b      	str	r3, [r5, #0]
 8005c4c:	6822      	ldr	r2, [r4, #0]
 8005c4e:	2306      	movs	r3, #6
 8005c50:	0017      	movs	r7, r2
 8005c52:	401f      	ands	r7, r3
 8005c54:	421a      	tst	r2, r3
 8005c56:	d027      	beq.n	8005ca8 <_printf_common+0x8c>
 8005c58:	0023      	movs	r3, r4
 8005c5a:	3343      	adds	r3, #67	; 0x43
 8005c5c:	781b      	ldrb	r3, [r3, #0]
 8005c5e:	1e5a      	subs	r2, r3, #1
 8005c60:	4193      	sbcs	r3, r2
 8005c62:	6822      	ldr	r2, [r4, #0]
 8005c64:	0692      	lsls	r2, r2, #26
 8005c66:	d430      	bmi.n	8005cca <_printf_common+0xae>
 8005c68:	0022      	movs	r2, r4
 8005c6a:	9901      	ldr	r1, [sp, #4]
 8005c6c:	9800      	ldr	r0, [sp, #0]
 8005c6e:	9e08      	ldr	r6, [sp, #32]
 8005c70:	3243      	adds	r2, #67	; 0x43
 8005c72:	47b0      	blx	r6
 8005c74:	1c43      	adds	r3, r0, #1
 8005c76:	d025      	beq.n	8005cc4 <_printf_common+0xa8>
 8005c78:	2306      	movs	r3, #6
 8005c7a:	6820      	ldr	r0, [r4, #0]
 8005c7c:	682a      	ldr	r2, [r5, #0]
 8005c7e:	68e1      	ldr	r1, [r4, #12]
 8005c80:	2500      	movs	r5, #0
 8005c82:	4003      	ands	r3, r0
 8005c84:	2b04      	cmp	r3, #4
 8005c86:	d103      	bne.n	8005c90 <_printf_common+0x74>
 8005c88:	1a8d      	subs	r5, r1, r2
 8005c8a:	43eb      	mvns	r3, r5
 8005c8c:	17db      	asrs	r3, r3, #31
 8005c8e:	401d      	ands	r5, r3
 8005c90:	68a3      	ldr	r3, [r4, #8]
 8005c92:	6922      	ldr	r2, [r4, #16]
 8005c94:	4293      	cmp	r3, r2
 8005c96:	dd01      	ble.n	8005c9c <_printf_common+0x80>
 8005c98:	1a9b      	subs	r3, r3, r2
 8005c9a:	18ed      	adds	r5, r5, r3
 8005c9c:	2700      	movs	r7, #0
 8005c9e:	42bd      	cmp	r5, r7
 8005ca0:	d120      	bne.n	8005ce4 <_printf_common+0xc8>
 8005ca2:	2000      	movs	r0, #0
 8005ca4:	e010      	b.n	8005cc8 <_printf_common+0xac>
 8005ca6:	3701      	adds	r7, #1
 8005ca8:	68e3      	ldr	r3, [r4, #12]
 8005caa:	682a      	ldr	r2, [r5, #0]
 8005cac:	1a9b      	subs	r3, r3, r2
 8005cae:	42bb      	cmp	r3, r7
 8005cb0:	ddd2      	ble.n	8005c58 <_printf_common+0x3c>
 8005cb2:	0022      	movs	r2, r4
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	9901      	ldr	r1, [sp, #4]
 8005cb8:	9800      	ldr	r0, [sp, #0]
 8005cba:	9e08      	ldr	r6, [sp, #32]
 8005cbc:	3219      	adds	r2, #25
 8005cbe:	47b0      	blx	r6
 8005cc0:	1c43      	adds	r3, r0, #1
 8005cc2:	d1f0      	bne.n	8005ca6 <_printf_common+0x8a>
 8005cc4:	2001      	movs	r0, #1
 8005cc6:	4240      	negs	r0, r0
 8005cc8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005cca:	2030      	movs	r0, #48	; 0x30
 8005ccc:	18e1      	adds	r1, r4, r3
 8005cce:	3143      	adds	r1, #67	; 0x43
 8005cd0:	7008      	strb	r0, [r1, #0]
 8005cd2:	0021      	movs	r1, r4
 8005cd4:	1c5a      	adds	r2, r3, #1
 8005cd6:	3145      	adds	r1, #69	; 0x45
 8005cd8:	7809      	ldrb	r1, [r1, #0]
 8005cda:	18a2      	adds	r2, r4, r2
 8005cdc:	3243      	adds	r2, #67	; 0x43
 8005cde:	3302      	adds	r3, #2
 8005ce0:	7011      	strb	r1, [r2, #0]
 8005ce2:	e7c1      	b.n	8005c68 <_printf_common+0x4c>
 8005ce4:	0022      	movs	r2, r4
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	9901      	ldr	r1, [sp, #4]
 8005cea:	9800      	ldr	r0, [sp, #0]
 8005cec:	9e08      	ldr	r6, [sp, #32]
 8005cee:	321a      	adds	r2, #26
 8005cf0:	47b0      	blx	r6
 8005cf2:	1c43      	adds	r3, r0, #1
 8005cf4:	d0e6      	beq.n	8005cc4 <_printf_common+0xa8>
 8005cf6:	3701      	adds	r7, #1
 8005cf8:	e7d1      	b.n	8005c9e <_printf_common+0x82>
	...

08005cfc <_printf_i>:
 8005cfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005cfe:	b08b      	sub	sp, #44	; 0x2c
 8005d00:	9206      	str	r2, [sp, #24]
 8005d02:	000a      	movs	r2, r1
 8005d04:	3243      	adds	r2, #67	; 0x43
 8005d06:	9307      	str	r3, [sp, #28]
 8005d08:	9005      	str	r0, [sp, #20]
 8005d0a:	9204      	str	r2, [sp, #16]
 8005d0c:	7e0a      	ldrb	r2, [r1, #24]
 8005d0e:	000c      	movs	r4, r1
 8005d10:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005d12:	2a78      	cmp	r2, #120	; 0x78
 8005d14:	d807      	bhi.n	8005d26 <_printf_i+0x2a>
 8005d16:	2a62      	cmp	r2, #98	; 0x62
 8005d18:	d809      	bhi.n	8005d2e <_printf_i+0x32>
 8005d1a:	2a00      	cmp	r2, #0
 8005d1c:	d100      	bne.n	8005d20 <_printf_i+0x24>
 8005d1e:	e0c1      	b.n	8005ea4 <_printf_i+0x1a8>
 8005d20:	2a58      	cmp	r2, #88	; 0x58
 8005d22:	d100      	bne.n	8005d26 <_printf_i+0x2a>
 8005d24:	e08c      	b.n	8005e40 <_printf_i+0x144>
 8005d26:	0026      	movs	r6, r4
 8005d28:	3642      	adds	r6, #66	; 0x42
 8005d2a:	7032      	strb	r2, [r6, #0]
 8005d2c:	e022      	b.n	8005d74 <_printf_i+0x78>
 8005d2e:	0010      	movs	r0, r2
 8005d30:	3863      	subs	r0, #99	; 0x63
 8005d32:	2815      	cmp	r0, #21
 8005d34:	d8f7      	bhi.n	8005d26 <_printf_i+0x2a>
 8005d36:	f7fa f9e7 	bl	8000108 <__gnu_thumb1_case_shi>
 8005d3a:	0016      	.short	0x0016
 8005d3c:	fff6001f 	.word	0xfff6001f
 8005d40:	fff6fff6 	.word	0xfff6fff6
 8005d44:	001ffff6 	.word	0x001ffff6
 8005d48:	fff6fff6 	.word	0xfff6fff6
 8005d4c:	fff6fff6 	.word	0xfff6fff6
 8005d50:	003600a8 	.word	0x003600a8
 8005d54:	fff6009a 	.word	0xfff6009a
 8005d58:	00b9fff6 	.word	0x00b9fff6
 8005d5c:	0036fff6 	.word	0x0036fff6
 8005d60:	fff6fff6 	.word	0xfff6fff6
 8005d64:	009e      	.short	0x009e
 8005d66:	0026      	movs	r6, r4
 8005d68:	681a      	ldr	r2, [r3, #0]
 8005d6a:	3642      	adds	r6, #66	; 0x42
 8005d6c:	1d11      	adds	r1, r2, #4
 8005d6e:	6019      	str	r1, [r3, #0]
 8005d70:	6813      	ldr	r3, [r2, #0]
 8005d72:	7033      	strb	r3, [r6, #0]
 8005d74:	2301      	movs	r3, #1
 8005d76:	e0a7      	b.n	8005ec8 <_printf_i+0x1cc>
 8005d78:	6808      	ldr	r0, [r1, #0]
 8005d7a:	6819      	ldr	r1, [r3, #0]
 8005d7c:	1d0a      	adds	r2, r1, #4
 8005d7e:	0605      	lsls	r5, r0, #24
 8005d80:	d50b      	bpl.n	8005d9a <_printf_i+0x9e>
 8005d82:	680d      	ldr	r5, [r1, #0]
 8005d84:	601a      	str	r2, [r3, #0]
 8005d86:	2d00      	cmp	r5, #0
 8005d88:	da03      	bge.n	8005d92 <_printf_i+0x96>
 8005d8a:	232d      	movs	r3, #45	; 0x2d
 8005d8c:	9a04      	ldr	r2, [sp, #16]
 8005d8e:	426d      	negs	r5, r5
 8005d90:	7013      	strb	r3, [r2, #0]
 8005d92:	4b61      	ldr	r3, [pc, #388]	; (8005f18 <_printf_i+0x21c>)
 8005d94:	270a      	movs	r7, #10
 8005d96:	9303      	str	r3, [sp, #12]
 8005d98:	e01b      	b.n	8005dd2 <_printf_i+0xd6>
 8005d9a:	680d      	ldr	r5, [r1, #0]
 8005d9c:	601a      	str	r2, [r3, #0]
 8005d9e:	0641      	lsls	r1, r0, #25
 8005da0:	d5f1      	bpl.n	8005d86 <_printf_i+0x8a>
 8005da2:	b22d      	sxth	r5, r5
 8005da4:	e7ef      	b.n	8005d86 <_printf_i+0x8a>
 8005da6:	680d      	ldr	r5, [r1, #0]
 8005da8:	6819      	ldr	r1, [r3, #0]
 8005daa:	1d08      	adds	r0, r1, #4
 8005dac:	6018      	str	r0, [r3, #0]
 8005dae:	062e      	lsls	r6, r5, #24
 8005db0:	d501      	bpl.n	8005db6 <_printf_i+0xba>
 8005db2:	680d      	ldr	r5, [r1, #0]
 8005db4:	e003      	b.n	8005dbe <_printf_i+0xc2>
 8005db6:	066d      	lsls	r5, r5, #25
 8005db8:	d5fb      	bpl.n	8005db2 <_printf_i+0xb6>
 8005dba:	680d      	ldr	r5, [r1, #0]
 8005dbc:	b2ad      	uxth	r5, r5
 8005dbe:	4b56      	ldr	r3, [pc, #344]	; (8005f18 <_printf_i+0x21c>)
 8005dc0:	2708      	movs	r7, #8
 8005dc2:	9303      	str	r3, [sp, #12]
 8005dc4:	2a6f      	cmp	r2, #111	; 0x6f
 8005dc6:	d000      	beq.n	8005dca <_printf_i+0xce>
 8005dc8:	3702      	adds	r7, #2
 8005dca:	0023      	movs	r3, r4
 8005dcc:	2200      	movs	r2, #0
 8005dce:	3343      	adds	r3, #67	; 0x43
 8005dd0:	701a      	strb	r2, [r3, #0]
 8005dd2:	6863      	ldr	r3, [r4, #4]
 8005dd4:	60a3      	str	r3, [r4, #8]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	db03      	blt.n	8005de2 <_printf_i+0xe6>
 8005dda:	2204      	movs	r2, #4
 8005ddc:	6821      	ldr	r1, [r4, #0]
 8005dde:	4391      	bics	r1, r2
 8005de0:	6021      	str	r1, [r4, #0]
 8005de2:	2d00      	cmp	r5, #0
 8005de4:	d102      	bne.n	8005dec <_printf_i+0xf0>
 8005de6:	9e04      	ldr	r6, [sp, #16]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d00c      	beq.n	8005e06 <_printf_i+0x10a>
 8005dec:	9e04      	ldr	r6, [sp, #16]
 8005dee:	0028      	movs	r0, r5
 8005df0:	0039      	movs	r1, r7
 8005df2:	f7fa fa19 	bl	8000228 <__aeabi_uidivmod>
 8005df6:	9b03      	ldr	r3, [sp, #12]
 8005df8:	3e01      	subs	r6, #1
 8005dfa:	5c5b      	ldrb	r3, [r3, r1]
 8005dfc:	7033      	strb	r3, [r6, #0]
 8005dfe:	002b      	movs	r3, r5
 8005e00:	0005      	movs	r5, r0
 8005e02:	429f      	cmp	r7, r3
 8005e04:	d9f3      	bls.n	8005dee <_printf_i+0xf2>
 8005e06:	2f08      	cmp	r7, #8
 8005e08:	d109      	bne.n	8005e1e <_printf_i+0x122>
 8005e0a:	6823      	ldr	r3, [r4, #0]
 8005e0c:	07db      	lsls	r3, r3, #31
 8005e0e:	d506      	bpl.n	8005e1e <_printf_i+0x122>
 8005e10:	6863      	ldr	r3, [r4, #4]
 8005e12:	6922      	ldr	r2, [r4, #16]
 8005e14:	4293      	cmp	r3, r2
 8005e16:	dc02      	bgt.n	8005e1e <_printf_i+0x122>
 8005e18:	2330      	movs	r3, #48	; 0x30
 8005e1a:	3e01      	subs	r6, #1
 8005e1c:	7033      	strb	r3, [r6, #0]
 8005e1e:	9b04      	ldr	r3, [sp, #16]
 8005e20:	1b9b      	subs	r3, r3, r6
 8005e22:	6123      	str	r3, [r4, #16]
 8005e24:	9b07      	ldr	r3, [sp, #28]
 8005e26:	0021      	movs	r1, r4
 8005e28:	9300      	str	r3, [sp, #0]
 8005e2a:	9805      	ldr	r0, [sp, #20]
 8005e2c:	9b06      	ldr	r3, [sp, #24]
 8005e2e:	aa09      	add	r2, sp, #36	; 0x24
 8005e30:	f7ff fef4 	bl	8005c1c <_printf_common>
 8005e34:	1c43      	adds	r3, r0, #1
 8005e36:	d14c      	bne.n	8005ed2 <_printf_i+0x1d6>
 8005e38:	2001      	movs	r0, #1
 8005e3a:	4240      	negs	r0, r0
 8005e3c:	b00b      	add	sp, #44	; 0x2c
 8005e3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e40:	3145      	adds	r1, #69	; 0x45
 8005e42:	700a      	strb	r2, [r1, #0]
 8005e44:	4a34      	ldr	r2, [pc, #208]	; (8005f18 <_printf_i+0x21c>)
 8005e46:	9203      	str	r2, [sp, #12]
 8005e48:	681a      	ldr	r2, [r3, #0]
 8005e4a:	6821      	ldr	r1, [r4, #0]
 8005e4c:	ca20      	ldmia	r2!, {r5}
 8005e4e:	601a      	str	r2, [r3, #0]
 8005e50:	0608      	lsls	r0, r1, #24
 8005e52:	d516      	bpl.n	8005e82 <_printf_i+0x186>
 8005e54:	07cb      	lsls	r3, r1, #31
 8005e56:	d502      	bpl.n	8005e5e <_printf_i+0x162>
 8005e58:	2320      	movs	r3, #32
 8005e5a:	4319      	orrs	r1, r3
 8005e5c:	6021      	str	r1, [r4, #0]
 8005e5e:	2710      	movs	r7, #16
 8005e60:	2d00      	cmp	r5, #0
 8005e62:	d1b2      	bne.n	8005dca <_printf_i+0xce>
 8005e64:	2320      	movs	r3, #32
 8005e66:	6822      	ldr	r2, [r4, #0]
 8005e68:	439a      	bics	r2, r3
 8005e6a:	6022      	str	r2, [r4, #0]
 8005e6c:	e7ad      	b.n	8005dca <_printf_i+0xce>
 8005e6e:	2220      	movs	r2, #32
 8005e70:	6809      	ldr	r1, [r1, #0]
 8005e72:	430a      	orrs	r2, r1
 8005e74:	6022      	str	r2, [r4, #0]
 8005e76:	0022      	movs	r2, r4
 8005e78:	2178      	movs	r1, #120	; 0x78
 8005e7a:	3245      	adds	r2, #69	; 0x45
 8005e7c:	7011      	strb	r1, [r2, #0]
 8005e7e:	4a27      	ldr	r2, [pc, #156]	; (8005f1c <_printf_i+0x220>)
 8005e80:	e7e1      	b.n	8005e46 <_printf_i+0x14a>
 8005e82:	0648      	lsls	r0, r1, #25
 8005e84:	d5e6      	bpl.n	8005e54 <_printf_i+0x158>
 8005e86:	b2ad      	uxth	r5, r5
 8005e88:	e7e4      	b.n	8005e54 <_printf_i+0x158>
 8005e8a:	681a      	ldr	r2, [r3, #0]
 8005e8c:	680d      	ldr	r5, [r1, #0]
 8005e8e:	1d10      	adds	r0, r2, #4
 8005e90:	6949      	ldr	r1, [r1, #20]
 8005e92:	6018      	str	r0, [r3, #0]
 8005e94:	6813      	ldr	r3, [r2, #0]
 8005e96:	062e      	lsls	r6, r5, #24
 8005e98:	d501      	bpl.n	8005e9e <_printf_i+0x1a2>
 8005e9a:	6019      	str	r1, [r3, #0]
 8005e9c:	e002      	b.n	8005ea4 <_printf_i+0x1a8>
 8005e9e:	066d      	lsls	r5, r5, #25
 8005ea0:	d5fb      	bpl.n	8005e9a <_printf_i+0x19e>
 8005ea2:	8019      	strh	r1, [r3, #0]
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	9e04      	ldr	r6, [sp, #16]
 8005ea8:	6123      	str	r3, [r4, #16]
 8005eaa:	e7bb      	b.n	8005e24 <_printf_i+0x128>
 8005eac:	681a      	ldr	r2, [r3, #0]
 8005eae:	1d11      	adds	r1, r2, #4
 8005eb0:	6019      	str	r1, [r3, #0]
 8005eb2:	6816      	ldr	r6, [r2, #0]
 8005eb4:	2100      	movs	r1, #0
 8005eb6:	0030      	movs	r0, r6
 8005eb8:	6862      	ldr	r2, [r4, #4]
 8005eba:	f000 f831 	bl	8005f20 <memchr>
 8005ebe:	2800      	cmp	r0, #0
 8005ec0:	d001      	beq.n	8005ec6 <_printf_i+0x1ca>
 8005ec2:	1b80      	subs	r0, r0, r6
 8005ec4:	6060      	str	r0, [r4, #4]
 8005ec6:	6863      	ldr	r3, [r4, #4]
 8005ec8:	6123      	str	r3, [r4, #16]
 8005eca:	2300      	movs	r3, #0
 8005ecc:	9a04      	ldr	r2, [sp, #16]
 8005ece:	7013      	strb	r3, [r2, #0]
 8005ed0:	e7a8      	b.n	8005e24 <_printf_i+0x128>
 8005ed2:	6923      	ldr	r3, [r4, #16]
 8005ed4:	0032      	movs	r2, r6
 8005ed6:	9906      	ldr	r1, [sp, #24]
 8005ed8:	9805      	ldr	r0, [sp, #20]
 8005eda:	9d07      	ldr	r5, [sp, #28]
 8005edc:	47a8      	blx	r5
 8005ede:	1c43      	adds	r3, r0, #1
 8005ee0:	d0aa      	beq.n	8005e38 <_printf_i+0x13c>
 8005ee2:	6823      	ldr	r3, [r4, #0]
 8005ee4:	079b      	lsls	r3, r3, #30
 8005ee6:	d415      	bmi.n	8005f14 <_printf_i+0x218>
 8005ee8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005eea:	68e0      	ldr	r0, [r4, #12]
 8005eec:	4298      	cmp	r0, r3
 8005eee:	daa5      	bge.n	8005e3c <_printf_i+0x140>
 8005ef0:	0018      	movs	r0, r3
 8005ef2:	e7a3      	b.n	8005e3c <_printf_i+0x140>
 8005ef4:	0022      	movs	r2, r4
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	9906      	ldr	r1, [sp, #24]
 8005efa:	9805      	ldr	r0, [sp, #20]
 8005efc:	9e07      	ldr	r6, [sp, #28]
 8005efe:	3219      	adds	r2, #25
 8005f00:	47b0      	blx	r6
 8005f02:	1c43      	adds	r3, r0, #1
 8005f04:	d098      	beq.n	8005e38 <_printf_i+0x13c>
 8005f06:	3501      	adds	r5, #1
 8005f08:	68e3      	ldr	r3, [r4, #12]
 8005f0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005f0c:	1a9b      	subs	r3, r3, r2
 8005f0e:	42ab      	cmp	r3, r5
 8005f10:	dcf0      	bgt.n	8005ef4 <_printf_i+0x1f8>
 8005f12:	e7e9      	b.n	8005ee8 <_printf_i+0x1ec>
 8005f14:	2500      	movs	r5, #0
 8005f16:	e7f7      	b.n	8005f08 <_printf_i+0x20c>
 8005f18:	080061b1 	.word	0x080061b1
 8005f1c:	080061c2 	.word	0x080061c2

08005f20 <memchr>:
 8005f20:	b2c9      	uxtb	r1, r1
 8005f22:	1882      	adds	r2, r0, r2
 8005f24:	4290      	cmp	r0, r2
 8005f26:	d101      	bne.n	8005f2c <memchr+0xc>
 8005f28:	2000      	movs	r0, #0
 8005f2a:	4770      	bx	lr
 8005f2c:	7803      	ldrb	r3, [r0, #0]
 8005f2e:	428b      	cmp	r3, r1
 8005f30:	d0fb      	beq.n	8005f2a <memchr+0xa>
 8005f32:	3001      	adds	r0, #1
 8005f34:	e7f6      	b.n	8005f24 <memchr+0x4>

08005f36 <memmove>:
 8005f36:	b510      	push	{r4, lr}
 8005f38:	4288      	cmp	r0, r1
 8005f3a:	d902      	bls.n	8005f42 <memmove+0xc>
 8005f3c:	188b      	adds	r3, r1, r2
 8005f3e:	4298      	cmp	r0, r3
 8005f40:	d303      	bcc.n	8005f4a <memmove+0x14>
 8005f42:	2300      	movs	r3, #0
 8005f44:	e007      	b.n	8005f56 <memmove+0x20>
 8005f46:	5c8b      	ldrb	r3, [r1, r2]
 8005f48:	5483      	strb	r3, [r0, r2]
 8005f4a:	3a01      	subs	r2, #1
 8005f4c:	d2fb      	bcs.n	8005f46 <memmove+0x10>
 8005f4e:	bd10      	pop	{r4, pc}
 8005f50:	5ccc      	ldrb	r4, [r1, r3]
 8005f52:	54c4      	strb	r4, [r0, r3]
 8005f54:	3301      	adds	r3, #1
 8005f56:	429a      	cmp	r2, r3
 8005f58:	d1fa      	bne.n	8005f50 <memmove+0x1a>
 8005f5a:	e7f8      	b.n	8005f4e <memmove+0x18>

08005f5c <_realloc_r>:
 8005f5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005f5e:	0007      	movs	r7, r0
 8005f60:	000e      	movs	r6, r1
 8005f62:	0014      	movs	r4, r2
 8005f64:	2900      	cmp	r1, #0
 8005f66:	d105      	bne.n	8005f74 <_realloc_r+0x18>
 8005f68:	0011      	movs	r1, r2
 8005f6a:	f7ff fb7f 	bl	800566c <_malloc_r>
 8005f6e:	0005      	movs	r5, r0
 8005f70:	0028      	movs	r0, r5
 8005f72:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005f74:	2a00      	cmp	r2, #0
 8005f76:	d103      	bne.n	8005f80 <_realloc_r+0x24>
 8005f78:	f7ff fca4 	bl	80058c4 <_free_r>
 8005f7c:	0025      	movs	r5, r4
 8005f7e:	e7f7      	b.n	8005f70 <_realloc_r+0x14>
 8005f80:	f000 f81b 	bl	8005fba <_malloc_usable_size_r>
 8005f84:	9001      	str	r0, [sp, #4]
 8005f86:	4284      	cmp	r4, r0
 8005f88:	d803      	bhi.n	8005f92 <_realloc_r+0x36>
 8005f8a:	0035      	movs	r5, r6
 8005f8c:	0843      	lsrs	r3, r0, #1
 8005f8e:	42a3      	cmp	r3, r4
 8005f90:	d3ee      	bcc.n	8005f70 <_realloc_r+0x14>
 8005f92:	0021      	movs	r1, r4
 8005f94:	0038      	movs	r0, r7
 8005f96:	f7ff fb69 	bl	800566c <_malloc_r>
 8005f9a:	1e05      	subs	r5, r0, #0
 8005f9c:	d0e8      	beq.n	8005f70 <_realloc_r+0x14>
 8005f9e:	9b01      	ldr	r3, [sp, #4]
 8005fa0:	0022      	movs	r2, r4
 8005fa2:	429c      	cmp	r4, r3
 8005fa4:	d900      	bls.n	8005fa8 <_realloc_r+0x4c>
 8005fa6:	001a      	movs	r2, r3
 8005fa8:	0031      	movs	r1, r6
 8005faa:	0028      	movs	r0, r5
 8005fac:	f7ff fb2a 	bl	8005604 <memcpy>
 8005fb0:	0031      	movs	r1, r6
 8005fb2:	0038      	movs	r0, r7
 8005fb4:	f7ff fc86 	bl	80058c4 <_free_r>
 8005fb8:	e7da      	b.n	8005f70 <_realloc_r+0x14>

08005fba <_malloc_usable_size_r>:
 8005fba:	1f0b      	subs	r3, r1, #4
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	1f18      	subs	r0, r3, #4
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	da01      	bge.n	8005fc8 <_malloc_usable_size_r+0xe>
 8005fc4:	580b      	ldr	r3, [r1, r0]
 8005fc6:	18c0      	adds	r0, r0, r3
 8005fc8:	4770      	bx	lr
	...

08005fcc <_init>:
 8005fcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fce:	46c0      	nop			; (mov r8, r8)
 8005fd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005fd2:	bc08      	pop	{r3}
 8005fd4:	469e      	mov	lr, r3
 8005fd6:	4770      	bx	lr

08005fd8 <_fini>:
 8005fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fda:	46c0      	nop			; (mov r8, r8)
 8005fdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005fde:	bc08      	pop	{r3}
 8005fe0:	469e      	mov	lr, r3
 8005fe2:	4770      	bx	lr
