-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity main is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of main is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "main_main,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.815000,HLS_SYN_LAT=78529,HLS_SYN_TPT=none,HLS_SYN_MEM=6,HLS_SYN_DSP=0,HLS_SYN_FF=7421,HLS_SYN_LUT=6282,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal M_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal M_ce0 : STD_LOGIC;
    signal M_we0 : STD_LOGIC;
    signal M_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal M_ce1 : STD_LOGIC;
    signal M_q1 : STD_LOGIC_VECTOR (10 downto 0);
    signal buffer_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buffer_ce0 : STD_LOGIC;
    signal buffer_we0 : STD_LOGIC;
    signal buffer_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buffer_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buffer_ce1 : STD_LOGIC;
    signal buffer_we1 : STD_LOGIC;
    signal buffer_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_ap_start : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_ap_done : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_ap_idle : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_ap_ready : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_M_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_M_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_M_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_M_d0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_buffer_r_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_buffer_r_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_buffer_r_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_buffer_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_ap_start : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_ap_done : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_ap_idle : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_ap_ready : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_M_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_M_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_M_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_M_ce1 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_ce1 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_we1 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component main_main_Pipeline_VITIS_LOOP_18_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        M_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        M_ce0 : OUT STD_LOGIC;
        M_we0 : OUT STD_LOGIC;
        M_d0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buffer_r_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buffer_r_ce0 : OUT STD_LOGIC;
        buffer_r_we0 : OUT STD_LOGIC;
        buffer_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_main_Pipeline_VITIS_LOOP_7_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        M_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        M_ce0 : OUT STD_LOGIC;
        M_q0 : IN STD_LOGIC_VECTOR (10 downto 0);
        M_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        M_ce1 : OUT STD_LOGIC;
        M_q1 : IN STD_LOGIC_VECTOR (10 downto 0);
        buffer_r_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buffer_r_ce0 : OUT STD_LOGIC;
        buffer_r_we0 : OUT STD_LOGIC;
        buffer_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buffer_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buffer_r_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buffer_r_ce1 : OUT STD_LOGIC;
        buffer_r_we1 : OUT STD_LOGIC;
        buffer_r_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buffer_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_M_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (10 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component main_buffer_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    M_U : component main_M_RAM_AUTO_1R1W
    generic map (
        DataWidth => 11,
        AddressRange => 2000,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => M_address0,
        ce0 => M_ce0,
        we0 => M_we0,
        d0 => grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_M_d0,
        q0 => M_q0,
        address1 => grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_M_address1,
        ce1 => M_ce1,
        q1 => M_q1);

    buffer_U : component main_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2000,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_address0,
        ce0 => buffer_ce0,
        we0 => buffer_we0,
        d0 => buffer_d0,
        q0 => buffer_q0,
        address1 => grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_address1,
        ce1 => buffer_ce1,
        we1 => buffer_we1,
        d1 => grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_d1,
        q1 => buffer_q1);

    grp_main_Pipeline_VITIS_LOOP_18_1_fu_22 : component main_main_Pipeline_VITIS_LOOP_18_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_ap_start,
        ap_done => grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_ap_done,
        ap_idle => grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_ap_idle,
        ap_ready => grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_ap_ready,
        M_address0 => grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_M_address0,
        M_ce0 => grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_M_ce0,
        M_we0 => grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_M_we0,
        M_d0 => grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_M_d0,
        buffer_r_address0 => grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_buffer_r_address0,
        buffer_r_ce0 => grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_buffer_r_ce0,
        buffer_r_we0 => grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_buffer_r_we0,
        buffer_r_d0 => grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_buffer_r_d0);

    grp_main_Pipeline_VITIS_LOOP_7_1_fu_30 : component main_main_Pipeline_VITIS_LOOP_7_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_ap_start,
        ap_done => grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_ap_done,
        ap_idle => grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_ap_idle,
        ap_ready => grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_ap_ready,
        M_address0 => grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_M_address0,
        M_ce0 => grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_M_ce0,
        M_q0 => M_q0,
        M_address1 => grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_M_address1,
        M_ce1 => grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_M_ce1,
        M_q1 => M_q1,
        buffer_r_address0 => grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_address0,
        buffer_r_ce0 => grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_ce0,
        buffer_r_we0 => grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_we0,
        buffer_r_d0 => grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_d0,
        buffer_r_q0 => buffer_q0,
        buffer_r_address1 => grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_address1,
        buffer_r_ce1 => grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_ce1,
        buffer_r_we1 => grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_we1,
        buffer_r_d1 => grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_d1,
        buffer_r_q1 => buffer_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_ap_ready = ap_const_logic_1)) then 
                    grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_ap_ready = ap_const_logic_1)) then 
                    grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_ap_done, grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;

    M_address0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_M_address0, grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_M_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_address0 <= grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_M_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            M_address0 <= grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_M_address0;
        else 
            M_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    M_ce0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_M_ce0, grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_M_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_ce0 <= grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_M_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            M_ce0 <= grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_M_ce0;
        else 
            M_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    M_ce1_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_M_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_ce1 <= grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_M_ce1;
        else 
            M_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    M_we0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_M_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            M_we0 <= grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_M_we0;
        else 
            M_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_ap_done)
    begin
        if ((grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_ap_done)
    begin
        if ((grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_ap_done, ap_CS_fsm_state4)
    begin
        if (((grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_ap_done, ap_CS_fsm_state4)
    begin
        if (((grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= ap_const_lv32_0;

    buffer_address0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_buffer_r_address0, grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_address0 <= grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buffer_address0 <= grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_buffer_r_address0;
        else 
            buffer_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buffer_ce0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_buffer_r_ce0, grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_ce0 <= grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buffer_ce0 <= grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_buffer_r_ce0;
        else 
            buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_ce1_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_ce1 <= grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_ce1;
        else 
            buffer_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_d0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_buffer_r_d0, grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_d0 <= grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buffer_d0 <= grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_buffer_r_d0;
        else 
            buffer_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buffer_we0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_buffer_r_we0, grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_we0 <= grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buffer_we0 <= grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_buffer_r_we0;
        else 
            buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_we1_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_we1 <= grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_buffer_r_we1;
        else 
            buffer_we1 <= ap_const_logic_0;
        end if; 
    end process;

    grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_ap_start <= grp_main_Pipeline_VITIS_LOOP_18_1_fu_22_ap_start_reg;
    grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_ap_start <= grp_main_Pipeline_VITIS_LOOP_7_1_fu_30_ap_start_reg;
end behav;
