<profile>

<section name = "Vitis HLS Report for 'matmul_1_Pipeline_loop1_loop2'" level="0">
<item name = "Date">Sun Jun 30 22:43:07 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">MatMul</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.297 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">22, 22, 0.220 us, 0.220 us, 22, 22, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop1_loop2">20, 20, 13, 1, 1, 9, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 71, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 15, 915, 1002, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 357, 64, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_3_full_dsp_1_U29">fadd_32ns_32ns_32_3_full_dsp_1, 0, 2, 177, 229, 0</column>
<column name="fadd_32ns_32ns_32_3_full_dsp_1_U30">fadd_32ns_32ns_32_3_full_dsp_1, 0, 2, 177, 229, 0</column>
<column name="fadd_32ns_32ns_32_3_full_dsp_1_U31">fadd_32ns_32ns_32_3_full_dsp_1, 0, 2, 177, 229, 0</column>
<column name="fmul_32ns_32ns_32_2_max_dsp_1_U32">fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 77, 0</column>
<column name="fmul_32ns_32ns_32_2_max_dsp_1_U33">fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 77, 0</column>
<column name="fmul_32ns_32ns_32_2_max_dsp_1_U34">fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 77, 0</column>
<column name="mux_3_2_32_1_1_U35">mux_3_2_32_1_1, 0, 0, 0, 14, 0</column>
<column name="mux_3_2_32_1_1_U36">mux_3_2_32_1_1, 0, 0, 0, 14, 0</column>
<column name="mux_3_2_32_1_1_U37">mux_3_2_32_1_1, 0, 0, 0, 14, 0</column>
<column name="mux_3_2_32_1_1_U38">mux_3_2_32_1_1, 0, 0, 0, 14, 0</column>
<column name="mux_3_2_32_1_1_U39">mux_3_2_32_1_1, 0, 0, 0, 14, 0</column>
<column name="mux_3_2_32_1_1_U40">mux_3_2_32_1_1, 0, 0, 0, 14, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln49_1_fu_260_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln49_fu_272_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln50_fu_300_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln56_fu_394_p2">+, 0, 0, 7, 4, 4</column>
<column name="sub_ln56_fu_385_p2">-, 0, 0, 7, 4, 4</column>
<column name="icmp_ln49_fu_254_p2">icmp, 0, 0, 12, 4, 4</column>
<column name="icmp_ln50_fu_278_p2">icmp, 0, 0, 9, 2, 2</column>
<column name="select_ln14_fu_284_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln49_fu_292_p3">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_col_load">9, 2, 2, 4</column>
<column name="ap_sig_allocacmp_indvar_flatten48_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_row_load">9, 2, 2, 4</column>
<column name="col_fu_78">9, 2, 2, 4</column>
<column name="indvar_flatten48_fu_86">9, 2, 4, 8</column>
<column name="row_fu_82">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="col_fu_78">2, 0, 2, 0</column>
<column name="indvar_flatten48_fu_86">4, 0, 4, 0</column>
<column name="mul_1_reg_567">32, 0, 32, 0</column>
<column name="mul_2_reg_587">32, 0, 32, 0</column>
<column name="mul_reg_547">32, 0, 32, 0</column>
<column name="res_1_reg_582">32, 0, 32, 0</column>
<column name="res_2_reg_592">32, 0, 32, 0</column>
<column name="res_reg_562">32, 0, 32, 0</column>
<column name="row_fu_82">2, 0, 2, 0</column>
<column name="select_ln14_reg_520">2, 0, 2, 0</column>
<column name="select_ln49_reg_528">2, 0, 2, 0</column>
<column name="select_ln14_reg_520">64, 32, 2, 0</column>
<column name="select_ln49_reg_528">64, 32, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matmul_1_Pipeline_loop1_loop2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matmul_1_Pipeline_loop1_loop2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matmul_1_Pipeline_loop1_loop2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matmul_1_Pipeline_loop1_loop2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matmul_1_Pipeline_loop1_loop2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matmul_1_Pipeline_loop1_loop2, return value</column>
<column name="p_reload99">in, 32, ap_none, p_reload99, scalar</column>
<column name="p_reload98">in, 32, ap_none, p_reload98, scalar</column>
<column name="p_reload97">in, 32, ap_none, p_reload97, scalar</column>
<column name="p_reload96">in, 32, ap_none, p_reload96, scalar</column>
<column name="p_reload95">in, 32, ap_none, p_reload95, scalar</column>
<column name="p_reload94">in, 32, ap_none, p_reload94, scalar</column>
<column name="p_reload93">in, 32, ap_none, p_reload93, scalar</column>
<column name="p_reload92">in, 32, ap_none, p_reload92, scalar</column>
<column name="p_reload">in, 32, ap_none, p_reload, scalar</column>
<column name="output_C_address0">out, 4, ap_memory, output_C, array</column>
<column name="output_C_ce0">out, 1, ap_memory, output_C, array</column>
<column name="output_C_we0">out, 1, ap_memory, output_C, array</column>
<column name="output_C_d0">out, 32, ap_memory, output_C, array</column>
<column name="p_reload118">in, 32, ap_none, p_reload118, scalar</column>
<column name="p_reload117">in, 32, ap_none, p_reload117, scalar</column>
<column name="p_reload116">in, 32, ap_none, p_reload116, scalar</column>
<column name="p_reload115">in, 32, ap_none, p_reload115, scalar</column>
<column name="p_reload114">in, 32, ap_none, p_reload114, scalar</column>
<column name="p_reload113">in, 32, ap_none, p_reload113, scalar</column>
<column name="p_reload112">in, 32, ap_none, p_reload112, scalar</column>
<column name="p_reload111">in, 32, ap_none, p_reload111, scalar</column>
<column name="p_reload110">in, 32, ap_none, p_reload110, scalar</column>
</table>
</item>
</section>
</profile>
