Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jun 12 17:49:55 2023
| Host         : T7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file temp_sens_top_control_sets_placed.rpt
| Design       : temp_sens_top
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |           11 |
| No           | No                    | Yes                    |              17 |            6 |
| No           | Yes                   | No                     |              24 |            6 |
| Yes          | No                    | No                     |              16 |            7 |
| Yes          | No                    | Yes                    |               5 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+----------------------------------------------------+-----------------------------+------------------+----------------+
|        Clock Signal       |                    Enable Signal                   |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+---------------------------+----------------------------------------------------+-----------------------------+------------------+----------------+
|  CLK100MHZ_i_IBUF_BUFG    |                                                    |                             |                3 |              4 |
|  w_200kHz_BUFG            | interf_i2c/FSM_sequential_state_reg_reg[4]_i_1_n_0 | srst_i_IBUF                 |                2 |              5 |
|  seg/SEG_o_reg[6]_i_2_n_0 |                                                    |                             |                3 |              7 |
|  CLK100MHZ_i_IBUF_BUFG    |                                                    | clkgen/counter[7]_i_1_n_0   |                2 |              8 |
|  w_200kHz_BUFG            |                                                    |                             |                5 |              9 |
|  CLK100MHZ_i_IBUF_BUFG    |                                                    | seg/anode_timer[16]_i_1_n_0 |                4 |             16 |
|  w_200kHz_BUFG            | interf_i2c/temp_data_reg                           |                             |                7 |             16 |
|  w_200kHz_BUFG            |                                                    | srst_i_IBUF                 |                6 |             17 |
+---------------------------+----------------------------------------------------+-----------------------------+------------------+----------------+


