Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Thu Feb 27 22:28:25 2020
| Host              : eee-bumblebee running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 3 -nworst 3 -name timing_post_map -file timing_post_map.rpt
| Design            : Parallel_LHT
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

clk_enable
reset
s_axis_tdata
s_axis_tlast
s_axis_tuser
s_axis_tvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

m_axis_tdata[0]
m_axis_tdata[1]
m_axis_tdata[2]
m_axis_tdata[3]
m_axis_tdata[4]
m_axis_tdata[5]
m_axis_tdata[6]
m_axis_tdata[7]
m_axis_tdata[8]
m_axis_tdata[9]
m_axis_tlast
m_axis_tuser
m_axis_tvalid

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.132        0.000                      0                17522        0.069        0.000                      0                17522        2.792        0.000                       0                  7084  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
MWCLK  {0.000 3.333}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MWCLK               4.132        0.000                      0                17522        0.069        0.000                      0                17522        2.792        0.000                       0                  7084  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        MWCLK                       
(none)                      MWCLK         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MWCLK
  To Clock:  MWCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.792ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.132ns  (required time - arrival time)
  Source:                 u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcosCenter_out1/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MWCLK rise@6.667ns - MWCLK rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.673ns (31.000%)  route 1.498ns (69.000%))
  Logic Levels:           7  (CARRY8=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7543, unset)         0.000     0.000    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcosCenter_out1/CLK
                         DSP_OUTPUT                                   r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcosCenter_out1/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[24])
                                                      0.277     0.277 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcosCenter_out1/DSP_OUTPUT_INST/P[24]
                         net (fo=1, unplaced)         0.230     0.507    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcosCenter_out1[24]
                         LUT5 (Prop_LUT5_I0_O)        0.125     0.632 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_65__89/O
                         net (fo=1, unplaced)         0.137     0.769    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_65__89_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.038     0.807 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_60__89/O
                         net (fo=8, unplaced)         0.213     1.020    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_60__89_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.058 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_58/O
                         net (fo=3, unplaced)         0.191     1.249    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_58_n_0
                         LUT4 (Prop_LUT4_I1_O)        0.038     1.287 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_56__89/O
                         net (fo=1, unplaced)         0.233     1.520    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_56__89_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_O[1])
                                                      0.081     1.601 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_24__178/O[1]
                         net (fo=1, unplaced)         0.183     1.784    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Rho[90][9]
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.822 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_21__89/O
                         net (fo=1, unplaced)         0.185     2.007    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Parallel_LHT_Kernel_out5[90][9]
                         LUT3 (Prop_LUT3_I0_O)        0.038     2.045 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_1__90/O
                         net (fo=3, unplaced)         0.126     2.171    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/D[9]
                         RAMB18E2                                     r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      6.667     6.667 r  
                                                      0.000     6.667 r  clk (IN)
                         net (fo=7543, unset)         0.000     6.667    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/clk
                         RAMB18E2                                     r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     6.667    
                         clock uncertainty           -0.035     6.632    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.329     6.303    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.303    
                         arrival time                          -2.171    
  -------------------------------------------------------------------
                         slack                                  4.132    

Slack (MET) :             4.132ns  (required time - arrival time)
  Source:                 u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcosCenter_out1/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MWCLK rise@6.667ns - MWCLK rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.673ns (31.000%)  route 1.498ns (69.000%))
  Logic Levels:           7  (CARRY8=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7543, unset)         0.000     0.000    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcosCenter_out1/CLK
                         DSP_OUTPUT                                   r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcosCenter_out1/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[24])
                                                      0.277     0.277 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcosCenter_out1/DSP_OUTPUT_INST/P[24]
                         net (fo=1, unplaced)         0.230     0.507    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcosCenter_out1[24]
                         LUT5 (Prop_LUT5_I0_O)        0.125     0.632 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_65__89/O
                         net (fo=1, unplaced)         0.137     0.769    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_65__89_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.038     0.807 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_60__89/O
                         net (fo=8, unplaced)         0.213     1.020    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_60__89_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.058 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_58/O
                         net (fo=3, unplaced)         0.191     1.249    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_58_n_0
                         LUT4 (Prop_LUT4_I1_O)        0.038     1.287 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_56__89/O
                         net (fo=1, unplaced)         0.233     1.520    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_56__89_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_O[1])
                                                      0.081     1.601 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_24__178/O[1]
                         net (fo=1, unplaced)         0.183     1.784    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Rho[90][9]
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.822 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_21__89/O
                         net (fo=1, unplaced)         0.185     2.007    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Parallel_LHT_Kernel_out5[90][9]
                         LUT3 (Prop_LUT3_I0_O)        0.038     2.045 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_1__90/O
                         net (fo=3, unplaced)         0.126     2.171    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/D[9]
                         RAMB18E2                                     r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      6.667     6.667 r  
                                                      0.000     6.667 r  clk (IN)
                         net (fo=7543, unset)         0.000     6.667    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/clk
                         RAMB18E2                                     r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     6.667    
                         clock uncertainty           -0.035     6.632    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.329     6.303    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.303    
                         arrival time                          -2.171    
  -------------------------------------------------------------------
                         slack                                  4.132    

Slack (MET) :             4.132ns  (required time - arrival time)
  Source:                 u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcosCenter_out1/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MWCLK rise@6.667ns - MWCLK rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.673ns (31.000%)  route 1.498ns (69.000%))
  Logic Levels:           7  (CARRY8=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7543, unset)         0.000     0.000    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcosCenter_out1/CLK
                         DSP_OUTPUT                                   r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcosCenter_out1/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
                         DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[24])
                                                      0.277     0.277 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcosCenter_out1/DSP_OUTPUT_INST/P[24]
                         net (fo=1, unplaced)         0.230     0.507    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcosCenter_out1[24]
                         LUT5 (Prop_LUT5_I0_O)        0.125     0.632 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_65__89/O
                         net (fo=1, unplaced)         0.137     0.769    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_65__89_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.038     0.807 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_60__89/O
                         net (fo=8, unplaced)         0.213     1.020    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_60__89_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.058 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_58/O
                         net (fo=3, unplaced)         0.191     1.249    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_58_n_0
                         LUT4 (Prop_LUT4_I1_O)        0.038     1.287 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_56__89/O
                         net (fo=1, unplaced)         0.233     1.520    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_56__89_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_O[1])
                                                      0.081     1.601 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_24__178/O[1]
                         net (fo=1, unplaced)         0.183     1.784    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Rho[90][9]
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.822 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_21__89/O
                         net (fo=1, unplaced)         0.185     2.007    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Parallel_LHT_Kernel_out5[90][9]
                         LUT3 (Prop_LUT3_I0_O)        0.038     2.045 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_1__90/O
                         net (fo=3, unplaced)         0.126     2.171    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/D[9]
                         RAMB18E2                                     r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      6.667     6.667 r  
                                                      0.000     6.667 r  clk (IN)
                         net (fo=7543, unset)         0.000     6.667    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/clk
                         RAMB18E2                                     r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     6.667    
                         clock uncertainty           -0.035     6.632    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.329     6.303    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[90].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          6.303    
                         arrival time                          -2.171    
  -------------------------------------------------------------------
                         slack                                  4.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay3_out1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay3_out1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.052ns (45.217%)  route 0.063ns (54.783%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7543, unset)         0.000     0.000    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/clk
                         FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay3_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     0.038 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay3_out1_reg[9]/Q
                         net (fo=2, unplaced)         0.047     0.085    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1_reg[9]
                         LUT6 (Prop_LUT6_I5_O)        0.014     0.099 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1[9]_i_1/O
                         net (fo=1, unplaced)         0.016     0.115    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM_n_28
                         FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay3_out1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7543, unset)         0.000     0.000    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/clk
                         FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay3_out1_reg[9]/C
                         clock pessimism              0.000     0.000    
                         FDCE (Hold_FDCE_C_D)         0.046     0.046    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay3_out1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay3_out1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay3_out1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.052ns (45.217%)  route 0.063ns (54.783%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7543, unset)         0.000     0.000    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/clk
                         FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay3_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     0.038 f  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay3_out1_reg[9]/Q
                         net (fo=2, unplaced)         0.047     0.085    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1_reg[9]
                         LUT6 (Prop_LUT6_I5_O)        0.014     0.099 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1[9]_i_1/O
                         net (fo=1, unplaced)         0.016     0.115    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM_n_28
                         FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay3_out1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7543, unset)         0.000     0.000    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/clk
                         FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay3_out1_reg[9]/C
                         clock pessimism              0.000     0.000    
                         FDCE (Hold_FDCE_C_D)         0.046     0.046    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay3_out1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay3_out1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay3_out1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.052ns (45.217%)  route 0.063ns (54.783%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7543, unset)         0.000     0.000    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/clk
                         FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay3_out1_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     0.038 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay3_out1_reg[9]/Q
                         net (fo=2, unplaced)         0.047     0.085    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1_reg[9]
                         LUT6 (Prop_LUT6_I5_O)        0.014     0.099 f  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1[9]_i_1/O
                         net (fo=1, unplaced)         0.016     0.115    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM_n_28
                         FDCE                                         f  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay3_out1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7543, unset)         0.000     0.000    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/clk
                         FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay3_out1_reg[9]/C
                         clock pessimism              0.000     0.000    
                         FDCE (Hold_FDCE_C_D)         0.046     0.046    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay3_out1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MWCLK
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.667       5.098                u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[3].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.667       5.098                u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[40].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.667       5.098                u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[41].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         3.333       2.792                u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[3].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         3.333       2.792                u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[3].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         3.333       2.792                u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[3].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         3.333       2.792                u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[3].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         3.333       2.792                u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[3].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         3.333       2.792                u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[3].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKBWRCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=5677, unset)         0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=5677, unset)         0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=5677, unset)         0.000     0.000    clk_enable
                                                                      f  ce_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=5677, unset)         0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=5677, unset)         0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=5677, unset)         0.000     0.000    clk_enable
                                                                      f  ce_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MWCLK
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            m_axis_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.967ns  (logic 1.302ns (66.192%)  route 0.665ns (33.808%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7543, unset)         0.000     0.000    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/clk
                         RAMB18E2                                     r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.916     0.916 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=10, unplaced)        0.239     1.155    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/hps254_out[0]
                         LUT6 (Prop_LUT6_I0_O)        0.145     1.300 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0_i_51/O
                         net (fo=1, unplaced)         0.032     1.332    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0_i_51_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     1.401 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0_i_31/O
                         net (fo=1, unplaced)         0.000     1.401    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0_i_31_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     1.431 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0_i_13/O
                         net (fo=1, unplaced)         0.187     1.618    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0_i_13_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.037     1.655 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.024     1.679    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.067     1.746 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.183     1.929    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_2
                         LUT6 (Prop_LUT6_I3_O)        0.038     1.967 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0/O
                         net (fo=0)                   0.000     1.967    m_axis_tdata[0]
                                                                      r  m_axis_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            m_axis_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.967ns  (logic 1.302ns (66.192%)  route 0.665ns (33.808%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7543, unset)         0.000     0.000    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/clk
                         RAMB18E2                                     r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.916     0.916 f  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=10, unplaced)        0.239     1.155    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/hps254_out[0]
                         LUT6 (Prop_LUT6_I0_O)        0.145     1.300 f  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0_i_51/O
                         net (fo=1, unplaced)         0.032     1.332    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0_i_51_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     1.401 f  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0_i_31/O
                         net (fo=1, unplaced)         0.000     1.401    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0_i_31_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     1.431 f  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0_i_13/O
                         net (fo=1, unplaced)         0.187     1.618    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0_i_13_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.037     1.655 f  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.024     1.679    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.067     1.746 f  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.183     1.929    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_2
                         LUT6 (Prop_LUT6_I3_O)        0.038     1.967 f  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0/O
                         net (fo=0)                   0.000     1.967    m_axis_tdata[0]
                                                                      f  m_axis_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[35].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            m_axis_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.965ns  (logic 1.302ns (66.260%)  route 0.663ns (33.740%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7543, unset)         0.000     0.000    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[35].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/clk
                         RAMB18E2                                     r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[35].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.916     0.916 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[35].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=10, unplaced)        0.239     1.155    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[35].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/hps286_out[0]
                         LUT6 (Prop_LUT6_I0_O)        0.145     1.300 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[35].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0_i_55/O
                         net (fo=1, unplaced)         0.032     1.332    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[35].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0_i_55_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     1.401 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[35].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0_i_33/O
                         net (fo=1, unplaced)         0.000     1.401    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[35].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0_i_33_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     1.431 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[35].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0_i_14/O
                         net (fo=1, unplaced)         0.185     1.616    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0_i_2_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     1.653 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.024     1.677    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0_i_5_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.067     1.744 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[51].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.183     1.927    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_2
                         LUT6 (Prop_LUT6_I3_O)        0.038     1.965 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[179].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/m_axis_tdata[0]_INST_0/O
                         net (fo=0)                   0.000     1.965    m_axis_tdata[0]
                                                                      r  m_axis_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 delayMatch2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            m_axis_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7543, unset)         0.000     0.000    clk
                         FDCE                                         r  delayMatch2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     0.038 r  delayMatch2_reg_reg[1]/Q
                         net (fo=0)                   0.000     0.038    m_axis_tlast
                                                                      r  m_axis_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayMatch2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            m_axis_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7543, unset)         0.000     0.000    clk
                         FDCE                                         r  delayMatch2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     0.038 f  delayMatch2_reg_reg[1]/Q
                         net (fo=0)                   0.000     0.038    m_axis_tlast
                                                                      f  m_axis_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayMatch1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            m_axis_tuser
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7543, unset)         0.000     0.000    clk
                         FDCE                                         r  delayMatch1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     0.038 r  delayMatch1_reg_reg[1]/Q
                         net (fo=0)                   0.000     0.038    m_axis_tuser
                                                                      r  m_axis_tuser (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  MWCLK

Max Delay         13817 Endpoints
Min Delay         13817 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[0][0]/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.326ns  (logic 0.053ns (16.258%)  route 0.273ns (83.742%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=5677, unset)         0.000     0.000    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/clk_enable
                         LUT2 (Prop_LUT2_I0_O)        0.053     0.053 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1[0][8]_i_1/O
                         net (fo=819, unplaced)       0.273     0.326    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1[0]__0
                         FDCE                                         r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7543, unset)         0.000     0.000    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/clk
                         FDCE                                         r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[0][0]/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[0][0]/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.326ns  (logic 0.053ns (16.258%)  route 0.273ns (83.742%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=5677, unset)         0.000     0.000    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/clk_enable
                         LUT2 (Prop_LUT2_I0_O)        0.053     0.053 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1[0][8]_i_1/O
                         net (fo=819, unplaced)       0.273     0.326    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1[0]__0
                         FDCE                                         r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7543, unset)         0.000     0.000    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/clk
                         FDCE                                         r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[0][0]/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[0][0]/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.326ns  (logic 0.053ns (16.258%)  route 0.273ns (83.742%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=5677, unset)         0.000     0.000    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/clk_enable
                         LUT2 (Prop_LUT2_I0_O)        0.053     0.053 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1[0][8]_i_1/O
                         net (fo=819, unplaced)       0.273     0.326    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1[0]__0
                         FDCE                                         f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7543, unset)         0.000     0.000    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/clk
                         FDCE                                         r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Unit_Delay_Enabled_Synchronous_out1_reg[0][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Unit_Delay_Enabled_Synchronous_out1_reg[8]_i_5/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=5677, unset)         0.000     0.000    clk_enable
                         FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[8]_i_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7543, unset)         0.000     0.000    clk
                         FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[8]_i_5/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Unit_Delay_Enabled_Synchronous_out1_reg[8]_i_5/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=5677, unset)         0.000     0.000    clk_enable
                         FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[8]_i_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7543, unset)         0.000     0.000    clk
                         FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[8]_i_5/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Unit_Delay_Enabled_Synchronous_out1_reg[8]_i_5/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=5677, unset)         0.000     0.000    clk_enable
                         FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[8]_i_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7543, unset)         0.000     0.000    clk
                         FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[8]_i_5/C





