{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755086419244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755086419246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 13 17:00:19 2025 " "Processing started: Wed Aug 13 17:00:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755086419246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755086419246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rv32im -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off rv32im -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755086419246 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755086419836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755086419837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "top_tb.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755086428272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755086428272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755086428274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755086428274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv.sv 1 1 " "Found 1 design units, including 1 entities, in source file riscv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv " "Found entity 1: riscv" {  } { { "riscv.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/riscv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755086428277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755086428277 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registers.sv(10) " "Verilog HDL warning at registers.sv(10): extended using \"x\" or \"z\"" {  } { { "registers.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/registers.sv" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1755086428278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.sv 5 5 " "Found 5 design units, including 5 entities, in source file registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IFregister " "Found entity 1: IFregister" {  } { { "registers.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/registers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755086428280 ""} { "Info" "ISGN_ENTITY_NAME" "2 IFIDregister " "Found entity 2: IFIDregister" {  } { { "registers.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/registers.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755086428280 ""} { "Info" "ISGN_ENTITY_NAME" "3 IDEXregister " "Found entity 3: IDEXregister" {  } { { "registers.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/registers.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755086428280 ""} { "Info" "ISGN_ENTITY_NAME" "4 EXMEMregister " "Found entity 4: EXMEMregister" {  } { { "registers.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/registers.sv" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755086428280 ""} { "Info" "ISGN_ENTITY_NAME" "5 MEMWBregister " "Found entity 5: MEMWBregister" {  } { { "registers.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/registers.sv" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755086428280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755086428280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/maindec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755086428281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755086428281 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "loadext.sv(40) " "Verilog HDL warning at loadext.sv(40): extended using \"x\" or \"z\"" {  } { { "loadext.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/loadext.sv" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1755086428283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadext.sv 1 1 " "Found 1 design units, including 1 entities, in source file loadext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 loadext " "Found entity 1: loadext" {  } { { "loadext.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/loadext.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755086428283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755086428283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755086428285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755086428285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard " "Found entity 1: hazard" {  } { { "hazard.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/hazard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755086428287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755086428287 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(18) " "Verilog HDL warning at extend.sv(18): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/extend.sv" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1755086428289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755086428289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755086428289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755086428291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755086428291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755086428293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755086428293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755086428295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755086428295 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "blocks.sv(84) " "Verilog HDL warning at blocks.sv(84): extended using \"x\" or \"z\"" {  } { { "blocks.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/blocks.sv" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1755086428297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocks.sv 7 7 " "Found 7 design units, including 7 entities, in source file blocks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "blocks.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/blocks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755086428297 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2 " "Found entity 2: mux2" {  } { { "blocks.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/blocks.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755086428297 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux3 " "Found entity 3: mux3" {  } { { "blocks.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/blocks.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755086428297 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux4 " "Found entity 4: mux4" {  } { { "blocks.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/blocks.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755086428297 ""} { "Info" "ISGN_ENTITY_NAME" "5 regfile " "Found entity 5: regfile" {  } { { "blocks.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/blocks.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755086428297 ""} { "Info" "ISGN_ENTITY_NAME" "6 alu " "Found entity 6: alu" {  } { { "blocks.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/blocks.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755086428297 ""} { "Info" "ISGN_ENTITY_NAME" "7 branch_unit " "Found entity 7: branch_unit" {  } { { "blocks.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/blocks.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755086428297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755086428297 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "aludec.sv(41) " "Verilog HDL warning at aludec.sv(41): extended using \"x\" or \"z\"" {  } { { "aludec.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/aludec.sv" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1755086428299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/aludec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755086428299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755086428299 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755086428333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv riscv:riscv " "Elaborating entity \"riscv\" for hierarchy \"riscv:riscv\"" {  } { { "top.sv" "riscv" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755086428411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller riscv:riscv\|controller:c " "Elaborating entity \"controller\" for hierarchy \"riscv:riscv\|controller:c\"" {  } { { "riscv.sv" "c" { Text "C:/intelFPGA_lite/rv32im(1)/riscv.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755086428423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec riscv:riscv\|controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"riscv:riscv\|controller:c\|maindec:md\"" {  } { { "controller.sv" "md" { Text "C:/intelFPGA_lite/rv32im(1)/controller.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755086428431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec riscv:riscv\|controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"riscv:riscv\|controller:c\|aludec:ad\"" {  } { { "controller.sv" "ad" { Text "C:/intelFPGA_lite/rv32im(1)/controller.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755086428443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath riscv:riscv\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"riscv:riscv\|datapath:dp\"" {  } { { "riscv.sv" "dp" { Text "C:/intelFPGA_lite/rv32im(1)/riscv.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755086428451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 riscv:riscv\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"riscv:riscv\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "C:/intelFPGA_lite/rv32im(1)/datapath.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755086428497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFregister riscv:riscv\|datapath:dp\|IFregister:ifreg " "Elaborating entity \"IFregister\" for hierarchy \"riscv:riscv\|datapath:dp\|IFregister:ifreg\"" {  } { { "datapath.sv" "ifreg" { Text "C:/intelFPGA_lite/rv32im(1)/datapath.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755086428505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder riscv:riscv\|datapath:dp\|adder:pcplus4 " "Elaborating entity \"adder\" for hierarchy \"riscv:riscv\|datapath:dp\|adder:pcplus4\"" {  } { { "datapath.sv" "pcplus4" { Text "C:/intelFPGA_lite/rv32im(1)/datapath.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755086428514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFIDregister riscv:riscv\|datapath:dp\|IFIDregister:ifidreg " "Elaborating entity \"IFIDregister\" for hierarchy \"riscv:riscv\|datapath:dp\|IFIDregister:ifidreg\"" {  } { { "datapath.sv" "ifidreg" { Text "C:/intelFPGA_lite/rv32im(1)/datapath.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755086428522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile riscv:riscv\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"riscv:riscv\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/intelFPGA_lite/rv32im(1)/datapath.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755086428536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend riscv:riscv\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"riscv:riscv\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/intelFPGA_lite/rv32im(1)/datapath.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755086428778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEXregister riscv:riscv\|datapath:dp\|IDEXregister:idexreg " "Elaborating entity \"IDEXregister\" for hierarchy \"riscv:riscv\|datapath:dp\|IDEXregister:idexreg\"" {  } { { "datapath.sv" "idexreg" { Text "C:/intelFPGA_lite/rv32im(1)/datapath.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755086428786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 riscv:riscv\|datapath:dp\|mux3:SrcAE_input1mux " "Elaborating entity \"mux3\" for hierarchy \"riscv:riscv\|datapath:dp\|mux3:SrcAE_input1mux\"" {  } { { "datapath.sv" "SrcAE_input1mux" { Text "C:/intelFPGA_lite/rv32im(1)/datapath.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755086428807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_unit riscv:riscv\|datapath:dp\|branch_unit:bu " "Elaborating entity \"branch_unit\" for hierarchy \"riscv:riscv\|datapath:dp\|branch_unit:bu\"" {  } { { "datapath.sv" "bu" { Text "C:/intelFPGA_lite/rv32im(1)/datapath.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755086428817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu riscv:riscv\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"riscv:riscv\|datapath:dp\|alu:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/intelFPGA_lite/rv32im(1)/datapath.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755086428827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEMregister riscv:riscv\|datapath:dp\|EXMEMregister:exmemreg " "Elaborating entity \"EXMEMregister\" for hierarchy \"riscv:riscv\|datapath:dp\|EXMEMregister:exmemreg\"" {  } { { "datapath.sv" "exmemreg" { Text "C:/intelFPGA_lite/rv32im(1)/datapath.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755086428840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loadext riscv:riscv\|datapath:dp\|loadext:loadext " "Elaborating entity \"loadext\" for hierarchy \"riscv:riscv\|datapath:dp\|loadext:loadext\"" {  } { { "datapath.sv" "loadext" { Text "C:/intelFPGA_lite/rv32im(1)/datapath.sv" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755086428857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWBregister riscv:riscv\|datapath:dp\|MEMWBregister:wbreg " "Elaborating entity \"MEMWBregister\" for hierarchy \"riscv:riscv\|datapath:dp\|MEMWBregister:wbreg\"" {  } { { "datapath.sv" "wbreg" { Text "C:/intelFPGA_lite/rv32im(1)/datapath.sv" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755086428867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 riscv:riscv\|datapath:dp\|mux4:ResultWmux " "Elaborating entity \"mux4\" for hierarchy \"riscv:riscv\|datapath:dp\|mux4:ResultWmux\"" {  } { { "datapath.sv" "ResultWmux" { Text "C:/intelFPGA_lite/rv32im(1)/datapath.sv" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755086428884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard riscv:riscv\|hazard:hu " "Elaborating entity \"hazard\" for hierarchy \"riscv:riscv\|hazard:hu\"" {  } { { "riscv.sv" "hu" { Text "C:/intelFPGA_lite/rv32im(1)/riscv.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755086428893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:im " "Elaborating entity \"imem\" for hierarchy \"imem:im\"" {  } { { "top.sv" "im" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755086428901 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.sv(5) " "Net \"RAM.data_a\" at imem.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/imem.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755086428906 "|top|imem:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.sv(5) " "Net \"RAM.waddr_a\" at imem.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/imem.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755086428906 "|top|imem:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.sv(5) " "Net \"RAM.we_a\" at imem.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/imem.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1755086428906 "|top|imem:im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dm " "Elaborating entity \"dmem\" for hierarchy \"dmem:dm\"" {  } { { "top.sv" "dm" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755086428917 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "RAM dmem.sv(8) " "Verilog HDL warning at dmem.sv(8): initial value for variable RAM should be constant" {  } { { "dmem.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/dmem.sv" 8 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1755086428921 "|top|dmem:dm"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "imem:im\|RAM " "RAM logic \"imem:im\|RAM\" is uninferred due to inappropriate RAM size" {  } { { "imem.sv" "RAM" { Text "C:/intelFPGA_lite/rv32im(1)/imem.sv" 5 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1755086430869 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1755086430869 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/rv32im(1)/db/top.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/rv32im(1)/db/top.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1755086430872 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1755086431402 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RD_instr\[4\] GND " "Pin \"RD_instr\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_instr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_instr\[8\] GND " "Pin \"RD_instr\[8\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_instr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_instr\[9\] GND " "Pin \"RD_instr\[9\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_instr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_instr\[10\] GND " "Pin \"RD_instr\[10\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_instr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_instr\[11\] GND " "Pin \"RD_instr\[11\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_instr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_instr\[12\] GND " "Pin \"RD_instr\[12\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_instr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_instr\[13\] GND " "Pin \"RD_instr\[13\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_instr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_instr\[14\] GND " "Pin \"RD_instr\[14\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_instr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_instr\[15\] GND " "Pin \"RD_instr\[15\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_instr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_instr\[17\] GND " "Pin \"RD_instr\[17\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_instr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_instr\[18\] GND " "Pin \"RD_instr\[18\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_instr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_instr\[19\] GND " "Pin \"RD_instr\[19\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_instr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_instr\[20\] GND " "Pin \"RD_instr\[20\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_instr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_instr\[21\] GND " "Pin \"RD_instr\[21\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_instr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_instr\[22\] GND " "Pin \"RD_instr\[22\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_instr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_instr\[23\] GND " "Pin \"RD_instr\[23\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_instr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_instr\[24\] GND " "Pin \"RD_instr\[24\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_instr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_instr\[25\] GND " "Pin \"RD_instr\[25\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_instr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_instr\[26\] GND " "Pin \"RD_instr\[26\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_instr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_instr\[27\] GND " "Pin \"RD_instr\[27\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_instr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_instr\[28\] GND " "Pin \"RD_instr\[28\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_instr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_instr\[29\] GND " "Pin \"RD_instr\[29\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_instr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_instr\[30\] GND " "Pin \"RD_instr\[30\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_instr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_instr\[31\] GND " "Pin \"RD_instr\[31\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_instr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[0\] GND " "Pin \"RD_data\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[1\] GND " "Pin \"RD_data\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[2\] GND " "Pin \"RD_data\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[3\] GND " "Pin \"RD_data\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[4\] GND " "Pin \"RD_data\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[5\] GND " "Pin \"RD_data\[5\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[6\] GND " "Pin \"RD_data\[6\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[7\] GND " "Pin \"RD_data\[7\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[8\] GND " "Pin \"RD_data\[8\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[9\] GND " "Pin \"RD_data\[9\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[10\] GND " "Pin \"RD_data\[10\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[11\] GND " "Pin \"RD_data\[11\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[12\] GND " "Pin \"RD_data\[12\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[13\] GND " "Pin \"RD_data\[13\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[14\] GND " "Pin \"RD_data\[14\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[15\] GND " "Pin \"RD_data\[15\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[16\] GND " "Pin \"RD_data\[16\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[17\] GND " "Pin \"RD_data\[17\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[18\] GND " "Pin \"RD_data\[18\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[19\] GND " "Pin \"RD_data\[19\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[20\] GND " "Pin \"RD_data\[20\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[21\] GND " "Pin \"RD_data\[21\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[22\] GND " "Pin \"RD_data\[22\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[23\] GND " "Pin \"RD_data\[23\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[24\] GND " "Pin \"RD_data\[24\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[25\] GND " "Pin \"RD_data\[25\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[26\] GND " "Pin \"RD_data\[26\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[27\] GND " "Pin \"RD_data\[27\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[28\] GND " "Pin \"RD_data\[28\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[29\] GND " "Pin \"RD_data\[29\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[30\] GND " "Pin \"RD_data\[30\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_data\[31\] GND " "Pin \"RD_data\[31\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|RD_data[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF\[0\] GND " "Pin \"PCF\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|PCF[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCF\[1\] GND " "Pin \"PCF\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|PCF[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultM\[0\] GND " "Pin \"ALUResultM\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|ALUResultM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultM\[1\] GND " "Pin \"ALUResultM\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|ALUResultM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[0\] GND " "Pin \"WriteDataM\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[1\] GND " "Pin \"WriteDataM\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[2\] GND " "Pin \"WriteDataM\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[3\] GND " "Pin \"WriteDataM\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[4\] GND " "Pin \"WriteDataM\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[5\] GND " "Pin \"WriteDataM\[5\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[6\] GND " "Pin \"WriteDataM\[6\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[7\] GND " "Pin \"WriteDataM\[7\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[8\] GND " "Pin \"WriteDataM\[8\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[9\] GND " "Pin \"WriteDataM\[9\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[10\] GND " "Pin \"WriteDataM\[10\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[11\] GND " "Pin \"WriteDataM\[11\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[12\] GND " "Pin \"WriteDataM\[12\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[13\] GND " "Pin \"WriteDataM\[13\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[14\] GND " "Pin \"WriteDataM\[14\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[15\] GND " "Pin \"WriteDataM\[15\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[16\] GND " "Pin \"WriteDataM\[16\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[17\] GND " "Pin \"WriteDataM\[17\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[18\] GND " "Pin \"WriteDataM\[18\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[19\] GND " "Pin \"WriteDataM\[19\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[20\] GND " "Pin \"WriteDataM\[20\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[21\] GND " "Pin \"WriteDataM\[21\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[22\] GND " "Pin \"WriteDataM\[22\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[23\] GND " "Pin \"WriteDataM\[23\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[24\] GND " "Pin \"WriteDataM\[24\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[25\] GND " "Pin \"WriteDataM\[25\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[26\] GND " "Pin \"WriteDataM\[26\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[27\] GND " "Pin \"WriteDataM\[27\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[28\] GND " "Pin \"WriteDataM\[28\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[29\] GND " "Pin \"WriteDataM\[29\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[30\] GND " "Pin \"WriteDataM\[30\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteDataM\[31\] GND " "Pin \"WriteDataM\[31\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/intelFPGA_lite/rv32im(1)/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755086431454 "|top|WriteDataM[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1755086431454 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1755086431576 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1213 " "1213 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1755086431931 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/rv32im(1)/output_files/top.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/rv32im(1)/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755086432063 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755086432288 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755086432288 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "322 " "Implemented 322 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755086432556 ""} { "Info" "ICUT_CUT_TM_OPINS" "160 " "Implemented 160 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755086432556 ""} { "Info" "ICUT_CUT_TM_LCELLS" "160 " "Implemented 160 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755086432556 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755086432556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 100 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4917 " "Peak virtual memory: 4917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755086432588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 13 17:00:32 2025 " "Processing ended: Wed Aug 13 17:00:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755086432588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755086432588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755086432588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755086432588 ""}
