[
  {
    "path": ".github",
    "mode": "040000",
    "type": "tree",
    "sha": "171f55331d5056202a56d75a42aeaf9847688cc8",
    "url": "https://api.github.com/repos/FPGAwars/apio/git/trees/171f55331d5056202a56d75a42aeaf9847688cc8"
  },
  {
    "path": ".gitignore",
    "mode": "100644",
    "type": "blob",
    "sha": "962a4f29431c426e5b30c9ed2f13f9742e4435eb",
    "size": 476,
    "url": "https://api.github.com/repos/FPGAwars/apio/git/blobs/962a4f29431c426e5b30c9ed2f13f9742e4435eb"
  },
  {
    "path": ".pylintrc",
    "mode": "100644",
    "type": "blob",
    "sha": "7b8bcc975d8708c588f50ddedf5bda694792fc24",
    "size": 619,
    "url": "https://api.github.com/repos/FPGAwars/apio/git/blobs/7b8bcc975d8708c588f50ddedf5bda694792fc24"
  },
  {
    "path": ".vscode",
    "mode": "040000",
    "type": "tree",
    "sha": "fe585254e4880955b81cd6d531270b4bac1adaf9",
    "url": "https://api.github.com/repos/FPGAwars/apio/git/trees/fe585254e4880955b81cd6d531270b4bac1adaf9"
  },
  {
    "path": "LICENSE",
    "mode": "100644",
    "type": "blob",
    "sha": "8cdb8451d9b90c1d4000c6f22eb86471a4568be6",
    "size": 18047,
    "url": "https://api.github.com/repos/FPGAwars/apio/git/blobs/8cdb8451d9b90c1d4000c6f22eb86471a4568be6"
  },
  {
    "path": "README.md",
    "mode": "100644",
    "type": "blob",
    "sha": "8d07a364a4f55ec0062d270e62efa2cb11a40895",
    "size": 8834,
    "url": "https://api.github.com/repos/FPGAwars/apio/git/blobs/8d07a364a4f55ec0062d270e62efa2cb11a40895"
  },
  {
    "path": "apio",
    "mode": "040000",
    "type": "tree",
    "sha": "3aa2ca386c7f035cbac601bad195e798010f8e8e",
    "url": "https://api.github.com/repos/FPGAwars/apio/git/trees/3aa2ca386c7f035cbac601bad195e798010f8e8e"
  },
  {
    "path": "docs",
    "mode": "040000",
    "type": "tree",
    "sha": "0a82216d8a189fd758f8d9e81308b948459f7394",
    "url": "https://api.github.com/repos/FPGAwars/apio/git/trees/0a82216d8a189fd758f8d9e81308b948459f7394"
  },
  {
    "path": "mkdocs.yml",
    "mode": "100644",
    "type": "blob",
    "sha": "14ade15a382e22fc565b028830448bd7717564c6",
    "size": 2995,
    "url": "https://api.github.com/repos/FPGAwars/apio/git/blobs/14ade15a382e22fc565b028830448bd7717564c6"
  },
  {
    "path": "pyproject.toml",
    "mode": "100644",
    "type": "blob",
    "sha": "972056004e1da0b7e6932d342a719415bcc11d18",
    "size": 2009,
    "url": "https://api.github.com/repos/FPGAwars/apio/git/blobs/972056004e1da0b7e6932d342a719415bcc11d18"
  },
  {
    "path": "remote-config",
    "mode": "040000",
    "type": "tree",
    "sha": "001e66f1df256c6452398d73fbffe5148d4e6c4d",
    "url": "https://api.github.com/repos/FPGAwars/apio/git/trees/001e66f1df256c6452398d73fbffe5148d4e6c4d"
  },
  {
    "path": "scripts",
    "mode": "040000",
    "type": "tree",
    "sha": "8e9bb4716abb2977648e8746290ca536422c625e",
    "url": "https://api.github.com/repos/FPGAwars/apio/git/trees/8e9bb4716abb2977648e8746290ca536422c625e"
  },
  {
    "path": "tasks.py",
    "mode": "100644",
    "type": "blob",
    "sha": "4555151e3fff3c5f7fa0edf2c9d6b0b749ea2896",
    "size": 7498,
    "url": "https://api.github.com/repos/FPGAwars/apio/git/blobs/4555151e3fff3c5f7fa0edf2c9d6b0b749ea2896"
  },
  {
    "path": "test-examples",
    "mode": "040000",
    "type": "tree",
    "sha": "d57ff56fbe2921a72484721950ea1a723838f944",
    "url": "https://api.github.com/repos/FPGAwars/apio/git/trees/d57ff56fbe2921a72484721950ea1a723838f944"
  },
  {
    "path": "test",
    "mode": "040000",
    "type": "tree",
    "sha": "e3743cfffe7f0c9aabbad0b053adda6b37b5605e",
    "url": "https://api.github.com/repos/FPGAwars/apio/git/trees/e3743cfffe7f0c9aabbad0b053adda6b37b5605e"
  },
  {
    "path": "tox.ini",
    "mode": "100644",
    "type": "blob",
    "sha": "baa4d10030ba1bd57501b7e62dd3ead5d654ae1c",
    "size": 2994,
    "url": "https://api.github.com/repos/FPGAwars/apio/git/blobs/baa4d10030ba1bd57501b7e62dd3ead5d654ae1c"
  }
]