//  Catapult Ultra Synthesis 10.5c/896140 (Production Release) Sun Sep  6 22:45:38 PDT 2020
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2020, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                 PROPERTY OF MENTOR GRAPHICS OR ITS LICENSORS
//  
//  Running on Linux r0678912@amazone.esat.kuleuven.be 4.18.0-305.3.1.el8.x86_64 x86_64 aol
//  
//  Package information: SIFLIBS v23.5_3.0, HLS_PKGS v23.5_3.0, 
//                       SIF_TOOLKITS v23.5_3.0, SIF_XILINX v23.5_3.0, 
//                       SIF_ALTERA v23.5_3.0, CCS_LIBS v23.5_3.0, 
//                       CDS_PPRO v10.3c_2, CDS_DesigChecker v10.5c, 
//                       CDS_OASYS v19.1_3.7, CDS_PSR v20.1_0.0, 
//                       DesignPad v2.78_1.0
//  
//  Start time Tue Jul 13 11:38:49 2021
# -------------------------------------------------
# Logging session transcript to file "/tmp/log3173773941a534d.0"
# Loading options from '$HOME/.catapult/10.5c-896140.aol.reg'.
solution new -state initial

solution options defaults
solution options set /General/PdfViewer okular
solution options set /ComponentLibs/SearchPath /users/students/r0678912/Downloads/zigzag/hls_impl/memories -append
solution options set /Input/CppStandard c++11
solution options set /Input/TargetPlatform x86_64
solution options set /Input/CompilerFlags -DSTALL
solution options set /Output/GenerateCycleNetlist false
solution options set /Flows/LowPower/SWITCHING_ACTIVITY_TYPE saif
solution file add ./core.h -type CHEADER
solution file add ./testbench.cpp -type C++

directive set -DESIGN_GOAL area
directive set -SPECULATE true
directive set -MERGEABLE true
directive set -REGISTER_THRESHOLD 256
directive set -MEM_MAP_THRESHOLD 32
directive set -LOGIC_OPT false
directive set -FSM_ENCODING none
directive set -FSM_BINARY_ENCODING_THRESHOLD 64
directive set -REG_MAX_FANOUT 0
directive set -NO_X_ASSIGNMENTS true
directive set -SAFE_FSM false
directive set -REGISTER_SHARING_MAX_WIDTH_DIFFERENCE 8
directive set -REGISTER_SHARING_LIMIT 0
directive set -ASSIGN_OVERHEAD 0
directive set -TIMING_CHECKS true
directive set -MUXPATH true
directive set -REALLOC true
directive set -UNROLL no
directive set -IO_MODE super
directive set -CHAN_IO_PROTOCOL use_library
directive set -ARRAY_SIZE 1024
directive set -REGISTER_IDLE_SIGNAL false
directive set -IDLE_SIGNAL {}
directive set -STALL_FLAG false
directive set -TRANSACTION_DONE_SIGNAL true
directive set -DONE_FLAG {}
directive set -READY_FLAG {}
directive set -START_FLAG {}
directive set -RESET_CLEARS_ALL_REGS use_library
directive set -CLOCK_OVERHEAD 20.000000
directive set -OPT_CONST_MULTS use_library
directive set -CHARACTERIZE_ROM false
directive set -PROTOTYPE_ROM true
directive set -ROM_THRESHOLD 64
directive set -CLUSTER_ADDTREE_IN_WIDTH_THRESHOLD 0
directive set -CLUSTER_ADDTREE_IN_COUNT_THRESHOLD 0
directive set -CLUSTER_OPT_CONSTANT_INPUTS true
directive set -CLUSTER_RTL_SYN false
directive set -CLUSTER_FAST_MODE false
directive set -CLUSTER_TYPE combinational
directive set -PROTOTYPING_ENGINE oasys
directive set -PIPELINE_RAMP_UP true

flow package option set /SCVerify/DISABLE_EMPTY_INPUTS true
flow package option set /SCVerify/USE_CCS_BLOCK true

go new
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
go analyze

solution library add nangate-45nm_beh -- -rtlsyntool OasysRTL -vendor Nangate -technology 045nm
solution library add ram_nangate-45nm_pipe_beh
solution library add ram_nangate-45nm-dualport_beh
solution library add ram_nangate-45nm-separate_beh
solution library add ram_nangate-45nm-singleport_beh
solution library add ram_nangate-45nm-register-file_beh
solution library add ccs_sample_mem

go libraries

directive set -CLOCKS {clk {-CLOCK_PERIOD 10.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 5.0 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND sync -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_ACTIVE high}}
directive set -FIFO_DEPTH 0

go assembly
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Moving session transcript to file "/users/students/r0678912/Downloads/zigzag/hls_impl/PE/catapult.log"
# Front End called with arguments: -- /users/students/r0678912/Downloads/zigzag/hls_impl/PE/testbench.cpp /users/students/r0678912/Downloads/zigzag/hls_impl/PE/core.h (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# $PROJECT_HOME/pe_top.h(25): Pragma 'hls_design<top>' detected on routine 'top<5, 32, 1, 1, O_addr_type_L1, 32, 1, 1, I_addr_type_L1, 32, 1, 1, W_addr_type_L1, 5, 288, 8, 8, O_addr_type_L2, 312, 8, 8, I_addr_type_L2, 1728, 8, 8, W_addr_type_L2, 5, 8640, 8, 8, O_addr_type_L3, 8640, 8, 8, I_addr_type_L3, 55296, 8, 8, W_addr_type_L3, O_partial_type, I_type, W_type>::run' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 3.77 seconds, memory usage 1691424kB, peak memory usage 1691424kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/pe_top.h(19): Found top design routine 'top<5, 32, 1, 1, O_addr_type_L1, 32, 1, 1, I_addr_type_L1, 32, 1, 1, W_addr_type_L1, 5, 288, 8, 8, O_addr_type_L2, 312, 8, 8, I_addr_type_L2, 1728, 8, 8, W_addr_type_L2, 5, 8640, 8, 8, O_addr_type_L3, 8640, 8, 8, I_addr_type_L3, 55296, 8, 8, W_addr_type_L3, O_partial_type, I_type, W_type>' specified by directive (CIN-52)
# $PROJECT_HOME/pe_top.h(23): Inlining member function 'top<5, 32, 1, 1, O_addr_type_L1, 32, 1, 1, I_addr_type_L1, 32, 1, 1, W_addr_type_L1, 5, 288, 8, 8, O_addr_type_L2, 312, 8, 8, I_addr_type_L2, 1728, 8, 8, W_addr_type_L2, 5, 8640, 8, 8, O_addr_type_L3, 8640, 8, 8, I_addr_type_L3, 55296, 8, 8, W_addr_type_L3, O_partial_type, I_type, W_type>::top' on object '' (CIN-64)
# $PROJECT_HOME/core.h(96): Inlining member function 'config_control_unit<5, O_addr_type_L1, O_addr_type_L2, O_addr_type_L3, I_addr_type_L1, I_addr_type_L2, I_addr_type_L3, W_addr_type_L1, W_addr_type_L2, W_addr_type_L3>::config_control_unit' on object '' (CIN-64)
# $PROJECT_HOME/core.h(65): Inlining member function 'tiling_unit<5, O_addr_type_L1>::tiling_unit' on object '' (CIN-64)
# $PROJECT_HOME/core.h(68): Synthesizing method 'tiling_unit<5, O_addr_type_L1>::run' (CIN-13)
# $PROJECT_HOME/core.h(68): Inlining member function 'tiling_unit<5, O_addr_type_L1>::run' on object '' (CIN-64)
# $PROJECT_HOME/core.h(68): Optimizing block '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L1>' ... (CIN-4)
# $PROJECT_HOME/config_file.h(123): INOUT port 'loops.bound' is only used as an input. (OPT-10)
# $PROJECT_HOME/config_file.h(124): INOUT port 'loops.relevancy' is only used as an input. (OPT-10)
# $PROJECT_HOME/config_file.h(130): INOUT port 'instr.bound' is only used as an output. (OPT-11)
# $PROJECT_HOME/config_file.h(131): INOUT port 'instr.tile' is only used as an output. (OPT-11)
# Info: $PROJECT_HOME/core.h(65): Partition '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L1>/constructor' is found empty and is optimized away. (OPT-12)
# $PROJECT_HOME/core.h(71): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L1>/run/for' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/core.h(96): Creating instance '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>/O_tiling_unit_L1' of C Hierarchy 'tiling_unit<5,O_addr_type_L1>' (CIN-204)
# $PROJECT_HOME/core.h(65): Inlining member function 'tiling_unit<5, O_addr_type_L2>::tiling_unit' on object '' (CIN-64)
# $PROJECT_HOME/core.h(68): Synthesizing method 'tiling_unit<5, O_addr_type_L2>::run' (CIN-13)
# $PROJECT_HOME/core.h(68): Inlining member function 'tiling_unit<5, O_addr_type_L2>::run' on object '' (CIN-64)
# $PROJECT_HOME/core.h(68): Optimizing block '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L2>' ... (CIN-4)
# $PROJECT_HOME/config_file.h(123): INOUT port 'loops.bound' is only used as an input. (OPT-10)
# $PROJECT_HOME/config_file.h(124): INOUT port 'loops.relevancy' is only used as an input. (OPT-10)
# $PROJECT_HOME/config_file.h(130): INOUT port 'instr.bound' is only used as an output. (OPT-11)
# $PROJECT_HOME/config_file.h(131): INOUT port 'instr.tile' is only used as an output. (OPT-11)
# Info: $PROJECT_HOME/core.h(65): Partition '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L2>/constructor' is found empty and is optimized away. (OPT-12)
# $PROJECT_HOME/core.h(71): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L2>/run/for' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/core.h(96): Creating instance '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>/O_tiling_unit_L2' of C Hierarchy 'tiling_unit<5,O_addr_type_L2>' (CIN-204)
# $PROJECT_HOME/core.h(65): Inlining member function 'tiling_unit<5, O_addr_type_L3>::tiling_unit' on object '' (CIN-64)
# $PROJECT_HOME/core.h(68): Synthesizing method 'tiling_unit<5, O_addr_type_L3>::run' (CIN-13)
# $PROJECT_HOME/core.h(68): Inlining member function 'tiling_unit<5, O_addr_type_L3>::run' on object '' (CIN-64)
# $PROJECT_HOME/core.h(68): Optimizing block '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L3>' ... (CIN-4)
# $PROJECT_HOME/config_file.h(123): INOUT port 'loops.bound' is only used as an input. (OPT-10)
# $PROJECT_HOME/config_file.h(124): INOUT port 'loops.relevancy' is only used as an input. (OPT-10)
# $PROJECT_HOME/config_file.h(130): INOUT port 'instr.bound' is only used as an output. (OPT-11)
# $PROJECT_HOME/config_file.h(131): INOUT port 'instr.tile' is only used as an output. (OPT-11)
# Info: $PROJECT_HOME/core.h(65): Partition '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L3>/constructor' is found empty and is optimized away. (OPT-12)
# $PROJECT_HOME/core.h(71): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L3>/run/for' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/core.h(96): Creating instance '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>/O_tiling_unit_L3' of C Hierarchy 'tiling_unit<5,O_addr_type_L3>' (CIN-204)
# $PROJECT_HOME/core.h(96): Creating instance '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>/I_tiling_unit_L1' of C Hierarchy 'tiling_unit<5,O_addr_type_L1>' (CIN-204)
# $PROJECT_HOME/core.h(96): Creating instance '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>/I_tiling_unit_L2' of C Hierarchy 'tiling_unit<5,O_addr_type_L2>' (CIN-204)
# $PROJECT_HOME/core.h(96): Creating instance '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>/I_tiling_unit_L3' of C Hierarchy 'tiling_unit<5,O_addr_type_L3>' (CIN-204)
# $PROJECT_HOME/core.h(96): Creating instance '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>/W_tiling_unit_L1' of C Hierarchy 'tiling_unit<5,O_addr_type_L1>' (CIN-204)
# $PROJECT_HOME/core.h(65): Inlining member function 'tiling_unit<5, W_addr_type_L2>::tiling_unit' on object '' (CIN-64)
# $PROJECT_HOME/core.h(68): Synthesizing method 'tiling_unit<5, W_addr_type_L2>::run' (CIN-13)
# $PROJECT_HOME/core.h(68): Inlining member function 'tiling_unit<5, W_addr_type_L2>::run' on object '' (CIN-64)
# $PROJECT_HOME/core.h(68): Optimizing block '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L2>' ... (CIN-4)
# $PROJECT_HOME/config_file.h(123): INOUT port 'loops.bound' is only used as an input. (OPT-10)
# $PROJECT_HOME/config_file.h(124): INOUT port 'loops.relevancy' is only used as an input. (OPT-10)
# $PROJECT_HOME/config_file.h(130): INOUT port 'instr.bound' is only used as an output. (OPT-11)
# $PROJECT_HOME/config_file.h(131): INOUT port 'instr.tile' is only used as an output. (OPT-11)
# Info: $PROJECT_HOME/core.h(65): Partition '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L2>/constructor' is found empty and is optimized away. (OPT-12)
# $PROJECT_HOME/core.h(71): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L2>/run/for' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/core.h(96): Creating instance '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>/W_tiling_unit_L2' of C Hierarchy 'tiling_unit<5,W_addr_type_L2>' (CIN-204)
# $PROJECT_HOME/core.h(65): Inlining member function 'tiling_unit<5, W_addr_type_L3>::tiling_unit' on object '' (CIN-64)
# $PROJECT_HOME/core.h(68): Synthesizing method 'tiling_unit<5, W_addr_type_L3>::run' (CIN-13)
# $PROJECT_HOME/core.h(68): Inlining member function 'tiling_unit<5, W_addr_type_L3>::run' on object '' (CIN-64)
# $PROJECT_HOME/core.h(68): Optimizing block '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L3>' ... (CIN-4)
# $PROJECT_HOME/config_file.h(123): INOUT port 'loops.bound' is only used as an input. (OPT-10)
# $PROJECT_HOME/config_file.h(124): INOUT port 'loops.relevancy' is only used as an input. (OPT-10)
# $PROJECT_HOME/config_file.h(130): INOUT port 'instr.bound' is only used as an output. (OPT-11)
# $PROJECT_HOME/config_file.h(131): INOUT port 'instr.tile' is only used as an output. (OPT-11)
# Info: $PROJECT_HOME/core.h(65): Partition '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L3>/constructor' is found empty and is optimized away. (OPT-12)
# $PROJECT_HOME/core.h(71): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L3>/run/for' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/core.h(96): Creating instance '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>/W_tiling_unit_L3' of C Hierarchy 'tiling_unit<5,W_addr_type_L3>' (CIN-204)
# $PROJECT_HOME/core.h(101): Synthesizing method 'config_control_unit<5, O_addr_type_L1, O_addr_type_L2, O_addr_type_L3, I_addr_type_L1, I_addr_type_L2, I_addr_type_L3, W_addr_type_L1, W_addr_type_L2, W_addr_type_L3>::run' (CIN-13)
# $PROJECT_HOME/core.h(101): Inlining member function 'config_control_unit<5, O_addr_type_L1, O_addr_type_L2, O_addr_type_L3, I_addr_type_L1, I_addr_type_L2, I_addr_type_L3, W_addr_type_L1, W_addr_type_L2, W_addr_type_L3>::run' on object '' (CIN-64)
# $PROJECT_HOME/core.h(101): Optimizing block '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' ... (CIN-4)
# $PROJECT_HOME/core.h(104): INOUT port 'layer_instruction_in' is only used as an input. (OPT-10)
# $PROJECT_HOME/core.h(105): INOUT port 'O_instr_L1_out' is only used as an output. (OPT-11)
# $PROJECT_HOME/core.h(106): INOUT port 'O_instr_L2_out' is only used as an output. (OPT-11)
# $PROJECT_HOME/core.h(107): INOUT port 'O_instr_L3_out' is only used as an output. (OPT-11)
# $PROJECT_HOME/core.h(108): INOUT port 'I_instr_L1_out' is only used as an output. (OPT-11)
# $PROJECT_HOME/core.h(109): INOUT port 'I_instr_L2_out' is only used as an output. (OPT-11)
# $PROJECT_HOME/core.h(110): INOUT port 'I_instr_L3_out' is only used as an output. (OPT-11)
# $PROJECT_HOME/core.h(111): INOUT port 'W_instr_L1_out' is only used as an output. (OPT-11)
# $PROJECT_HOME/core.h(112): INOUT port 'W_instr_L2_out' is only used as an output. (OPT-11)
# $PROJECT_HOME/core.h(113): INOUT port 'W_instr_L3_out' is only used as an output. (OPT-11)
# Info: $PROJECT_HOME/core.h(96): Partition '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>/constructor' is found empty and is optimized away. (OPT-12)
# $PROJECT_HOME/pe_top.h(23): Creating instance '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/CCInst' of C Hierarchy 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' (CIN-204)
# $PROJECT_HOME/core.h(1031): Inlining member function 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, O_partial_type, O_addr_type_L1, I_type, I_addr_type_L1, W_type, W_addr_type_L1>::rf' on object '' (CIN-64)
# $PROJECT_HOME/core.h(14): Inlining member function 'fifo<packedData<O_partial_type, 1>, 3>::fifo' on object 'skid_buf_top' (CIN-64)
# $PROJECT_HOME/core.h(14): Inlining member function 'fifo<bool, 2>::fifo' on object 'skid_buf_wr_zero_guard' (CIN-64)
# $PROJECT_HOME/core.h(300): Inlining member function 'O_addr_cnt<5, O_addr_type_L1, 1>::O_addr_cnt' on object '' (CIN-64)
# $PROJECT_HOME/core.h(304): Synthesizing method 'O_addr_cnt<5, O_addr_type_L1, 1>::run' (CIN-13)
# $PROJECT_HOME/core.h(303): Pragma 'hls_pipeline_init_interval<1>' detected on '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/O_addr_cnt<5,O_addr_type_L1,1>/run/main' (CIN-203)
# $PROJECT_HOME/core.h(304): Inlining member function 'O_addr_cnt<5, O_addr_type_L1, 1>::run' on object '' (CIN-64)
# $PROJECT_HOME/core.h(306): Pragma 'hls_unroll<yes>' detected on '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/O_addr_cnt<5,O_addr_type_L1,1>/run/for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<5, false>' (CIN-14)
# $PROJECT_HOME/core.h(312): Pragma 'hls_unroll<yes>' detected on '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/O_addr_cnt<5,O_addr_type_L1,1>/run/for#1' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-<5, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-<5, false>' (CIN-14)
# $PROJECT_HOME/core.h(316): Pragma 'hls_unroll<yes>' detected on '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/O_addr_cnt<5,O_addr_type_L1,1>/run/for#1:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-<5, false>' (CIN-14)
# $PROJECT_HOME/core.h(323): Pragma 'hls_unroll<yes>' detected on '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/O_addr_cnt<5,O_addr_type_L1,1>/run/for#2' (CIN-203)
# $PROJECT_HOME/core.h(330): Pragma 'hls_unroll<yes>' detected on '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/O_addr_cnt<5,O_addr_type_L1,1>/run/for#2:if:for' (CIN-203)
# $PROJECT_HOME/core.h(347): Pragma 'hls_unroll<yes>' detected on '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/O_addr_cnt<5,O_addr_type_L1,1>/run/for#3' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator-<5, false>' (CIN-14)
# $PROJECT_HOME/core.h(352): Pragma 'hls_unroll<yes>' detected on '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/O_addr_cnt<5,O_addr_type_L1,1>/run/for#4' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator==<5, false>' (CIN-14)
# $PROJECT_HOME/core.h(304): Optimizing block '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/O_addr_cnt<5,O_addr_type_L1,1>' ... (CIN-4)
# $PROJECT_HOME/core.h(304): INOUT port 'loop_bound' is only used as an input. (OPT-10)
# $PROJECT_HOME/core.h(304): INOUT port 'tile_sizes' is only used as an input. (OPT-10)
# Info: $PROJECT_HOME/core.h(300): Partition '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/O_addr_cnt<5,O_addr_type_L1,1>/constructor' is found empty and is optimized away. (OPT-12)
# $PROJECT_HOME/core.h(307): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/O_addr_cnt<5,O_addr_type_L1,1>/run/for' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/core.h(317): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/O_addr_cnt<5,O_addr_type_L1,1>/run/for#1:for' iterated at most 9 times. (LOOP-2)
# $PROJECT_HOME/core.h(313): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/O_addr_cnt<5,O_addr_type_L1,1>/run/for#1' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/core.h(331): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/O_addr_cnt<5,O_addr_type_L1,1>/run/for#2:if:for' iterated at most 9 times. (LOOP-2)
# $PROJECT_HOME/core.h(324): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/O_addr_cnt<5,O_addr_type_L1,1>/run/for#2' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/core.h(348): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/O_addr_cnt<5,O_addr_type_L1,1>/run/for#3' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/core.h(353): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/O_addr_cnt<5,O_addr_type_L1,1>/run/for#4' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/core.h(1043): Creating instance '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/O_mac_pntr_cntInst' of C Hierarchy 'O_addr_cnt<5,O_addr_type_L1,1>' (CIN-204)
# $PROJECT_HOME/core.h(1043): Creating instance '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/I_mac_pntr_cntInst' of C Hierarchy 'O_addr_cnt<5,O_addr_type_L1,1>' (CIN-204)
# $PROJECT_HOME/core.h(1043): Creating instance '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/W_mac_pntr_cntInst' of C Hierarchy 'O_addr_cnt<5,O_addr_type_L1,1>' (CIN-204)
# $PROJECT_HOME/core.h(1043): Creating instance '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/O_wr_pntr_cntInst' of C Hierarchy 'O_addr_cnt<5,O_addr_type_L1,1>' (CIN-204)
# $PROJECT_HOME/core.h(1044): Pragma 'hls_unroll<yes>' detected on '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/constructor/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>::rf:for' (CIN-203)
# $PROJECT_HOME/core.h(1055): Synthesizing method 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, O_partial_type, O_addr_type_L1, I_type, I_addr_type_L1, W_type, W_addr_type_L1>::run' (CIN-13)
# $PROJECT_HOME/core.h(1054): Pragma 'hls_pipeline_init_interval<1>' detected on '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/main' (CIN-203)
# $PROJECT_HOME/core.h(1055): Inlining member function 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, O_partial_type, O_addr_type_L1, I_type, I_addr_type_L1, W_type, W_addr_type_L1>::run' on object '' (CIN-64)
# Warning: $PROJECT_HOME/core.h(1068): Cannot find variable 'W_mem' for pragma 'resource', ignoring (CIN-45)
# $PROJECT_HOME/core.h(1068): Pragma 'hls_resource<W_mem:rsc>' detected, variables = 'W_mem', module = 'ram_nangate-45nm-register-file_beh.REGISTER_FILE' (CIN-9)
# Warning: $PROJECT_HOME/core.h(1066): Cannot find variable 'I_mem' for pragma 'resource', ignoring (CIN-45)
# $PROJECT_HOME/core.h(1066): Pragma 'hls_resource<I_mem:rsc>' detected, variables = 'I_mem', module = 'ram_nangate-45nm-register-file_beh.REGISTER_FILE' (CIN-9)
# Warning: $PROJECT_HOME/core.h(1064): Cannot find variable 'O_mem' for pragma 'resource', ignoring (CIN-45)
# $PROJECT_HOME/core.h(1064): Pragma 'hls_resource<O_mem:rsc>' detected, variables = 'O_mem', module = 'ram_nangate-45nm-register-file_beh.REGISTER_FILE' (CIN-9)
# $PROJECT_HOME/core.h(1077): Pragma 'hls_unroll<yes>' detected on '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/if:for' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator!=<5, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator!=<5, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator!=<5, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator/<5, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator*<6, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator/<5, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator*<6, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator/<5, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator*<6, true>' (CIN-14)
# $PROJECT_HOME/core.h(1127): Pragma 'hls_unroll<yes>' detected on '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/UPDATE_PSUM' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<5, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<5, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<5, false>' (CIN-14)
# $PROJECT_HOME/core.h(1134): Pragma 'hls_unroll<yes>' detected on '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/UPDATE_PSUM_ZERO_GUARD' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<5, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<5, false>' (CIN-14)
# $PROJECT_HOME/core.h(1141): Pragma 'hls_unroll<yes>' detected on '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/UPDATE_PSUM_FROM_TOP' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<5, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<5, false>' (CIN-14)
# $PROJECT_HOME/core.h(1151): Pragma 'hls_unroll<yes>' detected on '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/WRITE_PSUM_TO_RF' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<5, false>' (CIN-14)
# $PROJECT_HOME/core.h(49): Inlining member function 'fifo<packedData<O_partial_type, 1>, 3>::not_empty' on object 'skid_buf_top' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator!=<2, false>' (CIN-14)
# $PROJECT_HOME/core.h(49): Inlining member function 'fifo<packedData<O_partial_type, 1>, 3>::not_empty' on object 'skid_buf_top' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator!=<2, false>' (CIN-14)
# $PROJECT_HOME/core.h(19): Inlining member function 'fifo<packedData<O_partial_type, 1>, 3>::push' on object 'skid_buf_top' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator==<2, false>' (CIN-14)
# $PROJECT_HOME/core.h(39): Inlining member function 'fifo<packedData<O_partial_type, 1>, 3>::peek' on object 'skid_buf_top' (CIN-64)
# $PROJECT_HOME/core.h(28): Inlining member function 'fifo<packedData<O_partial_type, 1>, 3>::pop' on object 'skid_buf_top' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator==<2, false>' (CIN-14)
# $PROJECT_HOME/core.h(49): Inlining member function 'fifo<packedData<O_partial_type, 1>, 3>::not_empty' on object 'skid_buf_top' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator!=<2, false>' (CIN-14)
# $PROJECT_HOME/core.h(39): Inlining member function 'fifo<packedData<O_partial_type, 1>, 3>::peek' on object 'skid_buf_top' (CIN-64)
# $PROJECT_HOME/core.h(28): Inlining member function 'fifo<packedData<O_partial_type, 1>, 3>::pop' on object 'skid_buf_top' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator==<2, false>' (CIN-14)
# $PROJECT_HOME/core.h(19): Inlining member function 'fifo<packedData<O_partial_type, 1>, 3>::push' on object 'skid_buf_top' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator==<2, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator==<5, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator==<5, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator==<5, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<=<2, false>' (CIN-14)
# $PROJECT_HOME/core.h(49): Inlining member function 'fifo<packedData<O_partial_type, 1>, 3>::not_empty' on object 'skid_buf_top' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator!=<2, false>' (CIN-14)
# $PROJECT_HOME/core.h(19): Inlining member function 'fifo<bool, 2>::push' on object 'skid_buf_wr_zero_guard' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator==<1, false>' (CIN-14)
# $PROJECT_HOME/core.h(49): Inlining member function 'fifo<bool, 2>::not_empty' on object 'skid_buf_wr_zero_guard' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator!=<2, false>' (CIN-14)
# $PROJECT_HOME/core.h(39): Inlining member function 'fifo<bool, 2>::peek' on object 'skid_buf_wr_zero_guard' (CIN-64)
# $PROJECT_HOME/core.h(28): Inlining member function 'fifo<bool, 2>::pop' on object 'skid_buf_wr_zero_guard' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator==<1, false>' (CIN-14)
# $PROJECT_HOME/core.h(39): Inlining member function 'fifo<bool, 2>::peek' on object 'skid_buf_wr_zero_guard' (CIN-64)
# $PROJECT_HOME/core.h(28): Inlining member function 'fifo<bool, 2>::pop' on object 'skid_buf_wr_zero_guard' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator==<1, false>' (CIN-14)
# $PROJECT_HOME/core.h(1291): Pragma 'hls_unroll<yes>' detected on '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/I_WR_IN_MEM' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<5, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<5, false>' (CIN-14)
# $PROJECT_HOME/core.h(1307): Pragma 'hls_unroll<yes>' detected on '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/W_WR_IN_MEM' (CIN-203)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<5, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator+<5, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator<<=<1, false>' (CIN-14)
# $PROJECT_HOME/core.h(49): Inlining member function 'fifo<bool, 2>::not_empty' on object 'skid_buf_wr_zero_guard' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator!=<2, false>' (CIN-14)
# $PROJECT_HOME/core.h(1055): Optimizing block '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' ... (CIN-4)
# $PROJECT_HOME/core.h(1055): INOUT port 'O_wr_data' is only used as an input. (OPT-10)
# $PROJECT_HOME/core.h(1056): INOUT port 'O_rd_data' is only used as an output. (OPT-11)
# $PROJECT_HOME/core.h(1057): INOUT port 'I_wr_data' is only used as an input. (OPT-10)
# $PROJECT_HOME/core.h(1058): INOUT port 'W_wr_data' is only used as an input. (OPT-10)
# $PROJECT_HOME/core.h(1059): INOUT port 'wr_data_zero_guard' is only used as an input. (OPT-10)
# $PROJECT_HOME/core.h(1060): INOUT port 'O_instr_in' is only used as an input. (OPT-10)
# $PROJECT_HOME/core.h(1061): INOUT port 'I_instr_in' is only used as an input. (OPT-10)
# $PROJECT_HOME/core.h(1062): INOUT port 'W_instr_in' is only used as an input. (OPT-10)
# $PROJECT_HOME/core.h(1063): INOUT port 'done_out' is only used as an input. (OPT-10)
# Info: $PROJECT_HOME/core.h(1031): Partition '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/constructor' is found empty and is optimized away. (OPT-12)
# $PROJECT_HOME/core.h(1078): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/if:for' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/core.h(1128): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/UPDATE_PSUM' iterated at most 1 times. (LOOP-2)
# $PROJECT_HOME/core.h(1135): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/UPDATE_PSUM_ZERO_GUARD' iterated at most 1 times. (LOOP-2)
# $PROJECT_HOME/core.h(1142): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/UPDATE_PSUM_FROM_TOP' iterated at most 1 times. (LOOP-2)
# $PROJECT_HOME/core.h(1152): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/WRITE_PSUM_TO_RF' iterated at most 1 times. (LOOP-2)
# $PROJECT_HOME/core.h(1292): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/I_WR_IN_MEM' iterated at most 1 times. (LOOP-2)
# $PROJECT_HOME/core.h(1308): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/W_WR_IN_MEM' iterated at most 1 times. (LOOP-2)
# $PROJECT_HOME/pe_top.h(23): Creating instance '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/PE' of C Hierarchy 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' (CIN-204)
# $PROJECT_HOME/pe_top.h(27): Synthesizing method 'top<5, 32, 1, 1, O_addr_type_L1, 32, 1, 1, I_addr_type_L1, 32, 1, 1, W_addr_type_L1, 5, 288, 8, 8, O_addr_type_L2, 312, 8, 8, I_addr_type_L2, 1728, 8, 8, W_addr_type_L2, 5, 8640, 8, 8, O_addr_type_L3, 8640, 8, 8, I_addr_type_L3, 55296, 8, 8, W_addr_type_L3, O_partial_type, I_type, W_type>::run' (CIN-13)
# $PROJECT_HOME/pe_top.h(27): Inlining member function 'top<5, 32, 1, 1, O_addr_type_L1, 32, 1, 1, I_addr_type_L1, 32, 1, 1, W_addr_type_L1, 5, 288, 8, 8, O_addr_type_L2, 312, 8, 8, I_addr_type_L2, 1728, 8, 8, W_addr_type_L2, 5, 8640, 8, 8, O_addr_type_L3, 8640, 8, 8, I_addr_type_L3, 55296, 8, 8, W_addr_type_L3, O_partial_type, I_type, W_type>::run' on object '' (CIN-64)
# $PROJECT_HOME/pe_top.h(27): Optimizing block '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>' ... (CIN-4)
# $PROJECT_HOME/pe_top.h(27): INOUT port 'O_data_in' is only used as an input. (OPT-10)
# $PROJECT_HOME/pe_top.h(28): INOUT port 'O_data_out' is only used as an output. (OPT-11)
# $PROJECT_HOME/pe_top.h(29): INOUT port 'I_data_in' is only used as an input. (OPT-10)
# $PROJECT_HOME/pe_top.h(30): INOUT port 'W_data_in' is only used as an input. (OPT-10)
# $PROJECT_HOME/pe_top.h(31): INOUT port 'zero_guard_in' is only used as an input. (OPT-10)
# $PROJECT_HOME/pe_top.h(31): INOUT port 'done_out' is only used as an input. (OPT-10)
# $PROJECT_HOME/pe_top.h(33): INOUT port 'layer_instruction_in' is only used as an input. (OPT-10)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Info: $PROJECT_HOME/pe_top.h(23): Partition '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/constructor' is found empty and is optimized away. (OPT-12)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Design 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Toplevel found in header $PROJECT_HOME/pe_top.h, using $PROJECT_HOME/testbench.cpp for header dependencies.
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Warning:           Hierarchy Block 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' Instance 'CCInst' $PROJECT_HOME/core.h:101
# Warning:           Hierarchy Block 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' Instance 'PE' $PROJECT_HOME/core.h:1055
# Info: CDesignChecker Shell script written to '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v1': elapsed time 3.94 seconds, memory usage 1756960kB, peak memory usage 1756960kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 811, Real ops = 124, Vars = 316 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/nangate/nangate-45nm_beh.lib' [nangate-45nm_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/nangate/ram_nangate-45nm_pipe_beh.lib' [ram_nangate-45nm_pipe_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/nangate/ram_nangate-45nm-dualport_beh.lib' [ram_nangate-45nm-dualport_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/nangate/ram_nangate-45nm-separate_beh.lib' [ram_nangate-45nm-separate_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/nangate/ram_nangate-45nm-singleport_beh.lib' [ram_nangate-45nm-singleport_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/nangate/ram_nangate-45nm-register-file_beh.lib' [ram_nangate-45nm-register-file_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_sample_mem.lib' [ccs_sample_mem]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v1': elapsed time 0.42 seconds, memory usage 1756960kB, peak memory usage 1756960kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 811, Real ops = 124, Vars = 316 (SOL-21)
# Info: Starting transformation 'assembly' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v1' (SOL-8)
# $PROJECT_HOME/core.h(71): Loop '/tiling_unit<5,W_addr_type_L3>/run/for' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/core.h(71): Loop '/tiling_unit<5,W_addr_type_L2>/run/for' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/core.h(71): Loop '/tiling_unit<5,O_addr_type_L3>/run/for' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/core.h(71): Loop '/tiling_unit<5,O_addr_type_L2>/run/for' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/core.h(71): Loop '/tiling_unit<5,O_addr_type_L1>/run/for' is being fully unrolled (5 times). (LOOP-7)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Info: $PROJECT_HOME/pe_top.h(27): Partition '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/run' is found empty and is optimized away. (OPT-12)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Info: Completed transformation 'assembly' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v1': elapsed time 0.93 seconds, memory usage 1756960kB, peak memory usage 1756960kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 843, Real ops = 117, Vars = 328 (SOL-21)
options set Message/ErrorOverride ASSERT-1 -remove

go memories

go architect 

ignore_memory_precedences -from *:write_mem(*_mem:rsc.@) -to *:read_mem(*_mem:rsc.@)
# Info: Starting transformation 'loops' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v1' (SOL-8)
# $PROJECT_HOME/core.h(1078): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/if:for' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/core.h(1055): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/main' is left rolled. (LOOP-4)
# $PROJECT_HOME/core.h(101): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>/run/main' is left rolled. (LOOP-4)
# $PROJECT_HOME/core.h(71): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L3>/run/for' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/core.h(71): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L2>/run/for' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/core.h(71): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L3>/run/for' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/core.h(71): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L2>/run/for' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/core.h(71): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L1>/run/for' is being fully unrolled (5 times). (LOOP-7)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Info: Completed transformation 'loops' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v1': elapsed time 0.82 seconds, memory usage 1756960kB, peak memory usage 1756960kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1184, Real ops = 157, Vars = 362 (SOL-21)
# Info: Starting transformation 'memories' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v1' (SOL-8)
# $PROJECT_HOME/config_file.h(123): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L1>/loops.bound:rsc' (from var: loops.bound) mapped to 'ccs_ioport.ccs_in' (size: 25). (MEM-2)
# $PROJECT_HOME/config_file.h(124): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L1>/loops.relevancy:rsc' (from var: loops.relevancy) mapped to 'ccs_ioport.ccs_in' (size: 5). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L1>/tile_size:out:rsc' (from var: tile_size:out) mapped to 'mgc_ioport.mgc_out_dreg' (size: 5). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L1>/tile_size:in:rsc' (from var: tile_size:in) mapped to 'ccs_ioport.ccs_in' (size: 5). (MEM-2)
# $PROJECT_HOME/config_file.h(130): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L1>/instr.bound:rsc' (from var: instr.bound) mapped to 'mgc_ioport.mgc_out_dreg' (size: 25). (MEM-2)
# $PROJECT_HOME/config_file.h(131): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L1>/instr.tile:rsc' (from var: instr.tile) mapped to 'mgc_ioport.mgc_out_dreg' (size: 25). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L1>/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $PROJECT_HOME/config_file.h(123): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L2>/loops.bound:rsc' (from var: loops.bound) mapped to 'ccs_ioport.ccs_in' (size: 45). (MEM-2)
# $PROJECT_HOME/config_file.h(124): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L2>/loops.relevancy:rsc' (from var: loops.relevancy) mapped to 'ccs_ioport.ccs_in' (size: 5). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L2>/tile_size:out:rsc' (from var: tile_size:out) mapped to 'mgc_ioport.mgc_out_dreg' (size: 9). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L2>/tile_size:in:rsc' (from var: tile_size:in) mapped to 'ccs_ioport.ccs_in' (size: 9). (MEM-2)
# $PROJECT_HOME/config_file.h(130): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L2>/instr.bound:rsc' (from var: instr.bound) mapped to 'mgc_ioport.mgc_out_dreg' (size: 45). (MEM-2)
# $PROJECT_HOME/config_file.h(131): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L2>/instr.tile:rsc' (from var: instr.tile) mapped to 'mgc_ioport.mgc_out_dreg' (size: 45). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L2>/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $PROJECT_HOME/config_file.h(123): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L3>/loops.bound:rsc' (from var: loops.bound) mapped to 'ccs_ioport.ccs_in' (size: 70). (MEM-2)
# $PROJECT_HOME/config_file.h(124): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L3>/loops.relevancy:rsc' (from var: loops.relevancy) mapped to 'ccs_ioport.ccs_in' (size: 5). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L3>/tile_size:out:rsc' (from var: tile_size:out) mapped to 'mgc_ioport.mgc_out_dreg' (size: 14). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L3>/tile_size:in:rsc' (from var: tile_size:in) mapped to 'ccs_ioport.ccs_in' (size: 14). (MEM-2)
# $PROJECT_HOME/config_file.h(130): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L3>/instr.bound:rsc' (from var: instr.bound) mapped to 'mgc_ioport.mgc_out_dreg' (size: 70). (MEM-2)
# $PROJECT_HOME/config_file.h(131): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L3>/instr.tile:rsc' (from var: instr.tile) mapped to 'mgc_ioport.mgc_out_dreg' (size: 70). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L3>/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $PROJECT_HOME/config_file.h(123): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L2>/loops.bound:rsc' (from var: loops.bound) mapped to 'ccs_ioport.ccs_in' (size: 55). (MEM-2)
# $PROJECT_HOME/config_file.h(124): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L2>/loops.relevancy:rsc' (from var: loops.relevancy) mapped to 'ccs_ioport.ccs_in' (size: 5). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L2>/tile_size:out:rsc' (from var: tile_size:out) mapped to 'mgc_ioport.mgc_out_dreg' (size: 11). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L2>/tile_size:in:rsc' (from var: tile_size:in) mapped to 'ccs_ioport.ccs_in' (size: 11). (MEM-2)
# $PROJECT_HOME/config_file.h(130): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L2>/instr.bound:rsc' (from var: instr.bound) mapped to 'mgc_ioport.mgc_out_dreg' (size: 55). (MEM-2)
# $PROJECT_HOME/config_file.h(131): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L2>/instr.tile:rsc' (from var: instr.tile) mapped to 'mgc_ioport.mgc_out_dreg' (size: 55). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L2>/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $PROJECT_HOME/config_file.h(123): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L3>/loops.bound:rsc' (from var: loops.bound) mapped to 'ccs_ioport.ccs_in' (size: 80). (MEM-2)
# $PROJECT_HOME/config_file.h(124): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L3>/loops.relevancy:rsc' (from var: loops.relevancy) mapped to 'ccs_ioport.ccs_in' (size: 5). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L3>/tile_size:out:rsc' (from var: tile_size:out) mapped to 'mgc_ioport.mgc_out_dreg' (size: 16). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L3>/tile_size:in:rsc' (from var: tile_size:in) mapped to 'ccs_ioport.ccs_in' (size: 16). (MEM-2)
# $PROJECT_HOME/config_file.h(130): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L3>/instr.bound:rsc' (from var: instr.bound) mapped to 'mgc_ioport.mgc_out_dreg' (size: 80). (MEM-2)
# $PROJECT_HOME/config_file.h(131): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L3>/instr.tile:rsc' (from var: instr.tile) mapped to 'mgc_ioport.mgc_out_dreg' (size: 80). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L3>/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $PROJECT_HOME/core.h(1358): Memory Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/O_mem:rsc' (from var: O_mem) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 32 x 16). (MEM-4)
# $PROJECT_HOME/core.h(1384): Memory Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/I_mem:rsc' (from var: I_mem) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 32 x 16). (MEM-4)
# $PROJECT_HOME/core.h(1410): Memory Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/W_mem:rsc' (from var: W_mem) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 32 x 16). (MEM-4)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: internal assertion failed (conval_mismatch_check(conval.c_str(), p)) /wv/hlsb/CATAPULT/10.5c/2020-09-06_1/src/cdfg/sif_cd_tempelim.cxx line 5992 (ASSERT-1)
# Warning: internal assertion failed (conval_mismatch_check(conval.c_str(), p)) /wv/hlsb/CATAPULT/10.5c/2020-09-06_1/src/cdfg/sif_cd_tempelim.cxx line 5992 (ASSERT-1)
# Warning: internal assertion failed (conval_mismatch_check(conval.c_str(), p)) /wv/hlsb/CATAPULT/10.5c/2020-09-06_1/src/cdfg/sif_cd_tempelim.cxx line 5992 (ASSERT-1)
# Warning: internal assertion failed (conval_mismatch_check(conval.c_str(), p)) /wv/hlsb/CATAPULT/10.5c/2020-09-06_1/src/cdfg/sif_cd_tempelim.cxx line 5992 (ASSERT-1)
# Warning: internal assertion failed (conval_mismatch_check(conval.c_str(), p)) /wv/hlsb/CATAPULT/10.5c/2020-09-06_1/src/cdfg/sif_cd_tempelim.cxx line 5992 (ASSERT-1)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: internal assertion failed (conval_mismatch_check(conval.c_str(), p)) /wv/hlsb/CATAPULT/10.5c/2020-09-06_1/src/cdfg/sif_cd_tempelim.cxx line 5992 (ASSERT-1)
# Warning: internal assertion failed (conval_mismatch_check(conval.c_str(), p)) /wv/hlsb/CATAPULT/10.5c/2020-09-06_1/src/cdfg/sif_cd_tempelim.cxx line 5992 (ASSERT-1)
# Warning: internal assertion failed (conval_mismatch_check(conval.c_str(), p)) /wv/hlsb/CATAPULT/10.5c/2020-09-06_1/src/cdfg/sif_cd_tempelim.cxx line 5992 (ASSERT-1)
# Warning: internal assertion failed (conval_mismatch_check(conval.c_str(), p)) /wv/hlsb/CATAPULT/10.5c/2020-09-06_1/src/cdfg/sif_cd_tempelim.cxx line 5992 (ASSERT-1)
# Warning: internal assertion failed (conval_mismatch_check(conval.c_str(), p)) /wv/hlsb/CATAPULT/10.5c/2020-09-06_1/src/cdfg/sif_cd_tempelim.cxx line 5992 (ASSERT-1)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Info: Completed transformation 'memories' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v1': elapsed time 1.89 seconds, memory usage 1756960kB, peak memory usage 1756960kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 1105, Real ops = 175, Vars = 445 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v1' (SOL-8)
# Module 'tiling_unit_5_W_addr_type_L3__70f247a0b6d72f8412d9d2d7bfe58aa0b849_0' in the cache is valid & accepted for CCORE 'tiling_unit_5_W_addr_type_L3__70f247a0b6d72f8412d9d2d7bfe58aa0b849' (TD-3)
# Reading solution library '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/td_ccore_solutions/tiling_unit_5_W_addr_type_L3__70f247a0b6d72f8412d9d2d7bfe58aa0b849_0/.sif/solIndex_2_d77e59ee-9280-48f1-9533-168a2403cb31.xml' ... (LIB-129)
# Module for CCORE 'tiling_unit_5_W_addr_type_L3__70f247a0b6d72f8412d9d2d7bfe58aa0b849' has been successfully synthesized (TD-4)
# Module 'tiling_unit_5_W_addr_type_L2__207263b1b236881e25012088d06269c7b762_0' in the cache is valid & accepted for CCORE 'tiling_unit_5_W_addr_type_L2__207263b1b236881e25012088d06269c7b762' (TD-3)
# Reading solution library '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/td_ccore_solutions/tiling_unit_5_W_addr_type_L2__207263b1b236881e25012088d06269c7b762_0/.sif/solIndex_2_27b12191-e807-408d-ae93-72b07d80e0c5.xml' ... (LIB-129)
# Module for CCORE 'tiling_unit_5_W_addr_type_L2__207263b1b236881e25012088d06269c7b762' has been successfully synthesized (TD-4)
# Module 'tiling_unit_5_O_addr_type_L3__c8ceb417654e4d4104a4e020121ae510b7ce_0' in the cache is valid & accepted for CCORE 'tiling_unit_5_O_addr_type_L3__c8ceb417654e4d4104a4e020121ae510b7ce' (TD-3)
# Reading solution library '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/td_ccore_solutions/tiling_unit_5_O_addr_type_L3__c8ceb417654e4d4104a4e020121ae510b7ce_0/.sif/solIndex_2_99fcdcae-5821-442c-aeb1-67c31b71bac9.xml' ... (LIB-129)
# Module for CCORE 'tiling_unit_5_O_addr_type_L3__c8ceb417654e4d4104a4e020121ae510b7ce' has been successfully synthesized (TD-4)
# Module 'tiling_unit_5_O_addr_type_L2__62fbec45f0c0ed28ff5c917a6fb9ea42b629_0' in the cache is valid & accepted for CCORE 'tiling_unit_5_O_addr_type_L2__62fbec45f0c0ed28ff5c917a6fb9ea42b629' (TD-3)
# Reading solution library '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/td_ccore_solutions/tiling_unit_5_O_addr_type_L2__62fbec45f0c0ed28ff5c917a6fb9ea42b629_0/.sif/solIndex_2_10ef3ba5-449e-4a69-ac79-1a1bc7e7ce43.xml' ... (LIB-129)
# Module for CCORE 'tiling_unit_5_O_addr_type_L2__62fbec45f0c0ed28ff5c917a6fb9ea42b629' has been successfully synthesized (TD-4)
# Module 'tiling_unit_5_O_addr_type_L1__8602e08520fb27a65174dadf7fa1b550aec7_0' in the cache is valid & accepted for CCORE 'tiling_unit_5_O_addr_type_L1__8602e08520fb27a65174dadf7fa1b550aec7' (TD-3)
# Reading solution library '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/td_ccore_solutions/tiling_unit_5_O_addr_type_L1__8602e08520fb27a65174dadf7fa1b550aec7_0/.sif/solIndex_2_0814394b-571d-445f-beb8-5c1068c8dda0.xml' ... (LIB-129)
# Module for CCORE 'tiling_unit_5_O_addr_type_L1__8602e08520fb27a65174dadf7fa1b550aec7' has been successfully synthesized (TD-4)
# Module 'O_addr_cnt_5_O_addr_type_L1_1__7448a59bcc55848f49259c21df88d8bc12ff1_0' in the cache is valid & accepted for CCORE 'O_addr_cnt_5_O_addr_type_L1_1__7448a59bcc55848f49259c21df88d8bc12ff1' (TD-3)
# Reading solution library '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/td_ccore_solutions/O_addr_cnt_5_O_addr_type_L1_1__7448a59bcc55848f49259c21df88d8bc12ff1_0/.sif/solIndex_2_609d83c2-42c5-4408-8bd2-2a4fbfda4abc.xml' ... (LIB-129)
# Module for CCORE 'O_addr_cnt_5_O_addr_type_L1_1__7448a59bcc55848f49259c21df88d8bc12ff1' has been successfully synthesized (TD-4)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Info: Completed transformation 'cluster' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v1': elapsed time 0.67 seconds, memory usage 1756960kB, peak memory usage 1756960kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 537, Real ops = 68, Vars = 204 (SOL-21)
# Info: Starting transformation 'architect' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v1' (SOL-8)
# Design 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>' contains '328' real operations. (SOL-11)
# Warning: Extrapolation detected. Script '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/adjust_char_library.tcl' generated. (LIB-142)
# Info: Completed transformation 'architect' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v1': elapsed time 0.60 seconds, memory usage 1756960kB, peak memory usage 1756960kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1128, Real ops = 328, Vars = 292 (SOL-21)
# /top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/run:rlp/main/UPDATE_PSUM:read_mem(W_mem:rsc.@)/IGNORE_DEPENDENCY_FROM {WRITE_PSUM_TO_RF:write_mem(O_mem:rsc.@) I_WR_IN_MEM:write_mem(I_mem:rsc.@) W_WR_IN_MEM:write_mem(W_mem:rsc.@)}
# /top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/run:rlp/main/UPDATE_PSUM:read_mem(I_mem:rsc.@)/IGNORE_DEPENDENCY_FROM {WRITE_PSUM_TO_RF:write_mem(O_mem:rsc.@) I_WR_IN_MEM:write_mem(I_mem:rsc.@) W_WR_IN_MEM:write_mem(W_mem:rsc.@)}
# /top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/run:rlp/main/UPDATE_PSUM:read_mem(O_mem:rsc.@)/IGNORE_DEPENDENCY_FROM {WRITE_PSUM_TO_RF:write_mem(O_mem:rsc.@) I_WR_IN_MEM:write_mem(I_mem:rsc.@) W_WR_IN_MEM:write_mem(W_mem:rsc.@)}
# /top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/run:rlp/main/UPDATE_PSUM_ZERO_GUARD:read_mem(W_mem:rsc.@)/IGNORE_DEPENDENCY_FROM {WRITE_PSUM_TO_RF:write_mem(O_mem:rsc.@) I_WR_IN_MEM:write_mem(I_mem:rsc.@) W_WR_IN_MEM:write_mem(W_mem:rsc.@)}
# /top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/run:rlp/main/UPDATE_PSUM_ZERO_GUARD:read_mem(I_mem:rsc.@)/IGNORE_DEPENDENCY_FROM {WRITE_PSUM_TO_RF:write_mem(O_mem:rsc.@) I_WR_IN_MEM:write_mem(I_mem:rsc.@) W_WR_IN_MEM:write_mem(W_mem:rsc.@)}
# /top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/run:rlp/main/UPDATE_PSUM_FROM_TOP:read_mem(W_mem:rsc.@)/IGNORE_DEPENDENCY_FROM {WRITE_PSUM_TO_RF:write_mem(O_mem:rsc.@) I_WR_IN_MEM:write_mem(I_mem:rsc.@) W_WR_IN_MEM:write_mem(W_mem:rsc.@)}
# /top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/run:rlp/main/UPDATE_PSUM_FROM_TOP:read_mem(I_mem:rsc.@)/IGNORE_DEPENDENCY_FROM {WRITE_PSUM_TO_RF:write_mem(O_mem:rsc.@) I_WR_IN_MEM:write_mem(I_mem:rsc.@) W_WR_IN_MEM:write_mem(W_mem:rsc.@)}
go allocate

go extract
# Info: Starting transformation 'allocate' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v1' (SOL-8)
# Warning: Process 'run' has IGNORE_DEPENDENCY_FROM directives (potentially created from ignore_memory_precedence commands).  The command was refined to be dependent on the order of the arguments.  Please verify the correctness of the argument order.  See also the command's documentation. (MEM-52)
# Performing concurrent resource allocation and scheduling on '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/core.h(1055): Prescheduled LOOP '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/core.h(1055): Prescheduled LOOP '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/run:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/core.h(1055): Prescheduled SEQUENTIAL '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run' (total length 4 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/core.h(1055): Initial schedule of SEQUENTIAL '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run': Latency = 2, Area (Datapath, Register, Total) = 20201.36, 2989.88, 23191.24 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/core.h(1055): Final schedule of SEQUENTIAL '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run': Latency = 2, Area (Datapath, Register, Total) = 19312.47, 2989.88, 22302.34 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Performing concurrent resource allocation and scheduling on '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>/run' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/core.h(101): Prescheduled LOOP '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>/run/main' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/core.h(101): Prescheduled LOOP '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>/run/run:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/core.h(101): Prescheduled SEQUENTIAL '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>/run' (total length 6 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/core.h(101): Initial schedule of SEQUENTIAL '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>/run': Latency = 4, Area (Datapath, Register, Total) = 18100.22, 828.75, 18928.97 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/core.h(101): Final schedule of SEQUENTIAL '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>/run': Latency = 6, Area (Datapath, Register, Total) = 11932.03, 1275.00, 13207.03 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'O_instr_L1_out' (HIER-22)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'I_instr_L1_out' (HIER-22)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'W_instr_L1_out' (HIER-22)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'O_instr_L2_out' (HIER-22)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'O_instr_L3_out' (HIER-22)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'I_instr_L2_out' (HIER-22)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'I_instr_L3_out' (HIER-22)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'W_instr_L2_out' (HIER-22)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'W_instr_L3_out' (HIER-22)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v1': elapsed time 1.14 seconds, memory usage 1756960kB, peak memory usage 1756960kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 1128, Real ops = 328, Vars = 292 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run' (CRAAS-1)
# Performing concurrent resource allocation and scheduling on '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>/run' (CRAAS-1)
# Global signal 'layer_instruction_in:rsc.rdy' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'layer_instruction_in:rsci' (LIB-3)
# Global signal 'layer_instruction_in:rsc.vld' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'layer_instruction_in:rsci' (LIB-3)
# Global signal 'layer_instruction_in:rsc.dat' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'layer_instruction_in:rsci' (LIB-3)
# Info: $PROJECT_HOME/core.h(116): Creating buffer for wait controller for component 'layer_instruction_in:rsc' (SCHD-46)
# Global signal 'O_instr_L1_out:rsc.rdy' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'O_instr_L1_out:rsci' (LIB-3)
# Global signal 'O_instr_L1_out:rsc.vld' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'O_instr_L1_out:rsci' (LIB-3)
# Global signal 'O_instr_L1_out:rsc.dat' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'O_instr_L1_out:rsci' (LIB-3)
# Global signal 'O_instr_L2_out:rsc.rdy' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'O_instr_L2_out:rsci' (LIB-3)
# Global signal 'O_instr_L2_out:rsc.vld' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'O_instr_L2_out:rsci' (LIB-3)
# Global signal 'O_instr_L2_out:rsc.dat' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'O_instr_L2_out:rsci' (LIB-3)
# Global signal 'O_instr_L3_out:rsc.rdy' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'O_instr_L3_out:rsci' (LIB-3)
# Global signal 'O_instr_L3_out:rsc.vld' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'O_instr_L3_out:rsci' (LIB-3)
# Global signal 'O_instr_L3_out:rsc.dat' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'O_instr_L3_out:rsci' (LIB-3)
# Global signal 'I_instr_L1_out:rsc.rdy' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'I_instr_L1_out:rsci' (LIB-3)
# Global signal 'I_instr_L1_out:rsc.vld' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'I_instr_L1_out:rsci' (LIB-3)
# Global signal 'I_instr_L1_out:rsc.dat' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'I_instr_L1_out:rsci' (LIB-3)
# Global signal 'I_instr_L2_out:rsc.rdy' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'I_instr_L2_out:rsci' (LIB-3)
# Global signal 'I_instr_L2_out:rsc.vld' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'I_instr_L2_out:rsci' (LIB-3)
# Global signal 'I_instr_L2_out:rsc.dat' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'I_instr_L2_out:rsci' (LIB-3)
# Global signal 'I_instr_L3_out:rsc.rdy' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'I_instr_L3_out:rsci' (LIB-3)
# Global signal 'I_instr_L3_out:rsc.vld' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'I_instr_L3_out:rsci' (LIB-3)
# Global signal 'I_instr_L3_out:rsc.dat' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'I_instr_L3_out:rsci' (LIB-3)
# Global signal 'W_instr_L1_out:rsc.rdy' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'W_instr_L1_out:rsci' (LIB-3)
# Global signal 'W_instr_L1_out:rsc.vld' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'W_instr_L1_out:rsci' (LIB-3)
# Global signal 'W_instr_L1_out:rsc.dat' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'W_instr_L1_out:rsci' (LIB-3)
# Global signal 'W_instr_L2_out:rsc.rdy' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'W_instr_L2_out:rsci' (LIB-3)
# Global signal 'W_instr_L2_out:rsc.vld' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'W_instr_L2_out:rsci' (LIB-3)
# Global signal 'W_instr_L2_out:rsc.dat' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'W_instr_L2_out:rsci' (LIB-3)
# Global signal 'W_instr_L3_out:rsc.rdy' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'W_instr_L3_out:rsci' (LIB-3)
# Global signal 'W_instr_L3_out:rsc.vld' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'W_instr_L3_out:rsci' (LIB-3)
# Global signal 'W_instr_L3_out:rsc.dat' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'W_instr_L3_out:rsci' (LIB-3)
# Global signal 'O_wr_data:rsc.rdy' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'O_wr_data:rsci' (LIB-3)
# Global signal 'O_wr_data:rsc.vld' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'O_wr_data:rsci' (LIB-3)
# Global signal 'O_wr_data:rsc.dat' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'O_wr_data:rsci' (LIB-3)
# Info: $PROJECT_HOME/core.h(1277): Creating buffer for wait controller for component 'O_wr_data:rsc' (SCHD-46)
# Info: $PROJECT_HOME/core.h(1277): Creating buffer for wait controller for component 'O_wr_data:rsc' (SCHD-46)
# Info: $PROJECT_HOME/core.h(1169): Creating buffer for wait controller for component 'O_rd_data:rsc' (SCHD-46)
# Global signal 'O_rd_data:rsc.rdy' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'O_rd_data:rsci' (LIB-3)
# Global signal 'O_rd_data:rsc.vld' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'O_rd_data:rsci' (LIB-3)
# Global signal 'O_rd_data:rsc.dat' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'O_rd_data:rsci' (LIB-3)
# Global signal 'I_wr_data:rsc.rdy' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'I_wr_data:rsci' (LIB-3)
# Global signal 'I_wr_data:rsc.vld' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'I_wr_data:rsci' (LIB-3)
# Global signal 'I_wr_data:rsc.dat' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'I_wr_data:rsci' (LIB-3)
# Info: $PROJECT_HOME/core.h(1288): Creating buffer for wait controller for component 'I_wr_data:rsc' (SCHD-46)
# Info: $PROJECT_HOME/core.h(1288): Creating buffer for wait controller for component 'I_wr_data:rsc' (SCHD-46)
# Global signal 'W_wr_data:rsc.rdy' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'W_wr_data:rsci' (LIB-3)
# Global signal 'W_wr_data:rsc.vld' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'W_wr_data:rsci' (LIB-3)
# Global signal 'W_wr_data:rsc.dat' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'W_wr_data:rsci' (LIB-3)
# Info: $PROJECT_HOME/core.h(1304): Creating buffer for wait controller for component 'W_wr_data:rsc' (SCHD-46)
# Info: $PROJECT_HOME/core.h(1304): Creating buffer for wait controller for component 'W_wr_data:rsc' (SCHD-46)
# Global signal 'wr_data_zero_guard:rsc.rdy' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'wr_data_zero_guard:rsci' (LIB-3)
# Global signal 'wr_data_zero_guard:rsc.vld' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'wr_data_zero_guard:rsci' (LIB-3)
# Global signal 'wr_data_zero_guard:rsc.dat' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'wr_data_zero_guard:rsci' (LIB-3)
# Info: $PROJECT_HOME/core.h(1266): Creating buffer for wait controller for component 'wr_data_zero_guard:rsc' (SCHD-46)
# Info: $PROJECT_HOME/core.h(1266): Creating buffer for wait controller for component 'wr_data_zero_guard:rsc' (SCHD-46)
# Global signal 'O_instr_in:rsc.rdy' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'O_instr_in:rsci' (LIB-3)
# Global signal 'O_instr_in:rsc.vld' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'O_instr_in:rsci' (LIB-3)
# Global signal 'O_instr_in:rsc.dat' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'O_instr_in:rsci' (LIB-3)
# Info: $PROJECT_HOME/core.h(1073): Creating buffer for wait controller for component 'O_instr_in:rsc' (SCHD-46)
# Global signal 'I_instr_in:rsc.rdy' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'I_instr_in:rsci' (LIB-3)
# Global signal 'I_instr_in:rsc.vld' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'I_instr_in:rsci' (LIB-3)
# Global signal 'I_instr_in:rsc.dat' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'I_instr_in:rsci' (LIB-3)
# Info: $PROJECT_HOME/core.h(1074): Creating buffer for wait controller for component 'I_instr_in:rsc' (SCHD-46)
# Global signal 'W_instr_in:rsc.rdy' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'W_instr_in:rsci' (LIB-3)
# Global signal 'W_instr_in:rsc.vld' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'W_instr_in:rsci' (LIB-3)
# Global signal 'W_instr_in:rsc.dat' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'W_instr_in:rsci' (LIB-3)
# Info: $PROJECT_HOME/core.h(1075): Creating buffer for wait controller for component 'W_instr_in:rsc' (SCHD-46)
# Global signal 'O_mem:rsc.en' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'O_mem:rsci' (LIB-3)
# Global signal 'O_mem:rsc.data_out' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'O_mem:rsci' (LIB-3)
# Global signal 'O_mem:rsc.we' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'O_mem:rsci' (LIB-3)
# Global signal 'O_mem:rsc.re' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'O_mem:rsci' (LIB-3)
# Global signal 'O_mem:rsc.addr' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'O_mem:rsci' (LIB-3)
# Global signal 'O_mem:rsc.data_in' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'O_mem:rsci' (LIB-3)
# Global signal 'I_mem:rsc.en' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'I_mem:rsci' (LIB-3)
# Global signal 'I_mem:rsc.data_out' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'I_mem:rsci' (LIB-3)
# Global signal 'I_mem:rsc.we' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'I_mem:rsci' (LIB-3)
# Global signal 'I_mem:rsc.re' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'I_mem:rsci' (LIB-3)
# Global signal 'I_mem:rsc.addr' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'I_mem:rsci' (LIB-3)
# Global signal 'I_mem:rsc.data_in' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'I_mem:rsci' (LIB-3)
# Global signal 'W_mem:rsc.en' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'W_mem:rsci' (LIB-3)
# Global signal 'W_mem:rsc.data_out' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'W_mem:rsci' (LIB-3)
# Global signal 'W_mem:rsc.we' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'W_mem:rsci' (LIB-3)
# Global signal 'W_mem:rsc.re' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'W_mem:rsci' (LIB-3)
# Global signal 'W_mem:rsc.addr' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'W_mem:rsci' (LIB-3)
# Global signal 'W_mem:rsc.data_in' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'W_mem:rsci' (LIB-3)
# Info: $PROJECT_HOME/core.h(1055): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/main' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v1': elapsed time 5.67 seconds, memory usage 1756960kB, peak memory usage 1756960kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 3344, Real ops = 524, Vars = 1428 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v1': elapsed time 6.77 seconds, memory usage 1756960kB, peak memory usage 1756960kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 2655, Real ops = 1253, Vars = 1428 (SOL-21)
# Info: Starting transformation 'instance' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v1': elapsed time 7.49 seconds, memory usage 1756960kB, peak memory usage 1756960kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 3057, Real ops = 1488, Vars = 2876 (SOL-21)
# Info: Starting transformation 'extract' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: ../td_ccore_solutions/O_addr_cnt_5_O_addr_type_L1_1__7448a59bcc55848f49259c21df88d8bc12ff1_0/rtl.vhdl
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/mgc_out_dreg_v2.vhd
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_W_addr_type_L3__70f247a0b6d72f8412d9d2d7bfe58aa0b849_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_W_addr_type_L2__207263b1b236881e25012088d06269c7b762_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_O_addr_type_L3__c8ceb417654e4d4104a4e020121ae510b7ce_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_O_addr_type_L2__62fbec45f0c0ed28ff5c917a6fb9ea42b629_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_O_addr_type_L1__8602e08520fb27a65174dadf7fa1b550aec7_0/rtl.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: ../td_ccore_solutions/O_addr_cnt_5_O_addr_type_L1_1__7448a59bcc55848f49259c21df88d8bc12ff1_0/rtl.vhdl
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/mgc_out_dreg_v2.vhd
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_W_addr_type_L3__70f247a0b6d72f8412d9d2d7bfe58aa0b849_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_W_addr_type_L2__207263b1b236881e25012088d06269c7b762_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_O_addr_type_L3__c8ceb417654e4d4104a4e020121ae510b7ce_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_O_addr_type_L2__62fbec45f0c0ed28ff5c917a6fb9ea42b629_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_O_addr_type_L1__8602e08520fb27a65174dadf7fa1b550aec7_0/rtl.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Warning: Toplevel found in header $PROJECT_HOME/pe_top.h, using $PROJECT_HOME/testbench.cpp for header dependencies.
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: ../td_ccore_solutions/O_addr_cnt_5_O_addr_type_L1_1__7448a59bcc55848f49259c21df88d8bc12ff1_0/rtl.v
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/mgc_out_dreg_v2.v
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_W_addr_type_L3__70f247a0b6d72f8412d9d2d7bfe58aa0b849_0/rtl.v
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_W_addr_type_L2__207263b1b236881e25012088d06269c7b762_0/rtl.v
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_O_addr_type_L3__c8ceb417654e4d4104a4e020121ae510b7ce_0/rtl.v
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_O_addr_type_L2__62fbec45f0c0ed28ff5c917a6fb9ea42b629_0/rtl.v
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_O_addr_type_L1__8602e08520fb27a65174dadf7fa1b550aec7_0/rtl.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: ../td_ccore_solutions/O_addr_cnt_5_O_addr_type_L1_1__7448a59bcc55848f49259c21df88d8bc12ff1_0/rtl.v
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/mgc_out_dreg_v2.v
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_W_addr_type_L3__70f247a0b6d72f8412d9d2d7bfe58aa0b849_0/rtl.v
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_W_addr_type_L2__207263b1b236881e25012088d06269c7b762_0/rtl.v
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_O_addr_type_L3__c8ceb417654e4d4104a4e020121ae510b7ce_0/rtl.v
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_O_addr_type_L2__62fbec45f0c0ed28ff5c917a6fb9ea42b629_0/rtl.v
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_O_addr_type_L1__8602e08520fb27a65174dadf7fa1b550aec7_0/rtl.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v1': elapsed time 12.07 seconds, memory usage 1756960kB, peak memory usage 1756960kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 3046, Real ops = 1485, Vars = 1448 (SOL-21)
go assembly
directive set /top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/O_mem:rsc -MAP_TO_MODULE {[Register]}
# Info: Branching solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Toplevel found in header $PROJECT_HOME/pe_top.h, using $PROJECT_HOME/testbench.cpp for header dependencies.
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Warning:           Hierarchy Block 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' Instance 'CCInst' $PROJECT_HOME/core.h:101
# Warning:           Hierarchy Block 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' Instance 'PE' $PROJECT_HOME/core.h:1055
# Info: CDesignChecker Shell script written to '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/CDesignChecker/design_checker.sh'
# /top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/O_mem:rsc/MAP_TO_MODULE {[Register]}
directive set /top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/O_mem:rsc -GEN_EXTERNAL_ENABLE false
# /top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/O_mem:rsc/GEN_EXTERNAL_ENABLE false
directive set /top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/I_mem:rsc -MAP_TO_MODULE {[Register]}
# /top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/I_mem:rsc/MAP_TO_MODULE {[Register]}
directive set /top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/I_mem:rsc -GEN_EXTERNAL_ENABLE false
# /top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/I_mem:rsc/GEN_EXTERNAL_ENABLE false
directive set /top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/W_mem:rsc -MAP_TO_MODULE {[Register]}
# /top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/W_mem:rsc/MAP_TO_MODULE {[Register]}
directive set /top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/W_mem:rsc -GEN_EXTERNAL_ENABLE false
# /top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/W_mem:rsc/GEN_EXTERNAL_ENABLE false
go extract
# Info: Starting transformation 'loops' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2' (SOL-8)
# $PROJECT_HOME/core.h(1078): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/if:for' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/core.h(1055): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/main' is left rolled. (LOOP-4)
# $PROJECT_HOME/core.h(101): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>/run/main' is left rolled. (LOOP-4)
# $PROJECT_HOME/core.h(71): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L3>/run/for' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/core.h(71): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L2>/run/for' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/core.h(71): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L3>/run/for' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/core.h(71): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L2>/run/for' is being fully unrolled (5 times). (LOOP-7)
# $PROJECT_HOME/core.h(71): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L1>/run/for' is being fully unrolled (5 times). (LOOP-7)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Info: Completed transformation 'loops' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2': elapsed time 0.82 seconds, memory usage 1756960kB, peak memory usage 1756960kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1184, Real ops = 157, Vars = 362 (SOL-21)
# Info: Starting transformation 'memories' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2' (SOL-8)
# $PROJECT_HOME/config_file.h(123): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L1>/loops.bound:rsc' (from var: loops.bound) mapped to 'ccs_ioport.ccs_in' (size: 25). (MEM-2)
# $PROJECT_HOME/config_file.h(124): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L1>/loops.relevancy:rsc' (from var: loops.relevancy) mapped to 'ccs_ioport.ccs_in' (size: 5). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L1>/tile_size:out:rsc' (from var: tile_size:out) mapped to 'mgc_ioport.mgc_out_dreg' (size: 5). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L1>/tile_size:in:rsc' (from var: tile_size:in) mapped to 'ccs_ioport.ccs_in' (size: 5). (MEM-2)
# $PROJECT_HOME/config_file.h(130): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L1>/instr.bound:rsc' (from var: instr.bound) mapped to 'mgc_ioport.mgc_out_dreg' (size: 25). (MEM-2)
# $PROJECT_HOME/config_file.h(131): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L1>/instr.tile:rsc' (from var: instr.tile) mapped to 'mgc_ioport.mgc_out_dreg' (size: 25). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L1>/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $PROJECT_HOME/config_file.h(123): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L2>/loops.bound:rsc' (from var: loops.bound) mapped to 'ccs_ioport.ccs_in' (size: 45). (MEM-2)
# $PROJECT_HOME/config_file.h(124): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L2>/loops.relevancy:rsc' (from var: loops.relevancy) mapped to 'ccs_ioport.ccs_in' (size: 5). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L2>/tile_size:out:rsc' (from var: tile_size:out) mapped to 'mgc_ioport.mgc_out_dreg' (size: 9). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L2>/tile_size:in:rsc' (from var: tile_size:in) mapped to 'ccs_ioport.ccs_in' (size: 9). (MEM-2)
# $PROJECT_HOME/config_file.h(130): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L2>/instr.bound:rsc' (from var: instr.bound) mapped to 'mgc_ioport.mgc_out_dreg' (size: 45). (MEM-2)
# $PROJECT_HOME/config_file.h(131): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L2>/instr.tile:rsc' (from var: instr.tile) mapped to 'mgc_ioport.mgc_out_dreg' (size: 45). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L2>/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $PROJECT_HOME/config_file.h(123): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L3>/loops.bound:rsc' (from var: loops.bound) mapped to 'ccs_ioport.ccs_in' (size: 70). (MEM-2)
# $PROJECT_HOME/config_file.h(124): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L3>/loops.relevancy:rsc' (from var: loops.relevancy) mapped to 'ccs_ioport.ccs_in' (size: 5). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L3>/tile_size:out:rsc' (from var: tile_size:out) mapped to 'mgc_ioport.mgc_out_dreg' (size: 14). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L3>/tile_size:in:rsc' (from var: tile_size:in) mapped to 'ccs_ioport.ccs_in' (size: 14). (MEM-2)
# $PROJECT_HOME/config_file.h(130): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L3>/instr.bound:rsc' (from var: instr.bound) mapped to 'mgc_ioport.mgc_out_dreg' (size: 70). (MEM-2)
# $PROJECT_HOME/config_file.h(131): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L3>/instr.tile:rsc' (from var: instr.tile) mapped to 'mgc_ioport.mgc_out_dreg' (size: 70). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,O_addr_type_L3>/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $PROJECT_HOME/config_file.h(123): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L2>/loops.bound:rsc' (from var: loops.bound) mapped to 'ccs_ioport.ccs_in' (size: 55). (MEM-2)
# $PROJECT_HOME/config_file.h(124): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L2>/loops.relevancy:rsc' (from var: loops.relevancy) mapped to 'ccs_ioport.ccs_in' (size: 5). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L2>/tile_size:out:rsc' (from var: tile_size:out) mapped to 'mgc_ioport.mgc_out_dreg' (size: 11). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L2>/tile_size:in:rsc' (from var: tile_size:in) mapped to 'ccs_ioport.ccs_in' (size: 11). (MEM-2)
# $PROJECT_HOME/config_file.h(130): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L2>/instr.bound:rsc' (from var: instr.bound) mapped to 'mgc_ioport.mgc_out_dreg' (size: 55). (MEM-2)
# $PROJECT_HOME/config_file.h(131): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L2>/instr.tile:rsc' (from var: instr.tile) mapped to 'mgc_ioport.mgc_out_dreg' (size: 55). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L2>/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $PROJECT_HOME/config_file.h(123): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L3>/loops.bound:rsc' (from var: loops.bound) mapped to 'ccs_ioport.ccs_in' (size: 80). (MEM-2)
# $PROJECT_HOME/config_file.h(124): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L3>/loops.relevancy:rsc' (from var: loops.relevancy) mapped to 'ccs_ioport.ccs_in' (size: 5). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L3>/tile_size:out:rsc' (from var: tile_size:out) mapped to 'mgc_ioport.mgc_out_dreg' (size: 16). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L3>/tile_size:in:rsc' (from var: tile_size:in) mapped to 'ccs_ioport.ccs_in' (size: 16). (MEM-2)
# $PROJECT_HOME/config_file.h(130): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L3>/instr.bound:rsc' (from var: instr.bound) mapped to 'mgc_ioport.mgc_out_dreg' (size: 80). (MEM-2)
# $PROJECT_HOME/config_file.h(131): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L3>/instr.tile:rsc' (from var: instr.tile) mapped to 'mgc_ioport.mgc_out_dreg' (size: 80). (MEM-2)
# $PROJECT_HOME/core.h(68): I/O-Port Resource '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/tiling_unit<5,W_addr_type_L3>/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: internal assertion failed (conval_mismatch_check(conval.c_str(), p)) /wv/hlsb/CATAPULT/10.5c/2020-09-06_1/src/cdfg/sif_cd_tempelim.cxx line 5992 (ASSERT-1)
# Warning: internal assertion failed (conval_mismatch_check(conval.c_str(), p)) /wv/hlsb/CATAPULT/10.5c/2020-09-06_1/src/cdfg/sif_cd_tempelim.cxx line 5992 (ASSERT-1)
# Warning: internal assertion failed (conval_mismatch_check(conval.c_str(), p)) /wv/hlsb/CATAPULT/10.5c/2020-09-06_1/src/cdfg/sif_cd_tempelim.cxx line 5992 (ASSERT-1)
# Warning: internal assertion failed (conval_mismatch_check(conval.c_str(), p)) /wv/hlsb/CATAPULT/10.5c/2020-09-06_1/src/cdfg/sif_cd_tempelim.cxx line 5992 (ASSERT-1)
# Warning: internal assertion failed (conval_mismatch_check(conval.c_str(), p)) /wv/hlsb/CATAPULT/10.5c/2020-09-06_1/src/cdfg/sif_cd_tempelim.cxx line 5992 (ASSERT-1)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: internal assertion failed (conval_mismatch_check(conval.c_str(), p)) /wv/hlsb/CATAPULT/10.5c/2020-09-06_1/src/cdfg/sif_cd_tempelim.cxx line 5992 (ASSERT-1)
# Warning: internal assertion failed (conval_mismatch_check(conval.c_str(), p)) /wv/hlsb/CATAPULT/10.5c/2020-09-06_1/src/cdfg/sif_cd_tempelim.cxx line 5992 (ASSERT-1)
# Warning: internal assertion failed (conval_mismatch_check(conval.c_str(), p)) /wv/hlsb/CATAPULT/10.5c/2020-09-06_1/src/cdfg/sif_cd_tempelim.cxx line 5992 (ASSERT-1)
# Warning: internal assertion failed (conval_mismatch_check(conval.c_str(), p)) /wv/hlsb/CATAPULT/10.5c/2020-09-06_1/src/cdfg/sif_cd_tempelim.cxx line 5992 (ASSERT-1)
# Warning: internal assertion failed (conval_mismatch_check(conval.c_str(), p)) /wv/hlsb/CATAPULT/10.5c/2020-09-06_1/src/cdfg/sif_cd_tempelim.cxx line 5992 (ASSERT-1)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Info: Completed transformation 'memories' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2': elapsed time 2.45 seconds, memory usage 1756960kB, peak memory usage 1756960kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 1763, Real ops = 541, Vars = 622 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2' (SOL-8)
# Module 'tiling_unit_5_W_addr_type_L3__70f247a0b6d72f8412d9d2d7bfe58aa0b849_0' in the cache is valid & accepted for CCORE 'tiling_unit_5_W_addr_type_L3__70f247a0b6d72f8412d9d2d7bfe58aa0b849' (TD-3)
# Reading solution library '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/td_ccore_solutions/tiling_unit_5_W_addr_type_L3__70f247a0b6d72f8412d9d2d7bfe58aa0b849_0/.sif/solIndex_2_d77e59ee-9280-48f1-9533-168a2403cb31.xml' ... (LIB-129)
# Module for CCORE 'tiling_unit_5_W_addr_type_L3__70f247a0b6d72f8412d9d2d7bfe58aa0b849' has been successfully synthesized (TD-4)
# Module 'tiling_unit_5_W_addr_type_L2__207263b1b236881e25012088d06269c7b762_0' in the cache is valid & accepted for CCORE 'tiling_unit_5_W_addr_type_L2__207263b1b236881e25012088d06269c7b762' (TD-3)
# Reading solution library '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/td_ccore_solutions/tiling_unit_5_W_addr_type_L2__207263b1b236881e25012088d06269c7b762_0/.sif/solIndex_2_27b12191-e807-408d-ae93-72b07d80e0c5.xml' ... (LIB-129)
# Module for CCORE 'tiling_unit_5_W_addr_type_L2__207263b1b236881e25012088d06269c7b762' has been successfully synthesized (TD-4)
# Module 'tiling_unit_5_O_addr_type_L3__c8ceb417654e4d4104a4e020121ae510b7ce_0' in the cache is valid & accepted for CCORE 'tiling_unit_5_O_addr_type_L3__c8ceb417654e4d4104a4e020121ae510b7ce' (TD-3)
# Reading solution library '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/td_ccore_solutions/tiling_unit_5_O_addr_type_L3__c8ceb417654e4d4104a4e020121ae510b7ce_0/.sif/solIndex_2_99fcdcae-5821-442c-aeb1-67c31b71bac9.xml' ... (LIB-129)
# Module for CCORE 'tiling_unit_5_O_addr_type_L3__c8ceb417654e4d4104a4e020121ae510b7ce' has been successfully synthesized (TD-4)
# Module 'tiling_unit_5_O_addr_type_L2__62fbec45f0c0ed28ff5c917a6fb9ea42b629_0' in the cache is valid & accepted for CCORE 'tiling_unit_5_O_addr_type_L2__62fbec45f0c0ed28ff5c917a6fb9ea42b629' (TD-3)
# Reading solution library '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/td_ccore_solutions/tiling_unit_5_O_addr_type_L2__62fbec45f0c0ed28ff5c917a6fb9ea42b629_0/.sif/solIndex_2_10ef3ba5-449e-4a69-ac79-1a1bc7e7ce43.xml' ... (LIB-129)
# Module for CCORE 'tiling_unit_5_O_addr_type_L2__62fbec45f0c0ed28ff5c917a6fb9ea42b629' has been successfully synthesized (TD-4)
# Module 'tiling_unit_5_O_addr_type_L1__8602e08520fb27a65174dadf7fa1b550aec7_0' in the cache is valid & accepted for CCORE 'tiling_unit_5_O_addr_type_L1__8602e08520fb27a65174dadf7fa1b550aec7' (TD-3)
# Reading solution library '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/td_ccore_solutions/tiling_unit_5_O_addr_type_L1__8602e08520fb27a65174dadf7fa1b550aec7_0/.sif/solIndex_2_0814394b-571d-445f-beb8-5c1068c8dda0.xml' ... (LIB-129)
# Module for CCORE 'tiling_unit_5_O_addr_type_L1__8602e08520fb27a65174dadf7fa1b550aec7' has been successfully synthesized (TD-4)
# Module 'O_addr_cnt_5_O_addr_type_L1_1__7448a59bcc55848f49259c21df88d8bc12ff1_0' in the cache is valid & accepted for CCORE 'O_addr_cnt_5_O_addr_type_L1_1__7448a59bcc55848f49259c21df88d8bc12ff1' (TD-3)
# Reading solution library '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/td_ccore_solutions/O_addr_cnt_5_O_addr_type_L1_1__7448a59bcc55848f49259c21df88d8bc12ff1_0/.sif/solIndex_2_609d83c2-42c5-4408-8bd2-2a4fbfda4abc.xml' ... (LIB-129)
# Module for CCORE 'O_addr_cnt_5_O_addr_type_L1_1__7448a59bcc55848f49259c21df88d8bc12ff1' has been successfully synthesized (TD-4)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(43): channel 'O_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(44): channel 'O_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(47): channel 'I_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(48): channel 'I_instr_L3_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(51): channel 'W_instr_L2_out' is never used. (OPT-4)
# Warning: $PROJECT_HOME/pe_top.h(52): channel 'W_instr_L3_out' is never used. (OPT-4)
# Info: Completed transformation 'cluster' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2': elapsed time 0.95 seconds, memory usage 1756960kB, peak memory usage 1756960kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 1195, Real ops = 434, Vars = 381 (SOL-21)
# Info: Starting transformation 'architect' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2' (SOL-8)
# Design 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>' contains '797' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2': elapsed time 1.39 seconds, memory usage 1756960kB, peak memory usage 1756960kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2114, Real ops = 797, Vars = 469 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/core.h(1055): Prescheduled LOOP '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/core.h(1055): Prescheduled LOOP '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/run:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/core.h(1055): Prescheduled SEQUENTIAL '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run' (total length 3 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/core.h(1055): Initial schedule of SEQUENTIAL '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run': Latency = 1, Area (Datapath, Register, Total) = 14264.56, 12756.38, 27020.93 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/core.h(1055): Final schedule of SEQUENTIAL '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run': Latency = 1, Area (Datapath, Register, Total) = 11699.70, 12756.38, 24456.07 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Performing concurrent resource allocation and scheduling on '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>/run' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/core.h(101): Prescheduled LOOP '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>/run/main' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/core.h(101): Prescheduled LOOP '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>/run/run:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/core.h(101): Prescheduled SEQUENTIAL '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>/run' (total length 6 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/core.h(101): Initial schedule of SEQUENTIAL '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>/run': Latency = 4, Area (Datapath, Register, Total) = 18100.22, 828.75, 18928.97 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/core.h(101): Final schedule of SEQUENTIAL '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>/run': Latency = 6, Area (Datapath, Register, Total) = 11932.03, 1275.00, 13207.03 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'O_instr_L1_out' (HIER-22)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'I_instr_L1_out' (HIER-22)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'W_instr_L1_out' (HIER-22)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'O_instr_L2_out' (HIER-22)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'O_instr_L3_out' (HIER-22)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'I_instr_L2_out' (HIER-22)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'I_instr_L3_out' (HIER-22)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'W_instr_L2_out' (HIER-22)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'W_instr_L3_out' (HIER-22)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2': elapsed time 2.50 seconds, memory usage 1756960kB, peak memory usage 1756960kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 2114, Real ops = 797, Vars = 469 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run' (CRAAS-1)
# Performing concurrent resource allocation and scheduling on '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>/run' (CRAAS-1)
# Global signal 'layer_instruction_in:rsc.rdy' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'layer_instruction_in:rsci' (LIB-3)
# Global signal 'layer_instruction_in:rsc.vld' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'layer_instruction_in:rsci' (LIB-3)
# Global signal 'layer_instruction_in:rsc.dat' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'layer_instruction_in:rsci' (LIB-3)
# Info: $PROJECT_HOME/core.h(116): Creating buffer for wait controller for component 'layer_instruction_in:rsc' (SCHD-46)
# Global signal 'O_instr_L1_out:rsc.rdy' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'O_instr_L1_out:rsci' (LIB-3)
# Global signal 'O_instr_L1_out:rsc.vld' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'O_instr_L1_out:rsci' (LIB-3)
# Global signal 'O_instr_L1_out:rsc.dat' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'O_instr_L1_out:rsci' (LIB-3)
# Global signal 'O_instr_L2_out:rsc.rdy' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'O_instr_L2_out:rsci' (LIB-3)
# Global signal 'O_instr_L2_out:rsc.vld' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'O_instr_L2_out:rsci' (LIB-3)
# Global signal 'O_instr_L2_out:rsc.dat' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'O_instr_L2_out:rsci' (LIB-3)
# Global signal 'O_instr_L3_out:rsc.rdy' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'O_instr_L3_out:rsci' (LIB-3)
# Global signal 'O_instr_L3_out:rsc.vld' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'O_instr_L3_out:rsci' (LIB-3)
# Global signal 'O_instr_L3_out:rsc.dat' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'O_instr_L3_out:rsci' (LIB-3)
# Global signal 'I_instr_L1_out:rsc.rdy' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'I_instr_L1_out:rsci' (LIB-3)
# Global signal 'I_instr_L1_out:rsc.vld' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'I_instr_L1_out:rsci' (LIB-3)
# Global signal 'I_instr_L1_out:rsc.dat' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'I_instr_L1_out:rsci' (LIB-3)
# Global signal 'I_instr_L2_out:rsc.rdy' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'I_instr_L2_out:rsci' (LIB-3)
# Global signal 'I_instr_L2_out:rsc.vld' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'I_instr_L2_out:rsci' (LIB-3)
# Global signal 'I_instr_L2_out:rsc.dat' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'I_instr_L2_out:rsci' (LIB-3)
# Global signal 'I_instr_L3_out:rsc.rdy' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'I_instr_L3_out:rsci' (LIB-3)
# Global signal 'I_instr_L3_out:rsc.vld' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'I_instr_L3_out:rsci' (LIB-3)
# Global signal 'I_instr_L3_out:rsc.dat' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'I_instr_L3_out:rsci' (LIB-3)
# Global signal 'W_instr_L1_out:rsc.rdy' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'W_instr_L1_out:rsci' (LIB-3)
# Global signal 'W_instr_L1_out:rsc.vld' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'W_instr_L1_out:rsci' (LIB-3)
# Global signal 'W_instr_L1_out:rsc.dat' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'W_instr_L1_out:rsci' (LIB-3)
# Global signal 'W_instr_L2_out:rsc.rdy' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'W_instr_L2_out:rsci' (LIB-3)
# Global signal 'W_instr_L2_out:rsc.vld' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'W_instr_L2_out:rsci' (LIB-3)
# Global signal 'W_instr_L2_out:rsc.dat' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'W_instr_L2_out:rsci' (LIB-3)
# Global signal 'W_instr_L3_out:rsc.rdy' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'W_instr_L3_out:rsci' (LIB-3)
# Global signal 'W_instr_L3_out:rsc.vld' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'W_instr_L3_out:rsci' (LIB-3)
# Global signal 'W_instr_L3_out:rsc.dat' added to design 'config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>' for component 'W_instr_L3_out:rsci' (LIB-3)
# Global signal 'O_wr_data:rsc.rdy' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'O_wr_data:rsci' (LIB-3)
# Global signal 'O_wr_data:rsc.vld' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'O_wr_data:rsci' (LIB-3)
# Global signal 'O_wr_data:rsc.dat' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'O_wr_data:rsci' (LIB-3)
# Info: $PROJECT_HOME/core.h(1277): Creating buffer for wait controller for component 'O_wr_data:rsc' (SCHD-46)
# Info: $PROJECT_HOME/core.h(1277): Creating buffer for wait controller for component 'O_wr_data:rsc' (SCHD-46)
# Info: $PROJECT_HOME/core.h(1169): Creating buffer for wait controller for component 'O_rd_data:rsc' (SCHD-46)
# Global signal 'O_rd_data:rsc.rdy' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'O_rd_data:rsci' (LIB-3)
# Global signal 'O_rd_data:rsc.vld' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'O_rd_data:rsci' (LIB-3)
# Global signal 'O_rd_data:rsc.dat' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'O_rd_data:rsci' (LIB-3)
# Global signal 'I_wr_data:rsc.rdy' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'I_wr_data:rsci' (LIB-3)
# Global signal 'I_wr_data:rsc.vld' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'I_wr_data:rsci' (LIB-3)
# Global signal 'I_wr_data:rsc.dat' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'I_wr_data:rsci' (LIB-3)
# Info: $PROJECT_HOME/core.h(1288): Creating buffer for wait controller for component 'I_wr_data:rsc' (SCHD-46)
# Info: $PROJECT_HOME/core.h(1288): Creating buffer for wait controller for component 'I_wr_data:rsc' (SCHD-46)
# Global signal 'W_wr_data:rsc.rdy' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'W_wr_data:rsci' (LIB-3)
# Global signal 'W_wr_data:rsc.vld' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'W_wr_data:rsci' (LIB-3)
# Global signal 'W_wr_data:rsc.dat' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'W_wr_data:rsci' (LIB-3)
# Info: $PROJECT_HOME/core.h(1304): Creating buffer for wait controller for component 'W_wr_data:rsc' (SCHD-46)
# Info: $PROJECT_HOME/core.h(1304): Creating buffer for wait controller for component 'W_wr_data:rsc' (SCHD-46)
# Global signal 'wr_data_zero_guard:rsc.rdy' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'wr_data_zero_guard:rsci' (LIB-3)
# Global signal 'wr_data_zero_guard:rsc.vld' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'wr_data_zero_guard:rsci' (LIB-3)
# Global signal 'wr_data_zero_guard:rsc.dat' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'wr_data_zero_guard:rsci' (LIB-3)
# Info: $PROJECT_HOME/core.h(1266): Creating buffer for wait controller for component 'wr_data_zero_guard:rsc' (SCHD-46)
# Info: $PROJECT_HOME/core.h(1266): Creating buffer for wait controller for component 'wr_data_zero_guard:rsc' (SCHD-46)
# Global signal 'O_instr_in:rsc.rdy' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'O_instr_in:rsci' (LIB-3)
# Global signal 'O_instr_in:rsc.vld' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'O_instr_in:rsci' (LIB-3)
# Global signal 'O_instr_in:rsc.dat' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'O_instr_in:rsci' (LIB-3)
# Info: $PROJECT_HOME/core.h(1073): Creating buffer for wait controller for component 'O_instr_in:rsc' (SCHD-46)
# Global signal 'I_instr_in:rsc.rdy' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'I_instr_in:rsci' (LIB-3)
# Global signal 'I_instr_in:rsc.vld' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'I_instr_in:rsci' (LIB-3)
# Global signal 'I_instr_in:rsc.dat' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'I_instr_in:rsci' (LIB-3)
# Info: $PROJECT_HOME/core.h(1074): Creating buffer for wait controller for component 'I_instr_in:rsc' (SCHD-46)
# Global signal 'W_instr_in:rsc.rdy' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'W_instr_in:rsci' (LIB-3)
# Global signal 'W_instr_in:rsc.vld' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'W_instr_in:rsci' (LIB-3)
# Global signal 'W_instr_in:rsc.dat' added to design 'rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>' for component 'W_instr_in:rsci' (LIB-3)
# Info: $PROJECT_HOME/core.h(1075): Creating buffer for wait controller for component 'W_instr_in:rsc' (SCHD-46)
# Info: $PROJECT_HOME/core.h(1055): Loop '/top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,32,32,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run/main' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2': elapsed time 8.45 seconds, memory usage 1756960kB, peak memory usage 1756960kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 3994, Real ops = 984, Vars = 1501 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2': elapsed time 19.11 seconds, memory usage 1756960kB, peak memory usage 1756960kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 3121, Real ops = 1724, Vars = 1607 (SOL-21)
# Info: Starting transformation 'instance' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2': elapsed time 9.46 seconds, memory usage 1756960kB, peak memory usage 1756960kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 3414, Real ops = 1904, Vars = 3299 (SOL-21)
# Info: Starting transformation 'extract' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2' (SOL-8)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: ../td_ccore_solutions/O_addr_cnt_5_O_addr_type_L1_1__7448a59bcc55848f49259c21df88d8bc12ff1_0/rtl.vhdl
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/mgc_out_dreg_v2.vhd
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_W_addr_type_L3__70f247a0b6d72f8412d9d2d7bfe58aa0b849_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_W_addr_type_L2__207263b1b236881e25012088d06269c7b762_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_O_addr_type_L3__c8ceb417654e4d4104a4e020121ae510b7ce_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_O_addr_type_L2__62fbec45f0c0ed28ff5c917a6fb9ea42b629_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_O_addr_type_L1__8602e08520fb27a65174dadf7fa1b550aec7_0/rtl.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: ../td_ccore_solutions/O_addr_cnt_5_O_addr_type_L1_1__7448a59bcc55848f49259c21df88d8bc12ff1_0/rtl.vhdl
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/mgc_out_dreg_v2.vhd
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_W_addr_type_L3__70f247a0b6d72f8412d9d2d7bfe58aa0b849_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_W_addr_type_L2__207263b1b236881e25012088d06269c7b762_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_O_addr_type_L3__c8ceb417654e4d4104a4e020121ae510b7ce_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_O_addr_type_L2__62fbec45f0c0ed28ff5c917a6fb9ea42b629_0/rtl.vhdl
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_O_addr_type_L1__8602e08520fb27a65174dadf7fa1b550aec7_0/rtl.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/concat_sim_rtl.vhdl
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: ../td_ccore_solutions/O_addr_cnt_5_O_addr_type_L1_1__7448a59bcc55848f49259c21df88d8bc12ff1_0/rtl.v
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/mgc_out_dreg_v2.v
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_W_addr_type_L3__70f247a0b6d72f8412d9d2d7bfe58aa0b849_0/rtl.v
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_W_addr_type_L2__207263b1b236881e25012088d06269c7b762_0/rtl.v
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_O_addr_type_L3__c8ceb417654e4d4104a4e020121ae510b7ce_0/rtl.v
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_O_addr_type_L2__62fbec45f0c0ed28ff5c917a6fb9ea42b629_0/rtl.v
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_O_addr_type_L1__8602e08520fb27a65174dadf7fa1b550aec7_0/rtl.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: ../td_ccore_solutions/O_addr_cnt_5_O_addr_type_L1_1__7448a59bcc55848f49259c21df88d8bc12ff1_0/rtl.v
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/mgc_out_dreg_v2.v
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_W_addr_type_L3__70f247a0b6d72f8412d9d2d7bfe58aa0b849_0/rtl.v
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_W_addr_type_L2__207263b1b236881e25012088d06269c7b762_0/rtl.v
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_O_addr_type_L3__c8ceb417654e4d4104a4e020121ae510b7ce_0/rtl.v
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_O_addr_type_L2__62fbec45f0c0ed28ff5c917a6fb9ea42b629_0/rtl.v
# Add dependent file: ../td_ccore_solutions/tiling_unit_5_O_addr_type_L1__8602e08520fb27a65174dadf7fa1b550aec7_0/rtl.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2': elapsed time 9.51 seconds, memory usage 1822496kB, peak memory usage 1822496kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 3402, Real ops = 1911, Vars = 1568 (SOL-21)
go switching
# Info: Starting transformation 'prototyping' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2' (SOL-8)
# Info: Completed transformation 'prototyping' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2': elapsed time 0.42 seconds, memory usage 1822496kB, peak memory usage 1822496kB (SOL-9)
# Info: Design complexity at end of 'prototyping': Total ops = 3402, Real ops = 1911, Vars = 1568 (SOL-21)
# Info: Starting transformation 'switching' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2' (SOL-8)
# Netlist written to file 'prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000.vhdl' (NET-4)
# Makefile for prepwr VHDL output 'prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000.vhdl' vs Untimed C++ written to file './scverify/Verify_prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim.mk'
# Warning: No Power USE_MODEs defined - using default
flow run /SCVerify/launch_make scverify/Verify_prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim.mk sim INVOKE_ARGS= CCS_VCD_FILE=/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/switching_vhdl/default.saif CCS_VCD_TIMES=0,ns,end,ns {}
# Making './scverify/Verify_prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim.mk sim INVOKE_ARGS= CCS_VCD_FILE=/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/switching_vhdl/default.saif CCS_VCD_TIMES=0,ns,end,ns {}'
# Make utility invoked from '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF'
#     /esat/micas-data/software/Mentor/catapult_10.5c/bin/make -f ./scverify/Verify_prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim.mk INVOKE_ARGS= CCS_VCD_FILE=/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/switching_vhdl/default.saif CCS_VCD_TIMES=0,ns,end,ns build < "/dev/null" (BASIC-15)
# ============================================
# Creating simulation directory 'scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim'
# mkdir -p scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim
# ============================================
# Setting up default modelsim.ini file from '/esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/../modelsim.ini'
# cat "/esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/../modelsim.ini" >scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls'
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vlib scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls
# ============================================
# Mapping logical library 'mgc_hls' to physical path '$SCVLIBS/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls'
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vmap mgc_hls \$SCVLIBS/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls
# QuestaSim-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap mgc_hls $SCVLIBS/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls 
# Modifying scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/work'
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vlib scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/work
# ============================================
# Mapping logical library 'work' to physical path '$SCVLIBS/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/work'
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vmap work \$SCVLIBS/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/work
# QuestaSim-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work $SCVLIBS/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/work 
# Modifying scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/modelsim.ini
# ============================================
# Creating Questa SIM wave TCL file 'scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /esat/micas-data/software/Mentor/catapult_10.5c/bin/tclsh8.5 /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./Catapult/SIF/scverify/ccs_wave_signals.dat scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/scverify_msim_wave.tcl ./Catapult/SIF/.dut_inst_info.tcl ./Catapult/SIF/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./Catapult/SIF/scverify/ccs_wave_signals.dat scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/scverify_msim_wave.tcl ./Catapult/SIF/.dut_inst_info.tcl ./Catapult/SIF/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling VHDL file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000001.vhd
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vcom -work mgc_hls   prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000001.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:42:52 on Jul 13,2021
# vcom -work mgc_hls prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000001.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000149
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150
# -- Compiling architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150
# End time: 11:42:52 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000003.vhd
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vcom -work mgc_hls   prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000003.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:42:52 on Jul 13,2021
# vcom -work mgc_hls prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000003.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000151
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152
# -- Compiling architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152
# End time: 11:42:52 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005.vhdl
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vcom -work work   prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005.vhdl
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:42:52 on Jul 13,2021
# vcom -work work prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153
# -- Compiling architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153
# End time: 11:42:52 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000007.vhd
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vcom -work mgc_hls   prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000007.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:42:52 on Jul 13,2021
# vcom -work mgc_hls prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000007.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000154
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000155
# -- Compiling architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000155
# End time: 11:42:52 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000009.vhd
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vcom -work mgc_hls   prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000009.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:42:52 on Jul 13,2021
# vcom -work mgc_hls prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000009.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000156
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000157
# -- Compiling architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000157
# End time: 11:42:52 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_1.vhdl
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vcom -work work   prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_1.vhdl
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:42:52 on Jul 13,2021
# vcom -work work prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_1.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000154
# -- Loading package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000156
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000158
# -- Compiling architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000158
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000159
# -- Compiling architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000159
# End time: 11:42:52 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_2.vhdl
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vcom -work work   prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_2.vhdl
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:42:53 on Jul 13,2021
# vcom -work work prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_2.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000154
# -- Loading package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000156
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000160
# -- Compiling architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000160
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000161
# -- Compiling architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000161
# End time: 11:42:53 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_3.vhdl
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vcom -work work   prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_3.vhdl
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:42:53 on Jul 13,2021
# vcom -work work prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_3.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000154
# -- Loading package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000156
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000162
# -- Compiling architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000162
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000163
# -- Compiling architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000163
# End time: 11:42:53 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_4.vhdl
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vcom -work work   prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_4.vhdl
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:42:53 on Jul 13,2021
# vcom -work work prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_4.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000154
# -- Loading package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000156
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000164
# -- Compiling architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000164
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000165
# -- Compiling architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000165
# End time: 11:42:53 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_5.vhdl
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vcom -work work   prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_5.vhdl
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:42:53 on Jul 13,2021
# vcom -work work prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_5.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000154
# -- Loading package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000156
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000166
# -- Compiling architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000166
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000167
# -- Compiling architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000167
# End time: 11:42:53 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000.vhdl
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vcom -work work   prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000.vhdl
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:42:53 on Jul 13,2021
# vcom -work work prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000149
# -- Loading package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000151
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000078
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000078
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000077
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000077
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000076
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000076
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000125
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000125
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000124
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000124
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000120
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000120
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000119
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000119
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000115
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000115
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000114
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000114
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000110
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000110
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000109
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000109
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000105
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000105
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000104
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000104
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000100
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000100
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000099
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000099
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000095
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000095
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000094
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000094
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000090
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000090
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000089
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000089
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000085
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000085
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000084
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000084
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000080
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000080
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000079
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000079
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000014
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000014
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000013
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000013
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000051
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000051
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000050
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000050
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000046
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000046
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000045
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000045
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000041
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000041
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000040
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000040
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000036
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000036
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000035
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000035
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000031
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000031
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000030
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000030
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000026
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000026
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000025
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000025
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000021
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000021
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000020
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000020
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000016
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000016
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000015
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000015
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000075
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000075
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000074
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000074
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000073
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000073
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000072
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000072
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000071
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000071
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000070
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000070
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000069
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000069
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000068
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000068
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000067
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000067
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000066
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000066
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000012
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000012
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000011
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000011
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000010
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000010
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000009
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000009
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000008
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000008
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000007
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000007
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000006
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000006
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000005
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000005
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000064
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000064
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000003
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000003
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000001
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000001
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000002
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000002
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000000
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000000
# -- Compiling entity top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000
# -- Compiling architecture v2 of top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000
# End time: 11:42:53 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../testbench.cpp
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -scpoptions "--c++11" -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_POWER -DCCS_DUT_VHDL -DSTALL -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000 -DCCS_DESIGN_FUNC_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_type_I_type_W_type_run -DCCS_DESIGN_TOP_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_t
# ype_L3_55296_8_8_W_addr_type_L3_O_partial_000000 -DCCS_MISMATCHED_OUTPUTS_ONLY -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/esat/micas-data/software/Mentor/catapult_10.5c/shared/include -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/hls_pkgs/src -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../testbench.cpp
# Start time: 11:42:53 on Jul 13,2021
# 
# QuestaSim-64 sccom 2020.4 compiler 2020.10 Oct 13 2020
# 
# In file included from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports.h:2301:0,
#                  from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_clock_ports.h:31,
#                  from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/systemc:84,
#                  from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/systemc.h:219,
#                  from /esat/micas-data/software/Mentor/catapult_10.5c/shared/include/mc_scverify.h:196,
#                  from ../../core.h:7,
#                  from ../../pe_top.h:4,
#                  from ../../testbench.cpp:2:
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# ../../testbench.cpp: In member function 'int testbench::main()':
# ../../testbench.cpp:185:8: warning: unused variable 'zero_guard' [-Wunused-variable]
#    bool zero_guard = true;
#         ^~~~~~~~~~
# ../../testbench.cpp:207:7: warning: unused variable 'iterations' [-Wunused-variable]
#    int iterations = 5000;
#        ^~~~~~~~~~
# In file included from ../../pe_top.h:4:0,
#                  from ../../testbench.cpp:2:
# ../../core.h: In instantiation of 'rf<nb_cnt, O_N, I_N, W_N, O_WORDS_in, O_WORDS_out, I_WORDS_in, I_WORDS_out, W_WORDS_in, W_WORDS_out, O_type, O_addr_type, I_type, I_addr_type, W_type, W_addr_type>::rf() [with int nb_cnt = 5; int O_N = 32; int I_N = 32; int W_N = 32; int O_WORDS_in = 1; int O_WORDS_out = 1; int I_WORDS_in = 1; int I_WORDS_out = 1; int W_WORDS_in = 1; int W_WORDS_out = 1; O_type = mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>; O_addr_type = mti_ac::ac_int<5, false>; I_type = mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>; I_addr_type = mti_ac::ac_int<5, false>; W_type = mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>; W_addr_type = mti_ac::ac_int<5, false>]':
# ../../pe_top.h:23:9:   required from 'top<nb_counters_L1, mem_size_word_O_L1, mem_words_O_L1_in, mem_words_O_L1_out, O_addr_type_L1, mem_size_word_I_L1, mem_words_I_L1_in, mem_words_I_L1_out, I_addr_type_L1, mem_size_word_W_L1, mem_words_W_L1_in, mem_words_W_L1_out, W_addr_type_L1, nb_counters_L2, mem_size_word_O_L2, mem_words_O_L2_in, mem_words_O_L2_out, O_addr_type_L2, mem_size_word_I_L2, mem_words_I_L2_in, mem_words_I_L2_out, I_addr_type_L2, mem_size_word_W_L2, mem_words_W_L2_in, mem_words_W_L2_out, W_addr_type_L2, nb_counters_L3, mem_size_word_O_L3, mem_words_O_L3_in, mem_words_O_L3_out, O_addr_type_L3, mem_size_word_I_L3, mem_words_I_L3_in, mem_words_I_L3_out, I_addr_type_L3, mem_size_word_W_L3, mem_words_W_L3_in, mem_words_W_L3_out, W_addr_type_L3, O_partial_type, I_type, W_type>::top() [with int nb_counters_L1 = 5; int mem_size_word_O_L1 = 32; int mem_words_O_L1_in = 1; int mem_words_O_L1_out = 1; O_addr_type_L1 = mti_ac::ac_int<5, false>; int mem_size_word_I_L1 = 32; int mem_words_I_L1_in = 1; int me
# m_words_I_L1_out = 1; I_addr_type_L1 = mti_ac::ac_int<5, false>; int mem_size_word_W_L1 = 32; int mem_words_W_L1_in = 1; int mem_words_W_L1_out = 1; W_addr_type_L1 = mti_ac::ac_int<5, false>; int nb_counters_L2 = 5; int mem_size_word_O_L2 = 288; int mem_words_O_L2_in = 8; int mem_words_O_L2_out = 8; O_addr_type_L2 = mti_ac::ac_int<9, false>; int mem_size_word_I_L2 = 312; int mem_words_I_L2_in = 8; int mem_words_I_L2_out = 8; I_addr_type_L2 = mti_ac::ac_int<9, false>; int mem_size_word_W_L2 = 1728; int mem_words_W_L2_in = 8; int mem_words_W_L2_out = 8; W_addr_type_L2 = mti_ac::ac_int<11, false>; int nb_counters_L3 = 5; int mem_size_word_O_L3 = 8640; int mem_words_O_L3_in = 8; int mem_words_O_L3_out = 8; O_addr_type_L3 = mti_ac::ac_int<14, false>; int mem_size_word_I_L3 = 8640; int mem_words_I_L3_in = 8; int mem_words_I_L3_out = 8; I_addr_type_L3 = mti_ac::ac_int<14, false>; int mem_size_word_W_L3 = 55296; int mem_words_W_L3_in = 8; int mem_words_W_L3_out = 8; W_addr_type_L3 = mti_ac::ac_int<16, false>; O_part
# ial_type = mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>; I_type = mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>; W_type = mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>]'
# ../../testbench.cpp:180:47:   required from here
# ../../core.h:1451:8: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::setup' will be initialized after [-Wreorder]
#    bool setup;
#         ^~~~~
# ../../core.h:1367:8: warning:   'bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::O_mac_irrel_at_max' [-Wreorder]
#    bool O_mac_irrel_at_max;
#         ^~~~~~~~~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1368:8: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::O_mac_irrel_at_zero' will be initialized after [-Wreorder]
#    bool O_mac_irrel_at_zero;
#         ^~~~~~~~~~~~~~~~~~~
# ../../core.h:1366:8: warning:   'bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::O_mac_all_at_max' [-Wreorder]
#    bool O_mac_all_at_max;
#         ^~~~~~~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1394:8: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::I_mac_irrel_at_zero' will be initialized after [-Wreorder]
#    bool I_mac_irrel_at_zero;
#         ^~~~~~~~~~~~~~~~~~~
# ../../core.h:1391:8: warning:   'bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::I_mac_all_at_max' [-Wreorder]
#    bool I_mac_all_at_max;
#         ^~~~~~~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1420:8: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::W_mac_irrel_at_zero' will be initialized after [-Wreorder]
#    bool W_mac_irrel_at_zero;
#         ^~~~~~~~~~~~~~~~~~~
# ../../core.h:1417:8: warning:   'bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::W_mac_all_at_max' [-Wreorder]
#    bool W_mac_all_at_max;
#         ^~~~~~~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1428:8: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::O_wr_irrel_at_zero' will be initialized after [-Wreorder]
#    bool O_wr_irrel_at_zero;
#         ^~~~~~~~~~~~~~~~~~
# ../../core.h:1406:17: warning:   'mti_ac::ac_int<5, false> rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::I_irrel_cnt' [-Wreorder]
#    I_addr_type   I_irrel_cnt;
#                  ^~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1440:17: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::W_irrel_cnt' will be initialized after [-Wreorder]
#    W_addr_type   W_irrel_cnt; // must be nbits W_words_in!
#                  ^~~~~~~~~~~
# ../../core.h:1393:8: warning:   'bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::I_mac_irrel_at_maxBuf' [-Wreorder]
#    bool I_mac_irrel_at_maxBuf;
#         ^~~~~~~~~~~~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1419:8: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::W_mac_irrel_at_maxBuf' will be initialized after [-Wreorder]
#    bool W_mac_irrel_at_maxBuf;
#         ^~~~~~~~~~~~~~~~~~~~~
# ../../core.h:1337:42: warning:   'bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::psum_flag' [-Wreorder]
#    bool                                   psum_flag;
#                                           ^~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1339:42: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::read_flag' will be initialized after [-Wreorder]
#    bool                                   read_flag;
#                                           ^~~~~~~~~
# ../../core.h:1329:42: warning:   'bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::write_flag0' [-Wreorder]
#    bool                                   write_flag0;
#                                           ^~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1348:42: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::zero_guard' will be initialized after [-Wreorder]
#    bool                                   zero_guard;
#                                           ^~~~~~~~~~
# ../../core.h:1342:42: warning:   'bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::zero_guard_top_flag' [-Wreorder]
#    bool                                   zero_guard_top_flag;
#                                           ^~~~~~~~~~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1435:17: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::W_wr_pntr' will be initialized after [-Wreorder]
#    W_addr_type   W_wr_pntr;
#                  ^~~~~~~~~
# ../../core.h:1374:17: warning:   'mti_ac::ac_int<5, false> rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::O_mac_pntr' [-Wreorder]
#    O_addr_type   O_mac_pntr;
#                  ^~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1434:17: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::W_mac_pntr' will be initialized after [-Wreorder]
#    W_addr_type   W_mac_pntr;
#                  ^~~~~~~~~~
# ../../core.h:1375:17: warning:   'mti_ac::ac_int<5, false> rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::O_vld_zg_pntr' [-Wreorder]
#    O_addr_type   O_vld_zg_pntr;
#                  ^~~~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1437:17: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::W_data_vld' will be initialized after [-Wreorder]
#    bool          W_data_vld;
#                  ^~~~~~~~~~
# ../../core.h:1345:42: warning:   'mti_ac::ac_int<2, false> rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::flags_top' [-Wreorder]
#    ac_int<2,false>                        flags_top;
#                                           ^~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1345:42: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::flags_top' will be initialized after [-Wreorder]
#    ac_int<2,false>                        flags_top;
#                                           ^~~~~~~~~
# ../../core.h:1330:42: warning:   'bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::write_stall_top' [-Wreorder]
#    bool                                   write_stall_top;
#                                           ^~~~~~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# End time: 11:42:56 on Jul 13,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# ============================================
# Linking executable
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/sccom -link     
# sccom -link 
# Start time: 11:42:56 on Jul 13,2021
# 
# QuestaSim-64 sccom 2020.4 compiler 2020.10 Oct 13 2020
# End time: 11:42:57 on Jul 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vopt +acc=npr     -L "./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls" -L "./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:42:57 on Jul 13,2021
# vopt "+acc=npr" -L ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls -L ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# ** Error: (vopt-7028) Failed to find design unit '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/work.scverify_top'.
# If this is a SystemC design unit and compiled with '-nodebug' sccom option,
# please make sure that the top level SystemC module is specified using the 
# '-sctop <sc_module_name>' option to sccom command at compilation phase.
# If the issue still persists, please compile your SystemC src files
# without '-nodebug' option.
#         Searched libraries:
#             ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls
#             ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/work
#             work
# Optimization failed
# End time: 11:42:57 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# make: *** [scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/scverify_topvopts] Error 2
# Info: SCVerify complete for use mode default
# Error: Switching Activity File '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/switching_vhdl/default.saif' was not found after simulation
# Error:      The lack of a file is usually caused by compile errors in SCVerify
# Info: Completed transformation 'prototyping' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2': elapsed time 7.46 seconds, memory usage 1822496kB, peak memory usage 1822528kB (SOL-9)
# Info: Design complexity at end of 'prototyping': Total ops = 3402, Real ops = 1911, Vars = 1568 (SOL-21)
# Error: errors encountered while running flows, check $errorInfo for more details
# Error: Switching Activity File not found after simulation
# Error: Package: PowerAnalysis, Version: 8.0a, Flow: switching
# Error: Script: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/sif/userware/En_na/flows/app_poweranalysis.flo ...
flow run /SCVerify/launch_make ./scverify/Verify_orig_cxx_osci.mk {} SIMTOOL=osci sim
# Making './scverify/Verify_orig_cxx_osci.mk {} SIMTOOL=osci sim'
# Make utility invoked from '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF'
#     /esat/micas-data/software/Mentor/catapult_10.5c/bin/make -f ./scverify/Verify_orig_cxx_osci.mk SIMTOOL=osci build < "/dev/null" (BASIC-15)
# ============================================
# Creating simulation directory 'scverify/orig_cxx_osci'
# mkdir -p scverify/orig_cxx_osci
# ============================================
# Compiling C++ file: ../../testbench.cpp
# /esat/micas-data/software/Mentor/catapult_10.5c/bin/g++ -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_SYSC -DSTALL -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DCCS_MISMATCHED_OUTPUTS_ONLY -DDEADLOCK_DETECTION -std=gnu++11 -Wall -Wno-unknown-pragmas -Wno-unused-label -g -I. -I../.. -I. -I/esat/micas-data/software/Mentor/catapult_10.5c/shared/include -I/esat/micas-data/software/Mentor/catapult_10.5c/shared/include -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/hls_pkgs/src -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/hls_pkgs/mgc_comps_src -DSC_USE_STD_STRING  -c ../../testbench.cpp -o scverify/orig_cxx_osci/testbench.cpp.cxxts.o
# ../../testbench.cpp: In function ‘int main(int, char**)’:
# ../../testbench.cpp:185:8: warning: unused variable ‘zero_guard’ [-Wunused-variable]
#    bool zero_guard = true;
#         ^
# ../../testbench.cpp:207:7: warning: unused variable ‘iterations’ [-Wunused-variable]
#    int iterations = 5000;
#        ^
# In file included from ../../pe_top.h:4:0,
#                  from ../../testbench.cpp:2:
# ../../core.h: In instantiation of ‘rf<nb_cnt, O_N, I_N, W_N, O_WORDS_in, O_WORDS_out, I_WORDS_in, I_WORDS_out, W_WORDS_in, W_WORDS_out, O_type, O_addr_type, I_type, I_addr_type, W_type, W_addr_type>::rf() [with int nb_cnt = 5; int O_N = 32; int I_N = 32; int W_N = 32; int O_WORDS_in = 1; int O_WORDS_out = 1; int I_WORDS_in = 1; int I_WORDS_out = 1; int W_WORDS_in = 1; int W_WORDS_out = 1; O_type = ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>; O_addr_type = ac_int<5, false>; I_type = ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>; I_addr_type = ac_int<5, false>; W_type = ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>; W_addr_type = ac_int<5, false>]’:
# ../../pe_top.h:23:9:   required from ‘top<nb_counters_L1, mem_size_word_O_L1, mem_words_O_L1_in, mem_words_O_L1_out, O_addr_type_L1, mem_size_word_I_L1, mem_words_I_L1_in, mem_words_I_L1_out, I_addr_type_L1, mem_size_word_W_L1, mem_words_W_L1_in, mem_words_W_L1_out, W_addr_type_L1, nb_counters_L2, mem_size_word_O_L2, mem_words_O_L2_in, mem_words_O_L2_out, O_addr_type_L2, mem_size_word_I_L2, mem_words_I_L2_in, mem_words_I_L2_out, I_addr_type_L2, mem_size_word_W_L2, mem_words_W_L2_in, mem_words_W_L2_out, W_addr_type_L2, nb_counters_L3, mem_size_word_O_L3, mem_words_O_L3_in, mem_words_O_L3_out, O_addr_type_L3, mem_size_word_I_L3, mem_words_I_L3_in, mem_words_I_L3_out, I_addr_type_L3, mem_size_word_W_L3, mem_words_W_L3_in, mem_words_W_L3_out, W_addr_type_L3, O_partial_type, I_type, W_type>::top() [with int nb_counters_L1 = 5; int mem_size_word_O_L1 = 32; int mem_words_O_L1_in = 1; int mem_words_O_L1_out = 1; O_addr_type_L1 = ac_int<5, false>; int mem_size_word_I_L1 = 32; int mem_words_I_L1_in = 1; int mem_word
# s_I_L1_out = 1; I_addr_type_L1 = ac_int<5, false>; int mem_size_word_W_L1 = 32; int mem_words_W_L1_in = 1; int mem_words_W_L1_out = 1; W_addr_type_L1 = ac_int<5, false>; int nb_counters_L2 = 5; int mem_size_word_O_L2 = 288; int mem_words_O_L2_in = 8; int mem_words_O_L2_out = 8; O_addr_type_L2 = ac_int<9, false>; int mem_size_word_I_L2 = 312; int mem_words_I_L2_in = 8; int mem_words_I_L2_out = 8; I_addr_type_L2 = ac_int<9, false>; int mem_size_word_W_L2 = 1728; int mem_words_W_L2_in = 8; int mem_words_W_L2_out = 8; W_addr_type_L2 = ac_int<11, false>; int nb_counters_L3 = 5; int mem_size_word_O_L3 = 8640; int mem_words_O_L3_in = 8; int mem_words_O_L3_out = 8; O_addr_type_L3 = ac_int<14, false>; int mem_size_word_I_L3 = 8640; int mem_words_I_L3_in = 8; int mem_words_I_L3_out = 8; I_addr_type_L3 = ac_int<14, false>; int mem_size_word_W_L3 = 55296; int mem_words_W_L3_in = 8; int mem_words_W_L3_out = 8; W_addr_type_L3 = ac_int<16, false>; O_partial_type = ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>; I_ty
# pe = ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>; W_type = ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>]’
# ../../testbench.cpp:180:47:   required from here
# ../../core.h:1451:8: warning: ‘rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false> >::setup’ will be initialized after [-Wreorder]
#    bool setup;
#         ^
# ../../core.h:1367:8: warning:   ‘bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false> >::O_mac_irrel_at_max’ [-Wreorder]
#    bool O_mac_irrel_at_max;
#         ^
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1), 
#    ^
# ../../core.h:1368:8: warning: ‘rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false> >::O_mac_irrel_at_zero’ will be initialized after [-Wreorder]
#    bool O_mac_irrel_at_zero;
#         ^
# ../../core.h:1366:8: warning:   ‘bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false> >::O_mac_all_at_max’ [-Wreorder]
#    bool O_mac_all_at_max;
#         ^
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1), 
#    ^
# ../../core.h:1394:8: warning: ‘rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false> >::I_mac_irrel_at_zero’ will be initialized after [-Wreorder]
#    bool I_mac_irrel_at_zero;
#         ^
# ../../core.h:1391:8: warning:   ‘bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false> >::I_mac_all_at_max’ [-Wreorder]
#    bool I_mac_all_at_max;
#         ^
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1), 
#    ^
# ../../core.h:1420:8: warning: ‘rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false> >::W_mac_irrel_at_zero’ will be initialized after [-Wreorder]
#    bool W_mac_irrel_at_zero;
#         ^
# ../../core.h:1417:8: warning:   ‘bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false> >::W_mac_all_at_max’ [-Wreorder]
#    bool W_mac_all_at_max;
#         ^
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1), 
#    ^
# ../../core.h:1428:8: warning: ‘rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false> >::O_wr_irrel_at_zero’ will be initialized after [-Wreorder]
#    bool O_wr_irrel_at_zero;
#         ^
# ../../core.h:1406:17: warning:   ‘ac_int<5, false> rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false> >::I_irrel_cnt’ [-Wreorder]
#    I_addr_type   I_irrel_cnt;
#                  ^
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1), 
#    ^
# ../../core.h:1440:17: warning: ‘rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false> >::W_irrel_cnt’ will be initialized after [-Wreorder]
#    W_addr_type   W_irrel_cnt; // must be nbits W_words_in!
#                  ^
# ../../core.h:1393:8: warning:   ‘bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false> >::I_mac_irrel_at_maxBuf’ [-Wreorder]
#    bool I_mac_irrel_at_maxBuf;
#         ^
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1), 
#    ^
# ../../core.h:1419:8: warning: ‘rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false> >::W_mac_irrel_at_maxBuf’ will be initialized after [-Wreorder]
#    bool W_mac_irrel_at_maxBuf;
#         ^
# ../../core.h:1337:42: warning:   ‘bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false> >::psum_flag’ [-Wreorder]
#    bool                                   psum_flag;
#                                           ^
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1), 
#    ^
# ../../core.h:1339:42: warning: ‘rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false> >::read_flag’ will be initialized after [-Wreorder]
#    bool                                   read_flag;
#                                           ^
# ../../core.h:1329:42: warning:   ‘bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false> >::write_flag0’ [-Wreorder]
#    bool                                   write_flag0;
#                                           ^
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1), 
#    ^
# ../../core.h:1348:42: warning: ‘rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false> >::zero_guard’ will be initialized after [-Wreorder]
#    bool                                   zero_guard;
#                                           ^
# ../../core.h:1342:42: warning:   ‘bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false> >::zero_guard_top_flag’ [-Wreorder]
#    bool                                   zero_guard_top_flag;
#                                           ^
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1), 
#    ^
# ../../core.h:1435:17: warning: ‘rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false> >::W_wr_pntr’ will be initialized after [-Wreorder]
#    W_addr_type   W_wr_pntr;
#                  ^
# ../../core.h:1374:17: warning:   ‘ac_int<5, false> rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false> >::O_mac_pntr’ [-Wreorder]
#    O_addr_type   O_mac_pntr;
#                  ^
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1), 
#    ^
# ../../core.h:1434:17: warning: ‘rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false> >::W_mac_pntr’ will be initialized after [-Wreorder]
#    W_addr_type   W_mac_pntr;
#                  ^
# ../../core.h:1375:17: warning:   ‘ac_int<5, false> rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false> >::O_vld_zg_pntr’ [-Wreorder]
#    O_addr_type   O_vld_zg_pntr;
#                  ^
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1), 
#    ^
# ../../core.h:1437:17: warning: ‘rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false> >::W_data_vld’ will be initialized after [-Wreorder]
#    bool          W_data_vld;
#                  ^
# ../../core.h:1345:42: warning:   ‘ac_int<2, false> rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false> >::flags_top’ [-Wreorder]
#    ac_int<2,false>                        flags_top;
#                                           ^
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1), 
#    ^
# ../../core.h:1345:42: warning: ‘rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false> >::flags_top’ will be initialized after [-Wreorder]
#    ac_int<2,false>                        flags_top;
#                                           ^
# ../../core.h:1330:42: warning:   ‘bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false>, ac_fixed<16, 16, false, (ac_q_mode)0u, (ac_o_mode)0u>, ac_int<5, false> >::write_stall_top’ [-Wreorder]
#    bool                                   write_stall_top;
#                                           ^
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1), 
#    ^
# ============================================
# Linking executable
# /esat/micas-data/software/Mentor/catapult_10.5c/bin/g++  -L/esat/micas-data/software/Mentor/catapult_10.5c/shared/lib/Linux/gcc -L/esat/micas-data/software/Mentor/catapult_10.5c/shared/lib -L/esat/micas-data/software/Mentor/catapult_10.5c/shared/lib/Linux/gcc scverify/orig_cxx_osci/testbench.cpp.cxxts.o -Wl,-Bstatic -lsystemc -Wl,-Bdynamic -lpthread -o scverify/orig_cxx_osci/scverify_top
#     /esat/micas-data/software/Mentor/catapult_10.5c/bin/make -f ./scverify/Verify_orig_cxx_osci.mk SIMTOOL=osci sim (BASIC-14)
# ============================================
# Simulating design
# cd ../..; ./Catapult/SIF/scverify/orig_cxx_osci/scverify_top 
# Initilialization
# Initilialization done
# 
# Start Sofware Reference Model
# Finished Sofware Reference Model
# 
# Loading channels DUT
# 
# Finished loading channels
# Running HW instance
# Reading output channel
# 
# Finished Reading output channel
# 
# OUTPUT FEATURE MAP (K = 1 of 10)
#  --> total error:                                 0
#  --> number of outputs per output feature map:    9
#  --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 2 of 10)
#  --> total error:                                 0
#  --> number of outputs per output feature map:    9
#  --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 3 of 10)
#  --> total error:                                 0
#  --> number of outputs per output feature map:    9
#  --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 4 of 10)
#  --> total error:                                 0
#  --> number of outputs per output feature map:    9
#  --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 5 of 10)
#  --> total error:                                 0
#  --> number of outputs per output feature map:    9
#  --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 6 of 10)
#  --> total error:                                 0
#  --> number of outputs per output feature map:    9
#  --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 7 of 10)
#  --> total error:                                 0
#  --> number of outputs per output feature map:    9
#  --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 8 of 10)
#  --> total error:                                 0
#  --> number of outputs per output feature map:    9
#  --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 9 of 10)
#  --> total error:                                 0
#  --> number of outputs per output feature map:    9
#  --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 10 of 10)
#  --> total error:                                 0
#  --> number of outputs per output feature map:    9
#  --> average error:                               0
# 
# 
# Testbench Finished
flow run /SCVerify/launch_make ./scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui'
# Make utility invoked from '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF'
#     /esat/micas-data/software/Mentor/catapult_10.5c/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Creating simulation directory 'scverify/rtl_v_msim'
# mkdir -p scverify/rtl_v_msim
# ============================================
# Setting up default modelsim.ini file from '/esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/../modelsim.ini'
# cat "/esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/../modelsim.ini" >scverify/rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/rtl_v_msim/mgc_hls'
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vlib scverify/rtl_v_msim/mgc_hls
# ============================================
# Mapping logical library 'mgc_hls' to physical path '$SCVLIBS/scverify/rtl_v_msim/mgc_hls'
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vmap mgc_hls \$SCVLIBS/scverify/rtl_v_msim/mgc_hls
# QuestaSim-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap mgc_hls $SCVLIBS/scverify/rtl_v_msim/mgc_hls 
# Modifying scverify/rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/rtl_v_msim/work'
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vlib scverify/rtl_v_msim/work
# ============================================
# Mapping logical library 'work' to physical path '$SCVLIBS/scverify/rtl_v_msim/work'
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vmap work \$SCVLIBS/scverify/rtl_v_msim/work
# QuestaSim-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work $SCVLIBS/scverify/rtl_v_msim/work 
# Modifying scverify/rtl_v_msim/modelsim.ini
# ============================================
# Creating Questa SIM wave TCL file 'scverify/rtl_v_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /esat/micas-data/software/Mentor/catapult_10.5c/bin/tclsh8.5 /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./Catapult/SIF/scverify/ccs_wave_signals.dat scverify/rtl_v_msim/scverify_msim_wave.tcl ./Catapult/SIF/.dut_inst_info.tcl ./Catapult/SIF/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./Catapult/SIF/scverify/ccs_wave_signals.dat scverify/rtl_v_msim/scverify_msim_wave.tcl ./Catapult/SIF/.dut_inst_info.tcl ./Catapult/SIF/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/rtl_v_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling Verilog file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_in_wait_v1.v
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vlog -work mgc_hls     /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_in_wait_v1.v
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:44:00 on Jul 13,2021
# vlog -work mgc_hls /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_in_wait_v1.v 
# -- Compiling module ccs_in_wait_v1
# 
# Top level modules:
# 	ccs_in_wait_v1
# End time: 11:44:00 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_out_wait_v1.v
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vlog -work mgc_hls     /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_out_wait_v1.v
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:44:00 on Jul 13,2021
# vlog -work mgc_hls /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_out_wait_v1.v 
# -- Compiling module ccs_out_wait_v1
# 
# Top level modules:
# 	ccs_out_wait_v1
# End time: 11:44:00 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: ../td_ccore_solutions/O_addr_cnt_5_O_addr_type_L1_1__7448a59bcc55848f49259c21df88d8bc12ff1_0/rtl.v
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vlog -work work     ../td_ccore_solutions/O_addr_cnt_5_O_addr_type_L1_1__7448a59bcc55848f49259c21df88d8bc12ff1_0/rtl.v
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:44:00 on Jul 13,2021
# vlog -work work ../td_ccore_solutions/O_addr_cnt_5_O_addr_type_L1_1__7448a59bcc55848f49259c21df88d8bc12ff1_0/rtl.v 
# -- Compiling module O_addr_cnt_5_O_addr_type_L1_1
# 
# Top level modules:
# 	O_addr_cnt_5_O_addr_type_L1_1
# End time: 11:44:00 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_in_v1.v
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vlog -work mgc_hls     /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_in_v1.v
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:44:00 on Jul 13,2021
# vlog -work mgc_hls /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/ccs_in_v1.v 
# -- Compiling module ccs_in_v1
# 
# Top level modules:
# 	ccs_in_v1
# End time: 11:44:00 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/mgc_out_dreg_v2.v
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vlog -work mgc_hls     /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/mgc_out_dreg_v2.v
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:44:00 on Jul 13,2021
# vlog -work mgc_hls /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/mgc_out_dreg_v2.v 
# -- Compiling module mgc_out_dreg_v2
# 
# Top level modules:
# 	mgc_out_dreg_v2
# End time: 11:44:00 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: ../td_ccore_solutions/tiling_unit_5_W_addr_type_L3__70f247a0b6d72f8412d9d2d7bfe58aa0b849_0/rtl.v
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vlog -work work     ../td_ccore_solutions/tiling_unit_5_W_addr_type_L3__70f247a0b6d72f8412d9d2d7bfe58aa0b849_0/rtl.v
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:44:00 on Jul 13,2021
# vlog -work work ../td_ccore_solutions/tiling_unit_5_W_addr_type_L3__70f247a0b6d72f8412d9d2d7bfe58aa0b849_0/rtl.v 
# -- Compiling module tiling_unit_5_W_addr_type_L3_run
# -- Compiling module tiling_unit_5_W_addr_type_L3
# 
# Top level modules:
# 	tiling_unit_5_W_addr_type_L3
# End time: 11:44:00 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: ../td_ccore_solutions/tiling_unit_5_W_addr_type_L2__207263b1b236881e25012088d06269c7b762_0/rtl.v
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vlog -work work     ../td_ccore_solutions/tiling_unit_5_W_addr_type_L2__207263b1b236881e25012088d06269c7b762_0/rtl.v
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:44:00 on Jul 13,2021
# vlog -work work ../td_ccore_solutions/tiling_unit_5_W_addr_type_L2__207263b1b236881e25012088d06269c7b762_0/rtl.v 
# -- Compiling module tiling_unit_5_W_addr_type_L2_run
# -- Compiling module tiling_unit_5_W_addr_type_L2
# 
# Top level modules:
# 	tiling_unit_5_W_addr_type_L2
# End time: 11:44:00 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: ../td_ccore_solutions/tiling_unit_5_O_addr_type_L3__c8ceb417654e4d4104a4e020121ae510b7ce_0/rtl.v
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vlog -work work     ../td_ccore_solutions/tiling_unit_5_O_addr_type_L3__c8ceb417654e4d4104a4e020121ae510b7ce_0/rtl.v
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:44:00 on Jul 13,2021
# vlog -work work ../td_ccore_solutions/tiling_unit_5_O_addr_type_L3__c8ceb417654e4d4104a4e020121ae510b7ce_0/rtl.v 
# -- Compiling module tiling_unit_5_O_addr_type_L3_run
# -- Compiling module tiling_unit_5_O_addr_type_L3
# 
# Top level modules:
# 	tiling_unit_5_O_addr_type_L3
# End time: 11:44:00 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: ../td_ccore_solutions/tiling_unit_5_O_addr_type_L2__62fbec45f0c0ed28ff5c917a6fb9ea42b629_0/rtl.v
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vlog -work work     ../td_ccore_solutions/tiling_unit_5_O_addr_type_L2__62fbec45f0c0ed28ff5c917a6fb9ea42b629_0/rtl.v
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:44:00 on Jul 13,2021
# vlog -work work ../td_ccore_solutions/tiling_unit_5_O_addr_type_L2__62fbec45f0c0ed28ff5c917a6fb9ea42b629_0/rtl.v 
# -- Compiling module tiling_unit_5_O_addr_type_L2_run
# -- Compiling module tiling_unit_5_O_addr_type_L2
# 
# Top level modules:
# 	tiling_unit_5_O_addr_type_L2
# End time: 11:44:00 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: ../td_ccore_solutions/tiling_unit_5_O_addr_type_L1__8602e08520fb27a65174dadf7fa1b550aec7_0/rtl.v
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vlog -work work     ../td_ccore_solutions/tiling_unit_5_O_addr_type_L1__8602e08520fb27a65174dadf7fa1b550aec7_0/rtl.v
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:44:01 on Jul 13,2021
# vlog -work work ../td_ccore_solutions/tiling_unit_5_O_addr_type_L1__8602e08520fb27a65174dadf7fa1b550aec7_0/rtl.v 
# -- Compiling module tiling_unit_5_O_addr_type_L1_run
# -- Compiling module tiling_unit_5_O_addr_type_L1
# 
# Top level modules:
# 	tiling_unit_5_O_addr_type_L1
# End time: 11:44:01 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: rtl.v
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vlog -work work     rtl.v
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:44:01 on Jul 13,2021
# vlog -work work rtl.v 
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_run_fsm
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_staller
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_wait_dp
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci_W_instr_L3_out_wait_dp
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci_W_instr_L3_out_wait_ctrl
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci_W_instr_L2_out_wait_dp
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci_W_instr_L2_out_wait_ctrl
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_W_instr_L1_out_wait_dp
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_W_instr_L1_out_wait_ctrl
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci_I_instr_L3_out_wait_dp
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci_I_instr_L3_out_wait_ctrl
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci_I_instr_L2_out_wait_dp
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci_I_instr_L2_out_wait_ctrl
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_I_instr_L1_out_wait_dp
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_I_instr_L1_out_wait_ctrl
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci_O_instr_L3_out_wait_dp
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci_O_instr_L3_out_wait_ctrl
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci_O_instr_L2_out_wait_dp
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci_O_instr_L2_out_wait_ctrl
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_O_instr_L1_out_wait_dp
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_O_instr_L1_out_wait_ctrl
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_layer_instruction_in_wait_dp
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_layer_instruction_in_wait_ctrl
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_run_fsm
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_staller
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_W_instr_in_wait_dp
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_W_instr_in_wait_ctrl
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_I_instr_in_wait_dp
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_I_instr_in_wait_ctrl
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_O_instr_in_wait_dp
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_O_instr_in_wait_ctrl
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_wr_data_zero_guard_rsci_wr_data_zero_guard_wait_dp
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_wr_data_zero_guard_rsci_wr_data_zero_guard_wait_ctrl
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci_W_wr_data_wait_dp
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci_W_wr_data_wait_ctrl
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_I_wr_data_wait_dp
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_I_wr_data_wait_ctrl
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_rd_data_rsci_O_rd_data_wait_dp
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_rd_data_rsci_O_rd_data_wait_ctrl
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_O_wr_data_wait_dp
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_O_wr_data_wait_ctrl
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_wr_data_zero_guard_rsci
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_rd_data_rsci
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1
# -- Compiling module top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001
# -- Compiling module top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000
# 
# Top level modules:
# 	top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000
# End time: 11:44:01 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../testbench.cpp
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -scpoptions "--c++11" -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DSTALL -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000 -DCCS_DESIGN_FUNC_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_type_I_type_W_type_run -DCCS_DESIGN_TOP_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_
# 8_8_W_addr_type_L3_O_partial_000000 -DCCS_MISMATCHED_OUTPUTS_ONLY -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/esat/micas-data/software/Mentor/catapult_10.5c/shared/include -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/hls_pkgs/src -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../testbench.cpp
# Start time: 11:44:01 on Jul 13,2021
# 
# QuestaSim-64 sccom 2020.4 compiler 2020.10 Oct 13 2020
# 
# In file included from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports.h:2301:0,
#                  from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_clock_ports.h:31,
#                  from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/systemc:84,
#                  from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/systemc.h:219,
#                  from /esat/micas-data/software/Mentor/catapult_10.5c/shared/include/mc_scverify.h:196,
#                  from ../../core.h:7,
#                  from ../../pe_top.h:4,
#                  from ../../testbench.cpp:2:
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# ../../testbench.cpp: In member function 'int testbench::main()':
# ../../testbench.cpp:185:8: warning: unused variable 'zero_guard' [-Wunused-variable]
#    bool zero_guard = true;
#         ^~~~~~~~~~
# ../../testbench.cpp:207:7: warning: unused variable 'iterations' [-Wunused-variable]
#    int iterations = 5000;
#        ^~~~~~~~~~
# In file included from ../../pe_top.h:4:0,
#                  from ../../testbench.cpp:2:
# ../../core.h: In instantiation of 'rf<nb_cnt, O_N, I_N, W_N, O_WORDS_in, O_WORDS_out, I_WORDS_in, I_WORDS_out, W_WORDS_in, W_WORDS_out, O_type, O_addr_type, I_type, I_addr_type, W_type, W_addr_type>::rf() [with int nb_cnt = 5; int O_N = 32; int I_N = 32; int W_N = 32; int O_WORDS_in = 1; int O_WORDS_out = 1; int I_WORDS_in = 1; int I_WORDS_out = 1; int W_WORDS_in = 1; int W_WORDS_out = 1; O_type = mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>; O_addr_type = mti_ac::ac_int<5, false>; I_type = mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>; I_addr_type = mti_ac::ac_int<5, false>; W_type = mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>; W_addr_type = mti_ac::ac_int<5, false>]':
# ../../pe_top.h:23:9:   required from 'top<nb_counters_L1, mem_size_word_O_L1, mem_words_O_L1_in, mem_words_O_L1_out, O_addr_type_L1, mem_size_word_I_L1, mem_words_I_L1_in, mem_words_I_L1_out, I_addr_type_L1, mem_size_word_W_L1, mem_words_W_L1_in, mem_words_W_L1_out, W_addr_type_L1, nb_counters_L2, mem_size_word_O_L2, mem_words_O_L2_in, mem_words_O_L2_out, O_addr_type_L2, mem_size_word_I_L2, mem_words_I_L2_in, mem_words_I_L2_out, I_addr_type_L2, mem_size_word_W_L2, mem_words_W_L2_in, mem_words_W_L2_out, W_addr_type_L2, nb_counters_L3, mem_size_word_O_L3, mem_words_O_L3_in, mem_words_O_L3_out, O_addr_type_L3, mem_size_word_I_L3, mem_words_I_L3_in, mem_words_I_L3_out, I_addr_type_L3, mem_size_word_W_L3, mem_words_W_L3_in, mem_words_W_L3_out, W_addr_type_L3, O_partial_type, I_type, W_type>::top() [with int nb_counters_L1 = 5; int mem_size_word_O_L1 = 32; int mem_words_O_L1_in = 1; int mem_words_O_L1_out = 1; O_addr_type_L1 = mti_ac::ac_int<5, false>; int mem_size_word_I_L1 = 32; int mem_words_I_L1_in = 1; int me
# m_words_I_L1_out = 1; I_addr_type_L1 = mti_ac::ac_int<5, false>; int mem_size_word_W_L1 = 32; int mem_words_W_L1_in = 1; int mem_words_W_L1_out = 1; W_addr_type_L1 = mti_ac::ac_int<5, false>; int nb_counters_L2 = 5; int mem_size_word_O_L2 = 288; int mem_words_O_L2_in = 8; int mem_words_O_L2_out = 8; O_addr_type_L2 = mti_ac::ac_int<9, false>; int mem_size_word_I_L2 = 312; int mem_words_I_L2_in = 8; int mem_words_I_L2_out = 8; I_addr_type_L2 = mti_ac::ac_int<9, false>; int mem_size_word_W_L2 = 1728; int mem_words_W_L2_in = 8; int mem_words_W_L2_out = 8; W_addr_type_L2 = mti_ac::ac_int<11, false>; int nb_counters_L3 = 5; int mem_size_word_O_L3 = 8640; int mem_words_O_L3_in = 8; int mem_words_O_L3_out = 8; O_addr_type_L3 = mti_ac::ac_int<14, false>; int mem_size_word_I_L3 = 8640; int mem_words_I_L3_in = 8; int mem_words_I_L3_out = 8; I_addr_type_L3 = mti_ac::ac_int<14, false>; int mem_size_word_W_L3 = 55296; int mem_words_W_L3_in = 8; int mem_words_W_L3_out = 8; W_addr_type_L3 = mti_ac::ac_int<16, false>; O_part
# ial_type = mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>; I_type = mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>; W_type = mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>]'
# ../../testbench.cpp:180:47:   required from here
# ../../core.h:1451:8: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::setup' will be initialized after [-Wreorder]
#    bool setup;
#         ^~~~~
# ../../core.h:1367:8: warning:   'bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::O_mac_irrel_at_max' [-Wreorder]
#    bool O_mac_irrel_at_max;
#         ^~~~~~~~~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1368:8: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::O_mac_irrel_at_zero' will be initialized after [-Wreorder]
#    bool O_mac_irrel_at_zero;
#         ^~~~~~~~~~~~~~~~~~~
# ../../core.h:1366:8: warning:   'bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::O_mac_all_at_max' [-Wreorder]
#    bool O_mac_all_at_max;
#         ^~~~~~~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1394:8: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::I_mac_irrel_at_zero' will be initialized after [-Wreorder]
#    bool I_mac_irrel_at_zero;
#         ^~~~~~~~~~~~~~~~~~~
# ../../core.h:1391:8: warning:   'bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::I_mac_all_at_max' [-Wreorder]
#    bool I_mac_all_at_max;
#         ^~~~~~~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1420:8: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::W_mac_irrel_at_zero' will be initialized after [-Wreorder]
#    bool W_mac_irrel_at_zero;
#         ^~~~~~~~~~~~~~~~~~~
# ../../core.h:1417:8: warning:   'bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::W_mac_all_at_max' [-Wreorder]
#    bool W_mac_all_at_max;
#         ^~~~~~~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1428:8: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::O_wr_irrel_at_zero' will be initialized after [-Wreorder]
#    bool O_wr_irrel_at_zero;
#         ^~~~~~~~~~~~~~~~~~
# ../../core.h:1406:17: warning:   'mti_ac::ac_int<5, false> rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::I_irrel_cnt' [-Wreorder]
#    I_addr_type   I_irrel_cnt;
#                  ^~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1440:17: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::W_irrel_cnt' will be initialized after [-Wreorder]
#    W_addr_type   W_irrel_cnt; // must be nbits W_words_in!
#                  ^~~~~~~~~~~
# ../../core.h:1393:8: warning:   'bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::I_mac_irrel_at_maxBuf' [-Wreorder]
#    bool I_mac_irrel_at_maxBuf;
#         ^~~~~~~~~~~~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1419:8: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::W_mac_irrel_at_maxBuf' will be initialized after [-Wreorder]
#    bool W_mac_irrel_at_maxBuf;
#         ^~~~~~~~~~~~~~~~~~~~~
# ../../core.h:1337:42: warning:   'bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::psum_flag' [-Wreorder]
#    bool                                   psum_flag;
#                                           ^~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1339:42: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::read_flag' will be initialized after [-Wreorder]
#    bool                                   read_flag;
#                                           ^~~~~~~~~
# ../../core.h:1329:42: warning:   'bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::write_flag0' [-Wreorder]
#    bool                                   write_flag0;
#                                           ^~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1348:42: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::zero_guard' will be initialized after [-Wreorder]
#    bool                                   zero_guard;
#                                           ^~~~~~~~~~
# ../../core.h:1342:42: warning:   'bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::zero_guard_top_flag' [-Wreorder]
#    bool                                   zero_guard_top_flag;
#                                           ^~~~~~~~~~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1435:17: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::W_wr_pntr' will be initialized after [-Wreorder]
#    W_addr_type   W_wr_pntr;
#                  ^~~~~~~~~
# ../../core.h:1374:17: warning:   'mti_ac::ac_int<5, false> rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::O_mac_pntr' [-Wreorder]
#    O_addr_type   O_mac_pntr;
#                  ^~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1434:17: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::W_mac_pntr' will be initialized after [-Wreorder]
#    W_addr_type   W_mac_pntr;
#                  ^~~~~~~~~~
# ../../core.h:1375:17: warning:   'mti_ac::ac_int<5, false> rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::O_vld_zg_pntr' [-Wreorder]
#    O_addr_type   O_vld_zg_pntr;
#                  ^~~~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1437:17: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::W_data_vld' will be initialized after [-Wreorder]
#    bool          W_data_vld;
#                  ^~~~~~~~~~
# ../../core.h:1345:42: warning:   'mti_ac::ac_int<2, false> rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::flags_top' [-Wreorder]
#    ac_int<2,false>                        flags_top;
#                                           ^~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1345:42: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::flags_top' will be initialized after [-Wreorder]
#    ac_int<2,false>                        flags_top;
#                                           ^~~~~~~~~
# ../../core.h:1330:42: warning:   'bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::write_stall_top' [-Wreorder]
#    bool                                   write_stall_top;
#                                           ^~~~~~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# End time: 11:44:04 on Jul 13,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# ============================================
# Linking executable
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/sccom -link     
# sccom -link 
# Start time: 11:44:04 on Jul 13,2021
# 
# QuestaSim-64 sccom 2020.4 compiler 2020.10 Oct 13 2020
# End time: 11:44:04 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vopt +acc=npr     -L "./Catapult/SIF/scverify/rtl_v_msim/mgc_hls" -L "./Catapult/SIF/scverify/rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:44:04 on Jul 13,2021
# vopt "+acc=npr" -L ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls -L ./Catapult/SIF/scverify/rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# ** Error: (vopt-7028) Failed to find design unit '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/scverify/rtl_v_msim/work.scverify_top'.
# If this is a SystemC design unit and compiled with '-nodebug' sccom option,
# please make sure that the top level SystemC module is specified using the 
# '-sctop <sc_module_name>' option to sccom command at compilation phase.
# If the issue still persists, please compile your SystemC src files
# without '-nodebug' option.
#         Searched libraries:
#             ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls
#             ./Catapult/SIF/scverify/rtl_v_msim/work
#             work
# Optimization failed
# End time: 11:44:04 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# make: *** [scverify/rtl_v_msim/scverify_topvopts] Error 2
go extract
flow run /SCVerify/regenerate rtl v rtl.v
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# Netlist written to file 'rtl.v' (NET-4)
# Generating SCVerify testbench files
# Warning: Toplevel found in header $PROJECT_HOME/pe_top.h, using $PROJECT_HOME/testbench.cpp for header dependencies.
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
flow run /SCVerify/launch_make ./scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui
# Making './scverify/Verify_rtl_v_msim.mk {} SIMTOOL=msim simgui'
# Make utility invoked from '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF'
#     /esat/micas-data/software/Mentor/catapult_10.5c/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Creating Questa SIM wave TCL file 'scverify/rtl_v_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /esat/micas-data/software/Mentor/catapult_10.5c/bin/tclsh8.5 /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./Catapult/SIF/scverify/ccs_wave_signals.dat scverify/rtl_v_msim/scverify_msim_wave.tcl ./Catapult/SIF/.dut_inst_info.tcl ./Catapult/SIF/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./Catapult/SIF/scverify/ccs_wave_signals.dat scverify/rtl_v_msim/scverify_msim_wave.tcl ./Catapult/SIF/.dut_inst_info.tcl ./Catapult/SIF/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/rtl_v_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling Verilog file: rtl.v
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vlog -work work     rtl.v
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:44:24 on Jul 13,2021
# vlog -work work rtl.v 
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_run_fsm
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_staller
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_wait_dp
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci_W_instr_L3_out_wait_dp
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci_W_instr_L3_out_wait_ctrl
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci_W_instr_L2_out_wait_dp
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci_W_instr_L2_out_wait_ctrl
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_W_instr_L1_out_wait_dp
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_W_instr_L1_out_wait_ctrl
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci_I_instr_L3_out_wait_dp
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci_I_instr_L3_out_wait_ctrl
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci_I_instr_L2_out_wait_dp
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci_I_instr_L2_out_wait_ctrl
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_I_instr_L1_out_wait_dp
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_I_instr_L1_out_wait_ctrl
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci_O_instr_L3_out_wait_dp
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci_O_instr_L3_out_wait_ctrl
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci_O_instr_L2_out_wait_dp
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci_O_instr_L2_out_wait_ctrl
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_O_instr_L1_out_wait_dp
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_O_instr_L1_out_wait_ctrl
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_layer_instruction_in_wait_dp
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_layer_instruction_in_wait_ctrl
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_run_fsm
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_staller
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_W_instr_in_wait_dp
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_W_instr_in_wait_ctrl
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_I_instr_in_wait_dp
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_I_instr_in_wait_ctrl
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_O_instr_in_wait_dp
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_O_instr_in_wait_ctrl
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_wr_data_zero_guard_rsci_wr_data_zero_guard_wait_dp
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_wr_data_zero_guard_rsci_wr_data_zero_guard_wait_ctrl
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci_W_wr_data_wait_dp
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci_W_wr_data_wait_ctrl
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_I_wr_data_wait_dp
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_I_wr_data_wait_ctrl
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_rd_data_rsci_O_rd_data_wait_dp
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_rd_data_rsci_O_rd_data_wait_ctrl
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_O_wr_data_wait_dp
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_O_wr_data_wait_ctrl
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_wr_data_zero_guard_rsci
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_rd_data_rsci
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run
# -- Compiling module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3
# -- Compiling module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1
# -- Compiling module top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001
# -- Compiling module top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000
# 
# Top level modules:
# 	top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000
# End time: 11:44:24 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/mc_testbench.cpp
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -scpoptions "--c++11" -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DSTALL -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000 -DCCS_DESIGN_FUNC_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_type_I_type_W_type_run -DCCS_DESIGN_TOP_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_
# 8_8_W_addr_type_L3_O_partial_000000 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/esat/micas-data/software/Mentor/catapult_10.5c/shared/include -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/hls_pkgs/src -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/mc_testbench.cpp
# Start time: 11:44:24 on Jul 13,2021
# 
# QuestaSim-64 sccom 2020.4 compiler 2020.10 Oct 13 2020
# 
# In file included from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports.h:2301:0,
#                  from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_clock_ports.h:31,
#                  from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/systemc:84,
#                  from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/systemc.h:219,
#                  from /esat/micas-data/software/Mentor/catapult_10.5c/shared/include/mc_scverify.h:196,
#                  from ./../../core.h:7,
#                  from ./../../pe_top.h:4,
#                  from scverify/mc_testbench.h:29,
#                  from scverify/mc_testbench.cpp:18:
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# End time: 11:44:28 on Jul 13,2021, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/scverify_top.cpp
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -scpoptions "--c++11" -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DSTALL -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000 -DCCS_DESIGN_FUNC_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_type_I_type_W_type_run -DCCS_DESIGN_TOP_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_
# 8_8_W_addr_type_L3_O_partial_000000 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/esat/micas-data/software/Mentor/catapult_10.5c/shared/include -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/hls_pkgs/src -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/scverify_top.cpp
# Start time: 11:44:28 on Jul 13,2021
# 
# QuestaSim-64 sccom 2020.4 compiler 2020.10 Oct 13 2020
# 
# In file included from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports.h:2301:0,
#                  from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_clock_ports.h:31,
#                  from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/systemc:84,
#                  from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/systemc.h:219,
#                  from /esat/micas-data/software/Mentor/catapult_10.5c/shared/include/mc_scverify.h:196,
#                  from ./../../core.h:7,
#                  from ./../../pe_top.h:4,
#                  from scverify/mc_testbench.h:29,
#                  from scverify/scverify_top.cpp:4:
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# 
# Exported modules:
# 	scverify_top
# ** Warning: (sccom-6102) The object "_data" is not debuggable. (/esat/micas-data/software/Mentor/catapult_10.5c/shared/include/mc_monitor.h, 144)
# End time: 11:44:36 on Jul 13,2021, Elapsed time: 0:00:08
# Errors: 0, Warnings: 1
# ============================================
# Linking executable
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/sccom -link     
# sccom -link 
# Start time: 11:44:36 on Jul 13,2021
# 
# QuestaSim-64 sccom 2020.4 compiler 2020.10 Oct 13 2020
# End time: 11:44:37 on Jul 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vopt +acc=npr     -L "./Catapult/SIF/scverify/rtl_v_msim/mgc_hls" -L "./Catapult/SIF/scverify/rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:44:37 on Jul 13,2021
# vopt "+acc=npr" -L ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls -L ./Catapult/SIF/scverify/rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/scverify/rtl_v_msim/work/_sc/linux_x86_64_gcc-7.4.0/systemc.so
# -- Loading systemc module /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/scverify/rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000
# -- Loading module top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3
# -- Loading module tiling_unit_5_W_addr_type_L3
# -- Loading module tiling_unit_5_W_addr_type_L3_run
# -- Loading module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_v1
# -- Loading module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2
# -- Loading module tiling_unit_5_W_addr_type_L2
# -- Loading module tiling_unit_5_W_addr_type_L2_run
# -- Loading module tiling_unit_5_O_addr_type_L3
# -- Loading module tiling_unit_5_O_addr_type_L3_run
# -- Loading module tiling_unit_5_O_addr_type_L2
# -- Loading module tiling_unit_5_O_addr_type_L2_run
# -- Loading module tiling_unit_5_O_addr_type_L1
# -- Loading module tiling_unit_5_O_addr_type_L1_run
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci
# -- Loading module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_layer_instruction_in_wait_ctrl
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_layer_instruction_in_wait_dp
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci
# -- Loading module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_O_instr_L1_out_wait_ctrl
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_O_instr_L1_out_wait_dp
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci_O_instr_L2_out_wait_ctrl
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci_O_instr_L2_out_wait_dp
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci_O_instr_L3_out_wait_ctrl
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci_O_instr_L3_out_wait_dp
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_I_instr_L1_out_wait_ctrl
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_I_instr_L1_out_wait_dp
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci_I_instr_L2_out_wait_ctrl
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci_I_instr_L2_out_wait_dp
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci_I_instr_L3_out_wait_ctrl
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci_I_instr_L3_out_wait_dp
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_W_instr_L1_out_wait_ctrl
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_W_instr_L1_out_wait_dp
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci_W_instr_L2_out_wait_ctrl
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci_W_instr_L2_out_wait_dp
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci_W_instr_L3_out_wait_ctrl
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci_W_instr_L3_out_wait_dp
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_wait_dp
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_staller
# -- Loading module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_run_fsm
# -- Loading module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1
# -- Loading module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run
# -- Loading module O_addr_cnt_5_O_addr_type_L1_1
# -- Loading module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci
# -- Loading module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_O_wr_data_wait_ctrl
# -- Loading module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_O_wr_data_wait_dp
# -- Loading module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_rd_data_rsci
# -- Loading module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_rd_data_rsci_O_rd_data_wait_ctrl
# -- Loading module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_rd_data_rsci_O_rd_data_wait_dp
# -- Loading module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci
# -- Loading module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_I_wr_data_wait_ctrl
# -- Loading module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_I_wr_data_wait_dp
# -- Loading module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci
# -- Loading module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci_W_wr_data_wait_ctrl
# -- Loading module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci_W_wr_data_wait_dp
# -- Loading module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_wr_data_zero_guard_rsci
# -- Loading module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_wr_data_zero_guard_rsci_wr_data_zero_guard_wait_ctrl
# -- Loading module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_wr_data_zero_guard_rsci_wr_data_zero_guard_wait_dp
# -- Loading module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci
# -- Loading module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_O_instr_in_wait_ctrl
# -- Loading module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_O_instr_in_wait_dp
# -- Loading module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci
# -- Loading module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_I_instr_in_wait_ctrl
# -- Loading module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_I_instr_in_wait_dp
# -- Loading module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci
# -- Loading module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_W_instr_in_wait_ctrl
# -- Loading module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_W_instr_in_wait_dp
# -- Loading module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_staller
# -- Loading module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_run_fsm
# Optimizing 120 design-units (inlining 0/131 module instances, 0/38 systemc instances):
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__13)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__14)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast__1)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast__2)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast__3)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast__4)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast__5)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast__6)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast__7)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast__8)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1(fast__1)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast__9)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1(fast__2)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1(fast__3)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1(fast__4)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1(fast__5)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1(fast__6)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1(fast__7)
# -- Optimizing module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_O_wr_data_wait_ctrl(fast)
# -- Optimizing module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_rd_data_rsci_O_rd_data_wait_ctrl(fast)
# -- Optimizing module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_I_wr_data_wait_ctrl(fast)
# -- Optimizing module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci_W_wr_data_wait_ctrl(fast)
# -- Optimizing module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_wr_data_zero_guard_rsci_wr_data_zero_guard_wait_ctrl(fast)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_v1(fast)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_v1(fast__1)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__1)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_v1(fast__2)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__2)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_v1(fast__3)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_v1(fast__4)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__3)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__4)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_v1(fast__5)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__5)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_v1(fast__6)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__6)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__7)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_v1(fast__7)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__8)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_v1(fast__8)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__9)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__10)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_v1(fast__9)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__11)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_v1(fast__10)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.mgc_out_dreg_v2(fast__12)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci(fast)
# -- Optimizing module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci(fast)
# -- Optimizing module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci(fast)
# -- Optimizing module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci(fast)
# -- Optimizing module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_wr_data_zero_guard_rsci(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_staller(fast)
# -- Optimizing module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_rd_data_rsci(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_O_instr_L1_out_wait_dp(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci_O_instr_L2_out_wait_dp(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci_O_instr_L3_out_wait_dp(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_I_instr_L1_out_wait_dp(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci_I_instr_L2_out_wait_dp(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci_I_instr_L3_out_wait_dp(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_W_instr_L1_out_wait_dp(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci_W_instr_L2_out_wait_dp(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci_W_instr_L3_out_wait_dp(fast)
# -- Optimizing module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_staller(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_layer_instruction_in_wait_ctrl(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_O_instr_L1_out_wait_ctrl(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci_O_instr_L2_out_wait_ctrl(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci_O_instr_L3_out_wait_ctrl(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_I_instr_L1_out_wait_ctrl(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci_I_instr_L2_out_wait_ctrl(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci_I_instr_L3_out_wait_ctrl(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_W_instr_L1_out_wait_ctrl(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci_W_instr_L2_out_wait_ctrl(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci_W_instr_L3_out_wait_ctrl(fast)
# -- Optimizing module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_O_instr_in_wait_ctrl(fast)
# -- Optimizing module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_I_instr_in_wait_ctrl(fast)
# -- Optimizing module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_W_instr_in_wait_ctrl(fast)
# -- Optimizing module tiling_unit_5_W_addr_type_L3(fast)
# -- Optimizing module tiling_unit_5_W_addr_type_L2(fast)
# -- Optimizing module tiling_unit_5_O_addr_type_L3(fast)
# -- Optimizing module tiling_unit_5_O_addr_type_L2(fast)
# -- Optimizing module tiling_unit_5_O_addr_type_L1(fast)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_in_wait_v1(fast)
# -- Optimizing module ./Catapult/SIF/scverify/rtl_v_msim/mgc_hls.ccs_out_wait_v1(fast)
# -- Optimizing module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run(fast)
# -- Optimizing module O_addr_cnt_5_O_addr_type_L1_1(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run(fast)
# -- Optimizing module tiling_unit_5_W_addr_type_L3_run(fast)
# -- Optimizing module tiling_unit_5_W_addr_type_L2_run(fast)
# -- Optimizing module tiling_unit_5_O_addr_type_L3_run(fast)
# -- Optimizing module tiling_unit_5_O_addr_type_L2_run(fast)
# -- Optimizing module tiling_unit_5_O_addr_type_L1_run(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3(fast)
# -- Optimizing module top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001(fast)
# -- Optimizing module top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000(fast)
# -- Optimizing module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_wr_data_rsci_O_wr_data_wait_dp(fast)
# -- Optimizing module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_wr_data_rsci_I_wr_data_wait_dp(fast)
# -- Optimizing module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_wr_data_rsci_W_wr_data_wait_dp(fast)
# -- Optimizing module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_wr_data_zero_guard_rsci_wr_data_zero_guard_wait_dp(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_run_fsm(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_layer_instruction_in_wait_dp(fast)
# -- Optimizing module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_O_instr_in_wait_dp(fast)
# -- Optimizing module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_I_instr_in_wait_dp(fast)
# -- Optimizing module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_W_instr_in_wait_dp(fast)
# -- Optimizing module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_rd_data_rsci_O_rd_data_wait_dp(fast)
# -- Optimizing module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_wait_dp(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci(fast)
# -- Optimizing module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci(fast)
# -- Optimizing module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci(fast)
# -- Optimizing module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci(fast)
# -- Optimizing module rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_run_fsm(fast)
# -- Optimizing module config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci(fast)
# Optimized design name is scverify_top_opt
# End time: 11:44:37 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
#     /esat/micas-data/software/Mentor/catapult_10.5c/bin/make -f ./scverify/Verify_rtl_v_msim.mk SIMTOOL=msim simgui < "/dev/null" (BASIC-15)
go switching
# Info: Starting transformation 'switching' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2' (SOL-8)
# Netlist written to file 'prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000.vhdl' (NET-4)
# Makefile for prepwr VHDL output 'prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000.vhdl' vs Untimed C++ written to file './scverify/Verify_prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim.mk'
# Warning: No Power USE_MODEs defined - using default
flow run /SCVerify/launch_make scverify/Verify_prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim.mk sim INVOKE_ARGS= CCS_VCD_FILE=/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/switching_vhdl/default.saif CCS_VCD_TIMES=0,ns,end,ns {}
# Making './scverify/Verify_prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim.mk sim INVOKE_ARGS= CCS_VCD_FILE=/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/switching_vhdl/default.saif CCS_VCD_TIMES=0,ns,end,ns {}'
# Make utility invoked from '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF'
#     /esat/micas-data/software/Mentor/catapult_10.5c/bin/make -f ./scverify/Verify_prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim.mk INVOKE_ARGS= CCS_VCD_FILE=/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/switching_vhdl/default.saif CCS_VCD_TIMES=0,ns,end,ns build < "/dev/null" (BASIC-15)
# ============================================
# Creating Questa SIM wave TCL file 'scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /esat/micas-data/software/Mentor/catapult_10.5c/bin/tclsh8.5 /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./Catapult/SIF/scverify/ccs_wave_signals.dat scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/scverify_msim_wave.tcl ./Catapult/SIF/.dut_inst_info.tcl ./Catapult/SIF/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./Catapult/SIF/scverify/ccs_wave_signals.dat scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/scverify_msim_wave.tcl ./Catapult/SIF/.dut_inst_info.tcl ./Catapult/SIF/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling VHDL file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000001.vhd
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vcom -work mgc_hls   prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000001.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:45:31 on Jul 13,2021
# vcom -work mgc_hls prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000001.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000149
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150
# -- Compiling architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150
# End time: 11:45:31 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000003.vhd
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vcom -work mgc_hls   prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000003.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:45:31 on Jul 13,2021
# vcom -work mgc_hls prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000003.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000151
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152
# -- Compiling architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152
# End time: 11:45:31 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005.vhdl
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vcom -work work   prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005.vhdl
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:45:31 on Jul 13,2021
# vcom -work work prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153
# -- Compiling architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153
# End time: 11:45:31 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000007.vhd
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vcom -work mgc_hls   prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000007.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:45:31 on Jul 13,2021
# vcom -work mgc_hls prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000007.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000154
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000155
# -- Compiling architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000155
# End time: 11:45:31 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000009.vhd
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vcom -work mgc_hls   prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000009.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:45:31 on Jul 13,2021
# vcom -work mgc_hls prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000009.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000156
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000157
# -- Compiling architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000157
# End time: 11:45:32 on Jul 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_1.vhdl
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vcom -work work   prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_1.vhdl
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:45:32 on Jul 13,2021
# vcom -work work prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_1.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000154
# -- Loading package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000156
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000158
# -- Compiling architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000158
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000159
# -- Compiling architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000159
# End time: 11:45:32 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_2.vhdl
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vcom -work work   prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_2.vhdl
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:45:32 on Jul 13,2021
# vcom -work work prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_2.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000154
# -- Loading package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000156
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000160
# -- Compiling architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000160
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000161
# -- Compiling architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000161
# End time: 11:45:32 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_3.vhdl
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vcom -work work   prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_3.vhdl
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:45:32 on Jul 13,2021
# vcom -work work prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_3.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000154
# -- Loading package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000156
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000162
# -- Compiling architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000162
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000163
# -- Compiling architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000163
# End time: 11:45:32 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_4.vhdl
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vcom -work work   prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_4.vhdl
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:45:32 on Jul 13,2021
# vcom -work work prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_4.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000154
# -- Loading package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000156
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000164
# -- Compiling architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000164
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000165
# -- Compiling architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000165
# End time: 11:45:32 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_5.vhdl
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vcom -work work   prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_5.vhdl
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:45:32 on Jul 13,2021
# vcom -work work prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_5.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000154
# -- Loading package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000156
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000166
# -- Compiling architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000166
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000167
# -- Compiling architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000167
# End time: 11:45:32 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000.vhdl
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vcom -work work   prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000.vhdl
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:45:32 on Jul 13,2021
# vcom -work work prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000149
# -- Loading package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000151
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000078
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000078
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000077
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000077
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000076
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000076
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000125
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000125
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000124
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000124
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000120
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000120
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000119
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000119
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000115
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000115
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000114
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000114
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000110
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000110
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000109
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000109
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000105
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000105
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000104
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000104
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000100
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000100
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000099
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000099
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000095
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000095
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000094
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000094
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000090
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000090
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000089
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000089
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000085
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000085
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000084
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000084
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000080
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000080
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000079
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000079
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000014
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000014
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000013
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000013
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000051
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000051
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000050
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000050
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000046
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000046
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000045
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000045
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000041
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000041
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000040
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000040
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000036
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000036
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000035
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000035
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000031
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000031
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000030
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000030
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000026
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000026
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000025
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000025
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000021
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000021
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000020
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000020
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000016
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000016
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000015
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000015
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000075
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000075
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000074
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000074
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000073
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000073
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000072
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000072
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000071
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000071
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000070
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000070
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000069
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000069
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000068
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000068
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000067
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000067
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000066
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000066
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000012
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000012
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000011
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000011
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000010
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000010
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000009
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000009
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000008
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000008
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000007
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000007
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000006
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000006
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000005
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000005
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000064
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000064
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000003
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000003
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000001
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000001
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000002
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000002
# -- Compiling entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000000
# -- Compiling architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000000
# -- Compiling entity top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000
# -- Compiling architecture v2 of top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000
# End time: 11:45:32 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/mc_testbench.cpp
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -scpoptions "--c++11" -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_POWER -DCCS_DUT_VHDL -DSTALL -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000 -DCCS_DESIGN_FUNC_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_type_I_type_W_type_run -DCCS_DESIGN_TOP_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_t
# ype_L3_55296_8_8_W_addr_type_L3_O_partial_000000 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/esat/micas-data/software/Mentor/catapult_10.5c/shared/include -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/hls_pkgs/src -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/mc_testbench.cpp
# Start time: 11:45:32 on Jul 13,2021
# 
# QuestaSim-64 sccom 2020.4 compiler 2020.10 Oct 13 2020
# 
# In file included from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports.h:2301:0,
#                  from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_clock_ports.h:31,
#                  from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/systemc:84,
#                  from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/systemc.h:219,
#                  from /esat/micas-data/software/Mentor/catapult_10.5c/shared/include/mc_scverify.h:196,
#                  from ./../../core.h:7,
#                  from ./../../pe_top.h:4,
#                  from scverify/mc_testbench.h:29,
#                  from scverify/mc_testbench.cpp:18:
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# End time: 11:45:36 on Jul 13,2021, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/scverify_top.cpp
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -scpoptions "--c++11" -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_POWER -DCCS_DUT_VHDL -DSTALL -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000 -DCCS_DESIGN_FUNC_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_type_I_type_W_type_run -DCCS_DESIGN_TOP_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_t
# ype_L3_55296_8_8_W_addr_type_L3_O_partial_000000 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/esat/micas-data/software/Mentor/catapult_10.5c/shared/include -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/hls_pkgs/src -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/scverify_top.cpp
# Start time: 11:45:36 on Jul 13,2021
# 
# QuestaSim-64 sccom 2020.4 compiler 2020.10 Oct 13 2020
# 
# In file included from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports.h:2301:0,
#                  from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_clock_ports.h:31,
#                  from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/systemc:84,
#                  from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/systemc.h:219,
#                  from /esat/micas-data/software/Mentor/catapult_10.5c/shared/include/mc_scverify.h:196,
#                  from ./../../core.h:7,
#                  from ./../../pe_top.h:4,
#                  from scverify/mc_testbench.h:29,
#                  from scverify/scverify_top.cpp:4:
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# 
# Exported modules:
# 	scverify_top
# ** Warning: (sccom-6102) The object "_data" is not debuggable. (/esat/micas-data/software/Mentor/catapult_10.5c/shared/include/mc_monitor.h, 144)
# End time: 11:45:45 on Jul 13,2021, Elapsed time: 0:00:09
# Errors: 0, Warnings: 1
# ============================================
# Linking executable
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/sccom -link     
# sccom -link 
# Start time: 11:45:45 on Jul 13,2021
# 
# QuestaSim-64 sccom 2020.4 compiler 2020.10 Oct 13 2020
# End time: 11:45:45 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vopt +acc=npr     -L "./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls" -L "./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/work"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:45:45 on Jul 13,2021
# vopt "+acc=npr" -L ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls -L ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/work/_sc/linux_x86_64_gcc-7.4.0/systemc.so
# -- Loading systemc module /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000149
# -- Loading package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000151
# -- Loading entity top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000
# -- Loading architecture v2 of top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000000
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000000
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000001
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000002
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000001
# -- Loading package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000154
# -- Loading package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000156
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000159
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000161
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000163
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000165
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000167
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000064
# -- Loading architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000159
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000158
# -- Loading architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000158
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000155
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000157
# -- Loading architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000155
# -- Loading architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000157
# -- Loading architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000161
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000160
# -- Loading architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000160
# -- Loading architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000163
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000162
# -- Loading architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000162
# -- Loading architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000165
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000164
# -- Loading architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000164
# -- Loading architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000167
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000166
# -- Loading architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000166
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000064
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000066
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000067
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000068
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000069
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000070
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000071
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000072
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000073
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000074
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000075
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000076
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000077
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000078
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000066
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000079
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000080
# -- Loading architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000079
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000080
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000067
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000084
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000085
# -- Loading architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000084
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000085
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000068
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000089
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000090
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000089
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000090
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000069
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000094
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000095
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000094
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000095
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000070
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000099
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000100
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000099
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000100
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000071
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000104
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000105
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000104
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000105
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000072
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000109
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000110
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000109
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000110
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000073
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000114
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000115
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000114
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000115
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000074
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000119
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000120
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000119
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000120
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000075
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000124
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000125
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000124
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000125
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000076
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000077
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000078
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000002
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000003
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000003
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000005
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000006
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000007
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000008
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000009
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000010
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000011
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000012
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000013
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000014
# -- Loading architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000005
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000015
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000016
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000015
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000016
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000006
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000020
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000021
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000020
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000021
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000007
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000025
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000026
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000025
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000026
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000008
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000030
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000031
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000030
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000031
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000009
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000035
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000036
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000035
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000036
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000010
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000040
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000041
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000040
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000041
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000011
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000045
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000046
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000045
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000046
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000012
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000050
# -- Loading entity topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000051
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000050
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000051
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000013
# -- Loading architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000014
# Optimizing 124 design-units (inlining 0/131 architecture instances, 0/37 systemc instances):
# -- Optimizing package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000154
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000015
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000020
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000025
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000030
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000035
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000079
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000084
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000089
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000094
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000099
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000104
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000109
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000114
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000119
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000124
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000040
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000045
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000050
# -- Optimizing package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000149
# -- Optimizing package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000151
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000155
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000157
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000155
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000157
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000157
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000155
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000155
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000157
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000155
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000157
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000157
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000155
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000157
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000155
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000157
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000157
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000155
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000157
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000155
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000157
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000157
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000155
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000157
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000157
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000157
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000155
# -- Optimizing package topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000156
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000075
# -- Optimizing architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000159
# -- Optimizing architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000161
# -- Optimizing architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000163
# -- Optimizing architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000165
# -- Optimizing architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000167
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000009
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000006
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000016
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000026
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000031
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000080
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000041
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000046
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000051
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000078
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000036
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000021
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000076
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000014
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000085
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000090
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000095
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000100
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000105
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000110
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000115
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000120
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000125
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000077
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000013
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150
# -- Optimizing architecture beh of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000003
# -- Optimizing architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000064
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000001
# -- Optimizing architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000158
# -- Optimizing architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000160
# -- Optimizing architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000162
# -- Optimizing architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000164
# -- Optimizing architecture v1 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000166
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000000
# -- Optimizing architecture v2 of top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000002
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000066
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000010
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000011
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000012
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000005
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000007
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000008
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000067
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000068
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000069
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000070
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000071
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000072
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000073
# -- Optimizing architecture v2 of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000074
# Optimized design name is scverify_top_opt
# End time: 11:45:46 on Jul 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
#     /esat/micas-data/software/Mentor/catapult_10.5c/bin/make -f ./scverify/Verify_prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim.mk sim INVOKE_ARGS= CCS_VCD_FILE=/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/switching_vhdl/default.saif CCS_VCD_TIMES=0,ns,end,ns (BASIC-14)
# ============================================
# Simulating design entity: scverify_top to produce Switching Activity File: /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/switching_vhdl/default.saif
# cd ../..; /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vsim -t ps  -wlf ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/vsim.wlf -l "./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/sim.log"   -L "./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls" -L "./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_
# 32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/work"   scverify_top_opt    -c -do "do {./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/scverify_msim_wave.tcl}"
# Reading pref.tcl
# 
# 2020.4
# 
# vsim -t ps -wlf ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/vsim.wlf -l ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/sim.log -L ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls -L ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W
# _addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/work scverify_top_opt -c -do "do {./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/scverify_msim_wave.tcl}" 
# Start time: 11:45:47 on Jul 13,2021
# //  Questa Sim-64
# //  Version 2020.4 linux_x86_64 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/work/_sc/linux_x86_64_gcc-7.4.0/systemc.so
# Loading /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000149
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000151
# Loading work.top_5_32_1_1_o_addr_type_l1_32_1_1_i_addr_type_l1_32_1_1_w_addr_type_l1_5_288_8_8_o_addr_type_l2_312_8_8_i_addr_type_l2_1728_8_8_w_addr_type_l2_5_8640_8_8_o_addr_type_l3_8640_8_8_i_addr_type_l3_55296_8_8_w_addr_type_l3_o_partial_000000(v2)#1
# Info: (vsim-17423) SystemC IEEE 1666 deprecated warnings are suppressed by default. Enable the 'ScShowIeeeDeprecationWarnings' modelsim.ini variable to get more information about the suppressed warnings.
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000000(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000001(v2)#1
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000154
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000156
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000159(v1)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000158(v1)#1
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000155(beh)#1
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000155(beh)#19
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000157(beh)#1
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000157(beh)#2
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000155(beh)#3
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000157(beh)#3
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000155(beh)#20
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000161(v1)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000160(v1)#1
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000155(beh)#5
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000157(beh)#4
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000157(beh)#5
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000155(beh)#7
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000157(beh)#6
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000163(v1)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000162(v1)#1
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000155(beh)#9
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000157(beh)#7
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000157(beh)#8
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000155(beh)#11
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000157(beh)#9
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000165(v1)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000164(v1)#1
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000155(beh)#13
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000157(beh)#10
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000157(beh)#11
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000155(beh)#15
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000157(beh)#12
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000167(v1)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000166(v1)#1
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000155(beh)#17
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000157(beh)#13
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000157(beh)#14
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000157(beh)#15
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000064(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000066(v2)#1
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000150(beh)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000079(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000080(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000067(v2)#1
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000152(beh)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000084(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000085(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000068(v2)#1
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000152(beh)#2
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000089(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000090(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000069(v2)#1
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000152(beh)#3
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000094(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000095(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000070(v2)#1
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000152(beh)#4
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000099(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000100(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000071(v2)#1
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000152(beh)#5
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000104(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000105(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000072(v2)#1
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000152(beh)#6
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000109(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000110(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000073(v2)#1
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000152(beh)#7
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000114(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000115(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000074(v2)#1
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000152(beh)#8
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000119(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000120(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000075(v2)#1
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000152(beh)#9
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000124(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000125(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000076(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000077(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000078(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000002(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000003(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000153(v1)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000005(v2)#1
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000150(beh)#2
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000015(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000016(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000006(v2)#1
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000152(beh)#10
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000020(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000021(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000007(v2)#1
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000150(beh)#3
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000025(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000026(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000008(v2)#1
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000150(beh)#4
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000030(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000031(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000009(v2)#1
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000150(beh)#5
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000035(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000036(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000010(v2)#1
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000150(beh)#6
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000040(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000041(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000011(v2)#1
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000150(beh)#7
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000045(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000046(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000012(v2)#1
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000150(beh)#8
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000050(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000051(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000013(v2)#1
# Loading work.topless_5comma_32comma_1comma_1comma_o_addr_type_l1comma_32comma_1comma_1comma_i_addr_type_l1comma_32comma_1comma_1comma_w_addr_type_l1comma_5comma_288comma_8comma_8comma_o_addr_type_l2comma_312comma_8comma_8comma_i_addr_type_l2c000014(v2)#1
# Warning: (vsim-4029) The fifo '/scverify_top/user_tb/O_data_out_data_golden'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_zero_guard_in'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_zero_guard_in'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_W_data_in_data'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_W_data_in_data'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_I_data_in_data'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_I_data_in_data'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_wait_ctrl_fifo_O_data_out_data'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_fifo_O_data_out_data'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_O_data_in_data'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_O_data_in_data'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_W_loopData_L1_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_W_loopData_L1_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_W_loopData_L1_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_W_loopData_L1_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_W_loopData_L2_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_W_loopData_L2_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_W_loopData_L2_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_W_loopData_L2_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_W_loopData_L3_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_W_loopData_L3_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_W_loopData_L3_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_W_loopData_L3_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_I_loopData_L1_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_I_loopData_L1_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_I_loopData_L1_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_I_loopData_L1_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_I_loopData_L2_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_I_loopData_L2_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_I_loopData_L2_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_I_loopData_L2_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_I_loopData_L3_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_I_loopData_L3_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_I_loopData_L3_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_I_loopData_L3_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_O_loopData_L1_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_O_loopData_L1_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_O_loopData_L1_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_O_loopData_L1_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_O_loopData_L2_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_O_loopData_L2_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_O_loopData_L2_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_O_loopData_L2_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_O_loopData_L3_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_O_loopData_L3_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_O_loopData_L3_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_O_loopData_L3_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Disabling STALL_FLAG toggling
# Error: (suppressible): (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_staller_inst/run_wen' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top File: Catapult/SIF/scverify/scverify_top.cpp
# Error: (suppressible): (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/PE/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_staller_inst/run_wen' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top File: Catapult/SIF/scverify/scverify_top.cpp
# Error: (suppressible): (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_layer_instruction_in_wait_ctrl_inst/layer_instruction_in_rsci_irdy_run_sct' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top File: Catapult/SIF/scverify/scverify_top.cpp
# Error: (suppressible): (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_layer_instruction_in_wait_ctrl_inst/layer_instruction_in_rsci_ivld' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top File: Catapult/SIF/scverify/scverify_top.cpp
# Error: (suppressible): (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_O_instr_L1_out_wait_ctrl_inst/O_instr_L1_out_rsci_irdy' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top File: Catapult/SIF/scverify/scverify_top.cpp
# Error: (suppressible): (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_O_instr_L1_out_wait_ctrl_inst/O_instr_L1_out_rsci_ivld_run_sct' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top File: Catapult/SIF/scverify/scverify_top.cpp
# Error: (suppressible): (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci_O_instr_L2_out_wait_ctrl_inst/O_instr_L2_out_rsci_irdy' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top File: Catapult/SIF/scverify/scverify_top.cpp
# Error: (suppressible): (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci_O_instr_L2_out_wait_ctrl_inst/O_instr_L2_out_rsci_ivld_run_sct' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top File: Catapult/SIF/scverify/scverify_top.cpp
# Error: (suppressible): (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci_O_instr_L3_out_wait_ctrl_inst/O_instr_L3_out_rsci_irdy' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top File: Catapult/SIF/scverify/scverify_top.cpp
# Error: (suppressible): (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci_O_instr_L3_out_wait_ctrl_inst/O_instr_L3_out_rsci_ivld_run_sct' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top File: Catapult/SIF/scverify/scverify_top.cpp
# Error: (suppressible): (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_I_instr_L1_out_wait_ctrl_inst/I_instr_L1_out_rsci_irdy' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top File: Catapult/SIF/scverify/scverify_top.cpp
# Error: (suppressible): (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_I_instr_L1_out_wait_ctrl_inst/I_instr_L1_out_rsci_ivld_run_sct' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top File: Catapult/SIF/scverify/scverify_top.cpp
# Error: (suppressible): (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci_I_instr_L2_out_wait_ctrl_inst/I_instr_L2_out_rsci_irdy' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top File: Catapult/SIF/scverify/scverify_top.cpp
# Error: (suppressible): (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci_I_instr_L2_out_wait_ctrl_inst/I_instr_L2_out_rsci_ivld_run_sct' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top File: Catapult/SIF/scverify/scverify_top.cpp
# Error: (suppressible): (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci_I_instr_L3_out_wait_ctrl_inst/I_instr_L3_out_rsci_irdy' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top File: Catapult/SIF/scverify/scverify_top.cpp
# Error: (suppressible): (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci_I_instr_L3_out_wait_ctrl_inst/I_instr_L3_out_rsci_ivld_run_sct' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top File: Catapult/SIF/scverify/scverify_top.cpp
# Error: (suppressible): (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_W_instr_L1_out_wait_ctrl_inst/W_instr_L1_out_rsci_irdy' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top File: Catapult/SIF/scverify/scverify_top.cpp
# Error: (suppressible): (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_W_instr_L1_out_wait_ctrl_inst/W_instr_L1_out_rsci_ivld_run_sct' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top File: Catapult/SIF/scverify/scverify_top.cpp
# Error: (suppressible): (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci_W_instr_L2_out_wait_ctrl_inst/W_instr_L2_out_rsci_irdy' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top File: Catapult/SIF/scverify/scverify_top.cpp
# Error: (suppressible): (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci_W_instr_L2_out_wait_ctrl_inst/W_instr_L2_out_rsci_ivld_run_sct' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top File: Catapult/SIF/scverify/scverify_top.cpp
# Error: (suppressible): (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci_W_instr_L3_out_wait_ctrl_inst/W_instr_L3_out_rsci_irdy' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top File: Catapult/SIF/scverify/scverify_top.cpp
# Error: (suppressible): (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci_W_instr_L3_out_wait_ctrl_inst/W_instr_L3_out_rsci_ivld_run_sct' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top File: Catapult/SIF/scverify/scverify_top.cpp
# Error: (suppressible): (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/PE/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_inst/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_O_instr_in_wait_ctrl_inst/O_instr_in_rsci_irdy_run_sct' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top File: Catapult/SIF/scverify/scverify_top.cpp
# Error: (suppressible): (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/PE/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_inst/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_O_instr_in_wait_ctrl_inst/O_instr_in_rsci_ivld' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top File: Catapult/SIF/scverify/scverify_top.cpp
# Error: (suppressible): (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/PE/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_inst/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_I_instr_in_wait_ctrl_inst/I_instr_in_rsci_irdy_run_sct' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top File: Catapult/SIF/scverify/scverify_top.cpp
# Error: (suppressible): (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/PE/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_inst/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_I_instr_in_wait_ctrl_inst/I_instr_in_rsci_ivld' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top File: Catapult/SIF/scverify/scverify_top.cpp
# Error: (suppressible): (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/PE/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_inst/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_W_instr_in_wait_ctrl_inst/W_instr_in_rsci_irdy_run_sct' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top File: Catapult/SIF/scverify/scverify_top.cpp
# Error: (suppressible): (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/PE/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_inst/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_W_instr_in_wait_ctrl_inst/W_instr_in_rsci_ivld' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top File: Catapult/SIF/scverify/scverify_top.cpp
# do {./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_vhdl_msim/scverify_msim_wave.tcl}
# Reading SCVerify waveform database './Catapult/SIF/scverify/ccs_wave_signals.dat'
# DUT Instance Path = /scverify_top/rtl
# Preparing to write SAIF file /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/switching_vhdl/default.saif...
# Logging WAVE signals...
# DONE
# 0
# CCS_VCD_TIMES='0,ns,end,ns'
# Running up to VCD start time: '0 ns'
# run 0 ns
# Initilialization
# Initilialization done
# 
# Start Sofware Reference Model
# Finished Sofware Reference Model
# 
# Loading channels DUT
# 
# Finished loading channels
# Running HW instance
# SCVerify intercepting C++ function 'top<5, 32, 1, 1, O_addr_type_L1, 32, 1, 1, I_addr_type_L1, 32, 1, 1, W_addr_type_L1, 5, 288, 8, 8, O_addr_type_L2, 312, 8, 8, I_addr_type_L2, 1728, 8, 8, W_addr_type_L2, 5, 8640, 8, 8, O_addr_type_L3, 8640, 8, 8, I_addr_type_L3, 55296, 8, 8, W_addr_type_L3, O_partial_type, I_type, W_type>::run' for RTL block 'top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000'
# Info: HW reset: TLS_rst active @ 0 s
# Turning VCD on
# Continuing to VCD end time: 'end'
# run -all
# Reading output channel
# 
# Finished Reading output channel
# 
# OUTPUT FEATURE MAP (K = 1 of 10)
# --> total error:                                 0
# --> number of outputs per output feature map:    9
# --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 2 of 10)
# --> total error:                                 0
# --> number of outputs per output feature map:    9
# --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 3 of 10)
# --> total error:                                 0
# --> number of outputs per output feature map:    9
# --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 4 of 10)
# --> total error:                                 0
# --> number of outputs per output feature map:    9
# --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 5 of 10)
# --> total error:                                 0
# --> number of outputs per output feature map:    9
# --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 6 of 10)
# --> total error:                                 0
# --> number of outputs per output feature map:    9
# --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 7 of 10)
# --> total error:                                 0
# --> number of outputs per output feature map:    9
# --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 8 of 10)
# --> total error:                                 0
# --> number of outputs per output feature map:    9
# --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 9 of 10)
# --> total error:                                 0
# --> number of outputs per output feature map:    9
# --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 10 of 10)
# --> total error:                                 0
# --> number of outputs per output feature map:    9
# --> average error:                               0
# 
# 
# Testbench Finished
# Info: Execution of user-supplied C++ testbench 'main()' has completed with exit code = 0
# 
# Info: Collecting data completed
# captured 4770 values of O_data_in_data
# captured 4860 values of O_data_out_data
# captured 2445 values of I_data_in_data
# captured 545 values of W_data_in_data
# captured 4860 values of zero_guard_in
# captured 1 values of layer_instruction_in_O_loopData_L3_bound
# captured 1 values of layer_instruction_in_O_loopData_L3_relevancy
# captured 1 values of layer_instruction_in_O_loopData_L2_bound
# captured 1 values of layer_instruction_in_O_loopData_L2_relevancy
# captured 1 values of layer_instruction_in_O_loopData_L1_bound
# captured 1 values of layer_instruction_in_O_loopData_L1_relevancy
# captured 1 values of layer_instruction_in_I_loopData_L3_bound
# captured 1 values of layer_instruction_in_I_loopData_L3_relevancy
# captured 1 values of layer_instruction_in_I_loopData_L2_bound
# captured 1 values of layer_instruction_in_I_loopData_L2_relevancy
# captured 1 values of layer_instruction_in_I_loopData_L1_bound
# captured 1 values of layer_instruction_in_I_loopData_L1_relevancy
# captured 1 values of layer_instruction_in_W_loopData_L3_bound
# captured 1 values of layer_instruction_in_W_loopData_L3_relevancy
# captured 1 values of layer_instruction_in_W_loopData_L2_bound
# captured 1 values of layer_instruction_in_W_loopData_L2_relevancy
# captured 1 values of layer_instruction_in_W_loopData_L1_bound
# captured 1 values of layer_instruction_in_W_loopData_L1_relevancy
# Info: scverify_top/user_tb: Simulation completed
# 
# Checking results
# 'O_data_out_data'
# capture count        = 4860
# comparison count     = 4860
# ignore count         = 0
# error count          = 0
# stuck in dut fifo    = 0
# stuck in golden fifo = 0
# 
# Info: scverify_top/user_tb: Simulation PASSED @ 48686 ns
# Info: (vsim-6574) SystemC simulation stopped by user.
# Turning VCD off and flushing
# Using vcd2saif to convert VCD to SAIF in vhdl mode
# Info: scverify_top/Monitor: runs with constant clock period 10 ns
# End time: 11:45:49 on Jul 13,2021, Elapsed time: 0:00:02
# Errors: 28, Warnings: 47, Suppressed Warnings: 2
# Info: SCVerify complete for use mode default
# Netlist written to file 'prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000.v' (NET-4)
# Makefile for prepwr Verilog output 'prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000.v' vs Untimed C++ written to file './scverify/Verify_prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim.mk'
# Warning: No Power USE_MODEs defined - using default
flow run /SCVerify/launch_make scverify/Verify_prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim.mk sim INVOKE_ARGS= CCS_VCD_FILE=/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/switching_v/default.saif CCS_VCD_TIMES=0,ns,end,ns {}
# Making './scverify/Verify_prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim.mk sim INVOKE_ARGS= CCS_VCD_FILE=/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/switching_v/default.saif CCS_VCD_TIMES=0,ns,end,ns {}'
# Make utility invoked from '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF'
#     /esat/micas-data/software/Mentor/catapult_10.5c/bin/make -f ./scverify/Verify_prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim.mk INVOKE_ARGS= CCS_VCD_FILE=/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/switching_v/default.saif CCS_VCD_TIMES=0,ns,end,ns build < "/dev/null" (BASIC-15)
# ============================================
# Creating simulation directory 'scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim'
# mkdir -p scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim
# ============================================
# Setting up default modelsim.ini file from '/esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/../modelsim.ini'
# cat "/esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/../modelsim.ini" >scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/work'
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vlib scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/work
# ============================================
# Mapping logical library 'work' to physical path '$SCVLIBS/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/work'
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vmap work \$SCVLIBS/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/work
# QuestaSim-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work $SCVLIBS/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/work 
# Modifying scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls'
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vlib scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls
# ============================================
# Mapping logical library 'mgc_hls' to physical path '$SCVLIBS/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls'
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vmap mgc_hls \$SCVLIBS/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls
# QuestaSim-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap mgc_hls $SCVLIBS/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls 
# Modifying scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/modelsim.ini
# ============================================
# Creating Questa SIM wave TCL file 'scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /esat/micas-data/software/Mentor/catapult_10.5c/bin/tclsh8.5 /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./Catapult/SIF/scverify/ccs_wave_signals.dat scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/scverify_msim_wave.tcl ./Catapult/SIF/.dut_inst_info.tcl ./Catapult/SIF/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./Catapult/SIF/scverify/ccs_wave_signals.dat scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/scverify_msim_wave.tcl ./Catapult/SIF/.dut_inst_info.tcl ./Catapult/SIF/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling Verilog file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000001.v
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vlog -work work     prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000001.v
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:45:54 on Jul 13,2021
# vlog -work work prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000001.v 
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000149
# 
# Top level modules:
# 	topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000149
# End time: 11:45:54 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000003.v
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vlog -work work     prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000003.v
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:45:54 on Jul 13,2021
# vlog -work work prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000003.v 
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150
# 
# Top level modules:
# 	topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150
# End time: 11:45:54 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005.v
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vlog -work work     prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005.v
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:45:54 on Jul 13,2021
# vlog -work work prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005.v 
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000151
# 
# Top level modules:
# 	topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000151
# End time: 11:45:54 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000007.v
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vlog -work mgc_hls     prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000007.v
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:45:54 on Jul 13,2021
# vlog -work mgc_hls prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000007.v 
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152
# 
# Top level modules:
# 	topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152
# End time: 11:45:54 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000009.v
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vlog -work mgc_hls     prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000009.v
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:45:54 on Jul 13,2021
# vlog -work mgc_hls prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000009.v 
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153
# 
# Top level modules:
# 	topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153
# End time: 11:45:54 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_1.v
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vlog -work work     prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_1.v
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:45:54 on Jul 13,2021
# vlog -work work prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_1.v 
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000154
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000155
# 
# Top level modules:
# 	topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000155
# End time: 11:45:54 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_2.v
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vlog -work work     prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_2.v
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:45:54 on Jul 13,2021
# vlog -work work prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_2.v 
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000156
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000157
# 
# Top level modules:
# 	topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000157
# End time: 11:45:54 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_3.v
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vlog -work work     prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_3.v
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:45:54 on Jul 13,2021
# vlog -work work prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_3.v 
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000158
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000159
# 
# Top level modules:
# 	topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000159
# End time: 11:45:54 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_4.v
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vlog -work work     prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_4.v
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:45:54 on Jul 13,2021
# vlog -work work prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_4.v 
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000160
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000161
# 
# Top level modules:
# 	topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000161
# End time: 11:45:55 on Jul 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_5.v
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vlog -work work     prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_5.v
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:45:55 on Jul 13,2021
# vlog -work work prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_5.v 
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000162
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000163
# 
# Top level modules:
# 	topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000163
# End time: 11:45:55 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling Verilog file: prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000.v
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vlog -work work     prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000.v
# QuestaSim-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:45:55 on Jul 13,2021
# vlog -work work prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000.v 
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000078
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000077
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000076
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000125
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000124
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000120
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000119
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000115
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000114
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000110
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000109
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000105
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000104
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000100
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000099
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000095
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000094
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000090
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000089
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000085
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000084
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000080
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000079
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000014
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000013
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000051
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000050
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000046
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000045
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000041
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000040
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000036
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000035
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000031
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000030
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000026
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000025
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000021
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000020
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000016
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000015
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000075
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000074
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000073
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000072
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000071
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000070
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000069
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000068
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000067
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000066
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000012
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000011
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000010
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000009
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000008
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000007
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000006
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000005
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000064
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000003
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000001
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000002
# -- Compiling module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000000
# -- Compiling module top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000
# 
# Top level modules:
# 	top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000
# End time: 11:45:55 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../testbench.cpp
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -scpoptions "--c++11" -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_POWER -DCCS_DUT_VERILOG -DSTALL -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000 -DCCS_DESIGN_FUNC_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_type_I_type_W_type_run -DCCS_DESIGN_TOP_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_add
# r_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/esat/micas-data/software/Mentor/catapult_10.5c/shared/include -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/hls_pkgs/src -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../testbench.cpp
# Start time: 11:45:55 on Jul 13,2021
# 
# QuestaSim-64 sccom 2020.4 compiler 2020.10 Oct 13 2020
# Info: Running transformation 'switching' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2': elapsed time 11.01 seconds, memory usage 1822496kB, peak memory usage 1822528kB (SOL-15)
# 
# In file included from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports.h:2301:0,
#                  from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_clock_ports.h:31,
#                  from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/systemc:84,
#                  from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/systemc.h:219,
#                  from /esat/micas-data/software/Mentor/catapult_10.5c/shared/include/mc_scverify.h:196,
#                  from ../../core.h:7,
#                  from ../../pe_top.h:4,
#                  from ../../testbench.cpp:2:
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# ../../testbench.cpp: In member function 'int testbench::main()':
# ../../testbench.cpp:185:8: warning: unused variable 'zero_guard' [-Wunused-variable]
#    bool zero_guard = true;
#         ^~~~~~~~~~
# ../../testbench.cpp:207:7: warning: unused variable 'iterations' [-Wunused-variable]
#    int iterations = 5000;
#        ^~~~~~~~~~
# In file included from ../../pe_top.h:4:0,
#                  from ../../testbench.cpp:2:
# ../../core.h: In instantiation of 'rf<nb_cnt, O_N, I_N, W_N, O_WORDS_in, O_WORDS_out, I_WORDS_in, I_WORDS_out, W_WORDS_in, W_WORDS_out, O_type, O_addr_type, I_type, I_addr_type, W_type, W_addr_type>::rf() [with int nb_cnt = 5; int O_N = 32; int I_N = 32; int W_N = 32; int O_WORDS_in = 1; int O_WORDS_out = 1; int I_WORDS_in = 1; int I_WORDS_out = 1; int W_WORDS_in = 1; int W_WORDS_out = 1; O_type = mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>; O_addr_type = mti_ac::ac_int<5, false>; I_type = mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>; I_addr_type = mti_ac::ac_int<5, false>; W_type = mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>; W_addr_type = mti_ac::ac_int<5, false>]':
# ../../pe_top.h:23:9:   required from 'top<nb_counters_L1, mem_size_word_O_L1, mem_words_O_L1_in, mem_words_O_L1_out, O_addr_type_L1, mem_size_word_I_L1, mem_words_I_L1_in, mem_words_I_L1_out, I_addr_type_L1, mem_size_word_W_L1, mem_words_W_L1_in, mem_words_W_L1_out, W_addr_type_L1, nb_counters_L2, mem_size_word_O_L2, mem_words_O_L2_in, mem_words_O_L2_out, O_addr_type_L2, mem_size_word_I_L2, mem_words_I_L2_in, mem_words_I_L2_out, I_addr_type_L2, mem_size_word_W_L2, mem_words_W_L2_in, mem_words_W_L2_out, W_addr_type_L2, nb_counters_L3, mem_size_word_O_L3, mem_words_O_L3_in, mem_words_O_L3_out, O_addr_type_L3, mem_size_word_I_L3, mem_words_I_L3_in, mem_words_I_L3_out, I_addr_type_L3, mem_size_word_W_L3, mem_words_W_L3_in, mem_words_W_L3_out, W_addr_type_L3, O_partial_type, I_type, W_type>::top() [with int nb_counters_L1 = 5; int mem_size_word_O_L1 = 32; int mem_words_O_L1_in = 1; int mem_words_O_L1_out = 1; O_addr_type_L1 = mti_ac::ac_int<5, false>; int mem_size_word_I_L1 = 32; int mem_words_I_L1_in = 1; int me
# m_words_I_L1_out = 1; I_addr_type_L1 = mti_ac::ac_int<5, false>; int mem_size_word_W_L1 = 32; int mem_words_W_L1_in = 1; int mem_words_W_L1_out = 1; W_addr_type_L1 = mti_ac::ac_int<5, false>; int nb_counters_L2 = 5; int mem_size_word_O_L2 = 288; int mem_words_O_L2_in = 8; int mem_words_O_L2_out = 8; O_addr_type_L2 = mti_ac::ac_int<9, false>; int mem_size_word_I_L2 = 312; int mem_words_I_L2_in = 8; int mem_words_I_L2_out = 8; I_addr_type_L2 = mti_ac::ac_int<9, false>; int mem_size_word_W_L2 = 1728; int mem_words_W_L2_in = 8; int mem_words_W_L2_out = 8; W_addr_type_L2 = mti_ac::ac_int<11, false>; int nb_counters_L3 = 5; int mem_size_word_O_L3 = 8640; int mem_words_O_L3_in = 8; int mem_words_O_L3_out = 8; O_addr_type_L3 = mti_ac::ac_int<14, false>; int mem_size_word_I_L3 = 8640; int mem_words_I_L3_in = 8; int mem_words_I_L3_out = 8; I_addr_type_L3 = mti_ac::ac_int<14, false>; int mem_size_word_W_L3 = 55296; int mem_words_W_L3_in = 8; int mem_words_W_L3_out = 8; W_addr_type_L3 = mti_ac::ac_int<16, false>; O_part
# ial_type = mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>; I_type = mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>; W_type = mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>]'
# ../../testbench.cpp:180:47:   required from here
# ../../core.h:1451:8: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::setup' will be initialized after [-Wreorder]
#    bool setup;
#         ^~~~~
# ../../core.h:1367:8: warning:   'bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::O_mac_irrel_at_max' [-Wreorder]
#    bool O_mac_irrel_at_max;
#         ^~~~~~~~~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1368:8: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::O_mac_irrel_at_zero' will be initialized after [-Wreorder]
#    bool O_mac_irrel_at_zero;
#         ^~~~~~~~~~~~~~~~~~~
# ../../core.h:1366:8: warning:   'bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::O_mac_all_at_max' [-Wreorder]
#    bool O_mac_all_at_max;
#         ^~~~~~~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1394:8: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::I_mac_irrel_at_zero' will be initialized after [-Wreorder]
#    bool I_mac_irrel_at_zero;
#         ^~~~~~~~~~~~~~~~~~~
# ../../core.h:1391:8: warning:   'bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::I_mac_all_at_max' [-Wreorder]
#    bool I_mac_all_at_max;
#         ^~~~~~~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1420:8: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::W_mac_irrel_at_zero' will be initialized after [-Wreorder]
#    bool W_mac_irrel_at_zero;
#         ^~~~~~~~~~~~~~~~~~~
# ../../core.h:1417:8: warning:   'bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::W_mac_all_at_max' [-Wreorder]
#    bool W_mac_all_at_max;
#         ^~~~~~~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1428:8: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::O_wr_irrel_at_zero' will be initialized after [-Wreorder]
#    bool O_wr_irrel_at_zero;
#         ^~~~~~~~~~~~~~~~~~
# ../../core.h:1406:17: warning:   'mti_ac::ac_int<5, false> rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::I_irrel_cnt' [-Wreorder]
#    I_addr_type   I_irrel_cnt;
#                  ^~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1440:17: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::W_irrel_cnt' will be initialized after [-Wreorder]
#    W_addr_type   W_irrel_cnt; // must be nbits W_words_in!
#                  ^~~~~~~~~~~
# ../../core.h:1393:8: warning:   'bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::I_mac_irrel_at_maxBuf' [-Wreorder]
#    bool I_mac_irrel_at_maxBuf;
#         ^~~~~~~~~~~~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1419:8: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::W_mac_irrel_at_maxBuf' will be initialized after [-Wreorder]
#    bool W_mac_irrel_at_maxBuf;
#         ^~~~~~~~~~~~~~~~~~~~~
# ../../core.h:1337:42: warning:   'bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::psum_flag' [-Wreorder]
#    bool                                   psum_flag;
#                                           ^~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1339:42: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::read_flag' will be initialized after [-Wreorder]
#    bool                                   read_flag;
#                                           ^~~~~~~~~
# ../../core.h:1329:42: warning:   'bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::write_flag0' [-Wreorder]
#    bool                                   write_flag0;
#                                           ^~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1348:42: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::zero_guard' will be initialized after [-Wreorder]
#    bool                                   zero_guard;
#                                           ^~~~~~~~~~
# ../../core.h:1342:42: warning:   'bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::zero_guard_top_flag' [-Wreorder]
#    bool                                   zero_guard_top_flag;
#                                           ^~~~~~~~~~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1435:17: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::W_wr_pntr' will be initialized after [-Wreorder]
#    W_addr_type   W_wr_pntr;
#                  ^~~~~~~~~
# ../../core.h:1374:17: warning:   'mti_ac::ac_int<5, false> rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::O_mac_pntr' [-Wreorder]
#    O_addr_type   O_mac_pntr;
#                  ^~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1434:17: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::W_mac_pntr' will be initialized after [-Wreorder]
#    W_addr_type   W_mac_pntr;
#                  ^~~~~~~~~~
# ../../core.h:1375:17: warning:   'mti_ac::ac_int<5, false> rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::O_vld_zg_pntr' [-Wreorder]
#    O_addr_type   O_vld_zg_pntr;
#                  ^~~~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1437:17: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::W_data_vld' will be initialized after [-Wreorder]
#    bool          W_data_vld;
#                  ^~~~~~~~~~
# ../../core.h:1345:42: warning:   'mti_ac::ac_int<2, false> rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::flags_top' [-Wreorder]
#    ac_int<2,false>                        flags_top;
#                                           ^~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# ../../core.h:1345:42: warning: 'rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::flags_top' will be initialized after [-Wreorder]
#    ac_int<2,false>                        flags_top;
#                                           ^~~~~~~~~
# ../../core.h:1330:42: warning:   'bool rf<5, 32, 32, 32, 1, 1, 1, 1, 1, 1, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false>, mti_ac::ac_fixed<16, 16, false, (mti_ac::ac_q_mode)0, (mti_ac::ac_o_mode)0>, mti_ac::ac_int<5, false> >::write_stall_top' [-Wreorder]
#    bool                                   write_stall_top;
#                                           ^~~~~~~~~~~~~~~
# ../../core.h:1031:3: warning:   when initialized here [-Wreorder]
#    rf() :           setup(1),
#    ^~
# End time: 11:45:58 on Jul 13,2021, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/mc_testbench.cpp
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -scpoptions "--c++11" -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_POWER -DCCS_DUT_VERILOG -DSTALL -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000 -DCCS_DESIGN_FUNC_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_type_I_type_W_type_run -DCCS_DESIGN_TOP_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_add
# r_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/esat/micas-data/software/Mentor/catapult_10.5c/shared/include -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/hls_pkgs/src -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/mc_testbench.cpp
# Start time: 11:45:58 on Jul 13,2021
# 
# QuestaSim-64 sccom 2020.4 compiler 2020.10 Oct 13 2020
# 
# In file included from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports.h:2301:0,
#                  from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_clock_ports.h:31,
#                  from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/systemc:84,
#                  from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/systemc.h:219,
#                  from /esat/micas-data/software/Mentor/catapult_10.5c/shared/include/mc_scverify.h:196,
#                  from ./../../core.h:7,
#                  from ./../../pe_top.h:4,
#                  from scverify/mc_testbench.h:29,
#                  from scverify/mc_testbench.cpp:18:
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# End time: 11:46:02 on Jul 13,2021, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/scverify_top.cpp
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -scpoptions "--c++11" -DCCS_SCVERIFY_USE_CCS_BLOCK -DCCS_DUT_RTL -DCCS_DUT_POWER -DCCS_DUT_VERILOG -DSTALL -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000 -DCCS_DESIGN_FUNC_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_type_I_type_W_type_run -DCCS_DESIGN_TOP_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_add
# r_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/esat/micas-data/software/Mentor/catapult_10.5c/shared/include -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/hls_pkgs/src -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs -I/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/scverify_top.cpp
# Start time: 11:46:02 on Jul 13,2021
# 
# QuestaSim-64 sccom 2020.4 compiler 2020.10 Oct 13 2020
# 
# In file included from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports.h:2301:0,
#                  from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_clock_ports.h:31,
#                  from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/systemc:84,
#                  from /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/systemc.h:219,
#                  from /esat/micas-data/software/Mentor/catapult_10.5c/shared/include/mc_scverify.h:196,
#                  from ./../../core.h:7,
#                  from ./../../pe_top.h:4,
#                  from scverify/mc_testbench.h:29,
#                  from scverify/scverify_top.cpp:4:
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:121:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:123:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_in<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:500:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:502:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_logic>::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:651:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:653:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h: In member function 'void sc_core::sc_inout<sc_dt::sc_lv<W> >::mti_initialize_boundary_port()':
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:1035:5: warning: this 'else' clause does not guard... [-Wmisleading-indentation]
#      else
#      ^~~~
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/include/systemc/sc_signal_ports_mti.h:1037:2: note: ...this statement, but the latter is misleadingly indented as if it were guarded by the 'else'
#   mti_is_creating_dummy_signal = false;
#   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
# 
# Exported modules:
# 	scverify_top
# ** Warning: (sccom-6102) The object "_data" is not debuggable. (/esat/micas-data/software/Mentor/catapult_10.5c/shared/include/mc_monitor.h, 144)
# End time: 11:46:11 on Jul 13,2021, Elapsed time: 0:00:09
# Errors: 0, Warnings: 1
# ============================================
# Linking executable
# /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/sccom -link     
# sccom -link 
# Start time: 11:46:11 on Jul 13,2021
# 
# QuestaSim-64 sccom 2020.4 compiler 2020.10 Oct 13 2020
# End time: 11:46:11 on Jul 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vopt +acc=npr     -L "./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/work" -L "./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls"   scverify_top  -o scverify_top_opt
# QuestaSim-64 vopt 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:46:11 on Jul 13,2021
# vopt "+acc=npr" -L ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/work -L ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/work/_sc/linux_x86_64_gcc-7.4.0/systemc.so
# -- Loading systemc module /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# -- Loading module top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000000
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000001
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000155
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000154
# -- Loading module ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152
# -- Loading module ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000157
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000156
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000159
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000158
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000161
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000160
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000163
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000162
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000064
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000066
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000149
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000079
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000080
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000067
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000084
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000085
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000068
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000089
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000090
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000069
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000094
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000095
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000070
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000099
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000100
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000071
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000104
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000105
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000072
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000109
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000110
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000073
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000114
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000115
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000074
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000119
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000120
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000075
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000124
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000125
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000076
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000077
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000078
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000002
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000003
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000151
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000005
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000015
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000016
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000006
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000020
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000021
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000007
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000025
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000026
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000008
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000030
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000031
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000009
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000035
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000036
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000010
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000040
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000041
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000011
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000045
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000046
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000012
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000050
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000051
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000013
# -- Loading module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000014
# Optimizing 120 design-units (inlining 0/131 module instances, 0/37 systemc instances):
# -- Optimizing module ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast__13)
# -- Optimizing module ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast__14)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150(fast__1)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150(fast__2)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150(fast__3)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150(fast__4)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150(fast__5)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150(fast__6)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150(fast__7)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150(fast__8)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000149(fast__1)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150(fast__9)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000149(fast__2)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000149(fast__3)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000149(fast__4)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000149(fast__5)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000149(fast__6)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000149(fast__7)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000015(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000020(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000025(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000030(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000035(fast)
# -- Optimizing module ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152(fast)
# -- Optimizing module ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152(fast__1)
# -- Optimizing module ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast)
# -- Optimizing module ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast__1)
# -- Optimizing module ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152(fast__2)
# -- Optimizing module ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast__2)
# -- Optimizing module ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152(fast__3)
# -- Optimizing module ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152(fast__4)
# -- Optimizing module ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast__3)
# -- Optimizing module ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast__4)
# -- Optimizing module ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152(fast__5)
# -- Optimizing module ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast__5)
# -- Optimizing module ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152(fast__6)
# -- Optimizing module ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast__6)
# -- Optimizing module ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast__7)
# -- Optimizing module ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152(fast__7)
# -- Optimizing module ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast__8)
# -- Optimizing module ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152(fast__8)
# -- Optimizing module ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast__9)
# -- Optimizing module ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast__10)
# -- Optimizing module ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152(fast__9)
# -- Optimizing module ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast__11)
# -- Optimizing module ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152(fast__10)
# -- Optimizing module ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast__12)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000068(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000069(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000070(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000071(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000072(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000073(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000074(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000075(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000005(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000007(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000008(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000009(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000077(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000006(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000085(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000090(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000095(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000100(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000105(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000110(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000115(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000120(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000125(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000013(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000079(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000084(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000089(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000094(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000099(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000104(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000109(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000114(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000119(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000124(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000040(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000045(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000050(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000155(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000157(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000159(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000161(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000163(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000149(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000003(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000151(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000064(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000154(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000156(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000158(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000160(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000162(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000001(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000000(fast)
# -- Optimizing module top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000016(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000026(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000031(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000036(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000078(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000080(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000041(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000046(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000051(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000021(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000002(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000076(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000066(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000010(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000011(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000012(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000014(fast)
# -- Optimizing module topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000067(fast)
# Optimized design name is scverify_top_opt
# End time: 11:46:12 on Jul 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
#     /esat/micas-data/software/Mentor/catapult_10.5c/bin/make -f ./scverify/Verify_prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim.mk sim INVOKE_ARGS= CCS_VCD_FILE=/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/switching_v/default.saif CCS_VCD_TIMES=0,ns,end,ns (BASIC-14)
# ============================================
# Simulating design entity: scverify_top to produce Switching Activity File: /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/switching_v/default.saif
# cd ../..; /esat/micas-data/software/Mentor/questasim_2020.4/questasim/bin/vsim -t ps  -wlf ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/vsim.wlf -l "./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/sim.log"   -L "./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/work" -L "./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_add
# r_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls"   scverify_top_opt    -c -do "do {./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/scverify_msim_wave.tcl}"
# Reading pref.tcl
# 
# 2020.4
# 
# vsim -t ps -wlf ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/vsim.wlf -l ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/sim.log -L ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/work -L ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L
# 2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls scverify_top_opt -c -do "do {./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/scverify_msim_wave.tcl}" 
# Start time: 11:46:13 on Jul 13,2021
# //  Questa Sim-64
# //  Version 2020.4 linux_x86_64 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/work/_sc/linux_x86_64_gcc-7.4.0/systemc.so
# Loading /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '10 ns'
# Loading work.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000(fast)
# Info: (vsim-17423) SystemC IEEE 1666 deprecated warnings are suppressed by default. Enable the 'ScShowIeeeDeprecationWarnings' modelsim.ini variable to get more information about the suppressed warnings.
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000000(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000001(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000155(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000154(fast)
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152(fast)
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152(fast__1)
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast)
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast__1)
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152(fast__2)
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast__2)
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152(fast__3)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000157(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000156(fast)
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152(fast__4)
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast__3)
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast__4)
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152(fast__5)
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast__5)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000159(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000158(fast)
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152(fast__6)
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast__6)
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast__7)
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152(fast__7)
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast__8)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000161(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000160(fast)
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152(fast__8)
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast__9)
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast__10)
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152(fast__9)
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast__11)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000163(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000162(fast)
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000152(fast__10)
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast__12)
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast__13)
# Loading ./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/mgc_hls.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153(fast__14)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000064(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000066(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000149(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000079(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000080(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000067(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000084(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000085(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000068(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150(fast__1)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000089(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000090(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000069(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150(fast__2)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000094(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000095(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000070(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150(fast__3)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000099(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000100(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000071(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150(fast__4)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000104(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000105(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000072(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150(fast__5)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000109(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000110(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000073(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150(fast__6)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000114(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000115(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000074(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150(fast__7)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000119(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000120(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000075(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150(fast__8)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000124(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000125(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000076(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000077(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000078(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000002(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000003(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000151(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000005(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000149(fast__1)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000015(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000016(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000006(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000150(fast__9)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000020(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000021(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000007(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000149(fast__2)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000025(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000026(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000008(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000149(fast__3)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000030(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000031(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000009(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000149(fast__4)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000035(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000036(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000010(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000149(fast__5)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000040(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000041(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000011(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000149(fast__6)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000045(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000046(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000012(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000149(fast__7)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000050(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000051(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000013(fast)
# Loading work.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000014(fast)
# Warning: (vsim-4029) The fifo '/scverify_top/user_tb/O_data_out_data_golden'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_zero_guard_in'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_zero_guard_in'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_W_data_in_data'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_W_data_in_data'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_I_data_in_data'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_I_data_in_data'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_wait_ctrl_fifo_O_data_out_data'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_fifo_O_data_out_data'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_O_data_in_data'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_O_data_in_data'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_W_loopData_L1_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_W_loopData_L1_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_W_loopData_L1_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_W_loopData_L1_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_W_loopData_L2_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_W_loopData_L2_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_W_loopData_L2_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_W_loopData_L2_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_W_loopData_L3_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_W_loopData_L3_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_W_loopData_L3_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_W_loopData_L3_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_I_loopData_L1_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_I_loopData_L1_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_I_loopData_L1_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_I_loopData_L1_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_I_loopData_L2_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_I_loopData_L2_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_I_loopData_L2_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_I_loopData_L2_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_I_loopData_L3_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_I_loopData_L3_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_I_loopData_L3_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_I_loopData_L3_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_O_loopData_L1_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_O_loopData_L1_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_O_loopData_L1_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_O_loopData_L1_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_O_loopData_L2_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_O_loopData_L2_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_O_loopData_L2_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_O_loopData_L2_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_O_loopData_L3_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_O_loopData_L3_relevancy'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_layer_instruction_in_O_loopData_L3_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_layer_instruction_in_O_loopData_L3_bound'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Disabling STALL_FLAG toggling
# Warning: (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_staller_inst/run_wen' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top/rtl
# Warning: (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/PE/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_staller_inst/run_wen' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top/rtl
# Warning: (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_layer_instruction_in_wait_ctrl_inst/layer_instruction_in_rsci_irdy_run_sct' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top/rtl
# Warning: (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_layer_instruction_in_rsci_layer_instruction_in_wait_ctrl_inst/layer_instruction_in_rsci_ivld' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top/rtl
# Warning: (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_O_instr_L1_out_wait_ctrl_inst/O_instr_L1_out_rsci_irdy' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top/rtl
# Warning: (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L1_out_rsci_O_instr_L1_out_wait_ctrl_inst/O_instr_L1_out_rsci_ivld_run_sct' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top/rtl
# Warning: (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci_O_instr_L2_out_wait_ctrl_inst/O_instr_L2_out_rsci_irdy' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top/rtl
# Warning: (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L2_out_rsci_O_instr_L2_out_wait_ctrl_inst/O_instr_L2_out_rsci_ivld_run_sct' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top/rtl
# Warning: (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci_O_instr_L3_out_wait_ctrl_inst/O_instr_L3_out_rsci_irdy' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top/rtl
# Warning: (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_O_instr_L3_out_rsci_O_instr_L3_out_wait_ctrl_inst/O_instr_L3_out_rsci_ivld_run_sct' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top/rtl
# Warning: (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_I_instr_L1_out_wait_ctrl_inst/I_instr_L1_out_rsci_irdy' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top/rtl
# Warning: (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L1_out_rsci_I_instr_L1_out_wait_ctrl_inst/I_instr_L1_out_rsci_ivld_run_sct' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top/rtl
# Warning: (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci_I_instr_L2_out_wait_ctrl_inst/I_instr_L2_out_rsci_irdy' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top/rtl
# Warning: (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L2_out_rsci_I_instr_L2_out_wait_ctrl_inst/I_instr_L2_out_rsci_ivld_run_sct' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top/rtl
# Warning: (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci_I_instr_L3_out_wait_ctrl_inst/I_instr_L3_out_rsci_irdy' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top/rtl
# Warning: (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_I_instr_L3_out_rsci_I_instr_L3_out_wait_ctrl_inst/I_instr_L3_out_rsci_ivld_run_sct' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top/rtl
# Warning: (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_W_instr_L1_out_wait_ctrl_inst/W_instr_L1_out_rsci_irdy' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top/rtl
# Warning: (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L1_out_rsci_W_instr_L1_out_wait_ctrl_inst/W_instr_L1_out_rsci_ivld_run_sct' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top/rtl
# Warning: (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci_W_instr_L2_out_wait_ctrl_inst/W_instr_L2_out_rsci_irdy' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top/rtl
# Warning: (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L2_out_rsci_W_instr_L2_out_wait_ctrl_inst/W_instr_L2_out_rsci_ivld_run_sct' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top/rtl
# Warning: (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci_W_instr_L3_out_wait_ctrl_inst/W_instr_L3_out_rsci_irdy' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top/rtl
# Warning: (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/CCInst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci_inst/config_control_unit_5_O_addr_type_L1_O_addr_type_L2_O_addr_type_L3_I_addr_type_L1_I_addr_type_L2_I_addr_type_L3_W_addr_type_L1_W_addr_type_L2_W_addr_type_L3_run_W_instr_L3_out_rsci_W_instr_L3_out_wait_ctrl_inst/W_instr_L3_out_rsci_ivld_run_sct' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top/rtl
# Warning: (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/PE/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_inst/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_O_instr_in_wait_ctrl_inst/O_instr_in_rsci_irdy_run_sct' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top/rtl
# Warning: (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/PE/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_inst/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_O_instr_in_rsci_O_instr_in_wait_ctrl_inst/O_instr_in_rsci_ivld' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top/rtl
# Warning: (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/PE/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_inst/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_I_instr_in_wait_ctrl_inst/I_instr_in_rsci_irdy_run_sct' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top/rtl
# Warning: (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/PE/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_inst/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_I_instr_in_rsci_I_instr_in_wait_ctrl_inst/I_instr_in_rsci_ivld' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top/rtl
# Warning: (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/PE/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_inst/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_W_instr_in_wait_ctrl_inst/W_instr_in_rsci_irdy_run_sct' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top/rtl
# Warning: (vsim-3569) observe_foreign_signal : Object '/scverify_top/rtl/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000002/PE/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_inst/rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_W_instr_in_rsci_W_instr_in_wait_ctrl_inst/W_instr_in_rsci_ivld' does not exist in the design.
# Time: 0 ps  Iteration: 0  Instance: /scverify_top/rtl
# do {./Catapult/SIF/scverify/prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000_v_msim/scverify_msim_wave.tcl}
# Reading SCVerify waveform database './Catapult/SIF/scverify/ccs_wave_signals.dat'
# DUT Instance Path = /scverify_top/rtl
# Preparing to write SAIF file /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/switching_v/default.saif...
# Logging WAVE signals...
# DONE
# 0
# CCS_VCD_TIMES='0,ns,end,ns'
# Running up to VCD start time: '0 ns'
# run 0 ns
# Initilialization
# Initilialization done
# 
# Start Sofware Reference Model
# Finished Sofware Reference Model
# 
# Loading channels DUT
# 
# Finished loading channels
# Running HW instance
# SCVerify intercepting C++ function 'top<5, 32, 1, 1, O_addr_type_L1, 32, 1, 1, I_addr_type_L1, 32, 1, 1, W_addr_type_L1, 5, 288, 8, 8, O_addr_type_L2, 312, 8, 8, I_addr_type_L2, 1728, 8, 8, W_addr_type_L2, 5, 8640, 8, 8, O_addr_type_L3, 8640, 8, 8, I_addr_type_L3, 55296, 8, 8, W_addr_type_L3, O_partial_type, I_type, W_type>::run' for RTL block 'top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000'
# Info: HW reset: TLS_rst active @ 0 s
# Turning VCD on
# Continuing to VCD end time: 'end'
# run -all
# Reading output channel
# 
# Finished Reading output channel
# 
# OUTPUT FEATURE MAP (K = 1 of 10)
# --> total error:                                 0
# --> number of outputs per output feature map:    9
# --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 2 of 10)
# --> total error:                                 0
# --> number of outputs per output feature map:    9
# --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 3 of 10)
# --> total error:                                 0
# --> number of outputs per output feature map:    9
# --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 4 of 10)
# --> total error:                                 0
# --> number of outputs per output feature map:    9
# --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 5 of 10)
# --> total error:                                 0
# --> number of outputs per output feature map:    9
# --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 6 of 10)
# --> total error:                                 0
# --> number of outputs per output feature map:    9
# --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 7 of 10)
# --> total error:                                 0
# --> number of outputs per output feature map:    9
# --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 8 of 10)
# --> total error:                                 0
# --> number of outputs per output feature map:    9
# --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 9 of 10)
# --> total error:                                 0
# --> number of outputs per output feature map:    9
# --> average error:                               0
# 
# OUTPUT FEATURE MAP (K = 10 of 10)
# --> total error:                                 0
# --> number of outputs per output feature map:    9
# --> average error:                               0
# 
# 
# Testbench Finished
# Info: Execution of user-supplied C++ testbench 'main()' has completed with exit code = 0
# 
# Info: Collecting data completed
# captured 4770 values of O_data_in_data
# captured 4860 values of O_data_out_data
# captured 2445 values of I_data_in_data
# captured 545 values of W_data_in_data
# captured 4860 values of zero_guard_in
# captured 1 values of layer_instruction_in_O_loopData_L3_bound
# captured 1 values of layer_instruction_in_O_loopData_L3_relevancy
# captured 1 values of layer_instruction_in_O_loopData_L2_bound
# captured 1 values of layer_instruction_in_O_loopData_L2_relevancy
# captured 1 values of layer_instruction_in_O_loopData_L1_bound
# captured 1 values of layer_instruction_in_O_loopData_L1_relevancy
# captured 1 values of layer_instruction_in_I_loopData_L3_bound
# captured 1 values of layer_instruction_in_I_loopData_L3_relevancy
# captured 1 values of layer_instruction_in_I_loopData_L2_bound
# captured 1 values of layer_instruction_in_I_loopData_L2_relevancy
# captured 1 values of layer_instruction_in_I_loopData_L1_bound
# captured 1 values of layer_instruction_in_I_loopData_L1_relevancy
# captured 1 values of layer_instruction_in_W_loopData_L3_bound
# captured 1 values of layer_instruction_in_W_loopData_L3_relevancy
# captured 1 values of layer_instruction_in_W_loopData_L2_bound
# captured 1 values of layer_instruction_in_W_loopData_L2_relevancy
# captured 1 values of layer_instruction_in_W_loopData_L1_bound
# captured 1 values of layer_instruction_in_W_loopData_L1_relevancy
# Info: scverify_top/user_tb: Simulation completed
# 
# Checking results
# 'O_data_out_data'
# capture count        = 4860
# comparison count     = 4860
# ignore count         = 0
# error count          = 0
# stuck in dut fifo    = 0
# stuck in golden fifo = 0
# 
# Info: scverify_top/user_tb: Simulation PASSED @ 48686 ns
# Info: (vsim-6574) SystemC simulation stopped by user.
# Turning VCD off and flushing
# Using vcd2saif to convert VCD to SAIF in verilog mode
# Info: scverify_top/Monitor: runs with constant clock period 10 ns
# End time: 11:46:14 on Jul 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 75, Suppressed Warnings: 2
# Info: SCVerify complete for use mode default
# Info: Completed transformation 'switching' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2': elapsed time 13.63 seconds, memory usage 1822496kB, peak memory usage 1822528kB (SOL-9)
# Info: Design complexity at end of 'switching': Total ops = 3402, Real ops = 1911, Vars = 1568 (SOL-21)
flow run /PowerAnalysis/report_pre_pwropt_Verilog
# Warning: No Power USE_MODEs defined - using default
# Setting the currently running product to PowerPro CG. (APP-SCP)
# 	License daemon :	mgcld
# 	License file :		
# 	Following are the checked out license features :
# 		PProBase PProAnalysis PProCGopt PProWriteRTL
# PowerPro-10.3c_2/849904   (Jan 10 2020)  linux64  P2001101230
# 
# 17
# 
# Info: Configuring for iterative write_rtl
# Info: Disabling numerical solvers
# Setting the operating condition 'typical' from the library 'NangateOpenCellLibrary' as the active 'operating_condition' for the design. Specifying the values for process as '1', temperature as '25' and voltage as '1.1'. Use the 'set_operating_condition' command to explicitly specify the default operating condition. (PPRO-SOC)
# Library "/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/nangate/nangate45nm_nldm.lib" read successfully. (CDBL-LRS)
# PowerPro process is using 59 MB, peak 95 MB, and 1 seconds [+59MB, +95MB, +1s] @ Tue Jul 13 11:46:20 2021 (UI-STATS)
# Info: Reading file './prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000001.v' into library 'work'
# Please refer to /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/calypto_pre_pwropt_v/build_design.log for a comprehensive list of messages and warnings issued in build_design. These may provide hints for debugging issues (if any) related to performance, potential out of bound accesses etc. (UI-BDLM)
# 
#                   (Subsequent repetitions of this message will be suppressed.
#                    Use 'enable_msg UI-BDLM' to show all repetitions.)
# 
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 97 MB, peak 100 MB, and 1 seconds [+38MB, +5MB, +0s] @ Tue Jul 13 11:46:20 2021 (UI-STATS)
# 
# Info: Reading file './prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000003.v' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 97 MB, peak 100 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:20 2021 (UI-STATS)
# 
# Info: Reading file './prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005.v' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 97 MB, peak 100 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:20 2021 (UI-STATS)
# 
# Info: Reading file './prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000007.v' into library 'mgc_hls'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 97 MB, peak 100 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:20 2021 (UI-STATS)
# 
# Info: Reading file './prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000009.v' into library 'mgc_hls'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 97 MB, peak 100 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:20 2021 (UI-STATS)
# 
# Info: Reading file './prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_1.v' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 97 MB, peak 101 MB, and 1 seconds [+0MB, +1MB, +0s] @ Tue Jul 13 11:46:20 2021 (UI-STATS)
# 
# Info: Reading file './prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_2.v' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 97 MB, peak 102 MB, and 1 seconds [+0MB, +1MB, +0s] @ Tue Jul 13 11:46:20 2021 (UI-STATS)
# 
# Info: Reading file './prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_3.v' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 97 MB, peak 102 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:20 2021 (UI-STATS)
# 
# Info: Reading file './prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_4.v' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 97 MB, peak 102 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:20 2021 (UI-STATS)
# 
# Info: Reading file './prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_5.v' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 98 MB, peak 102 MB, and 1 seconds [+1MB, +0MB, +0s] @ Tue Jul 13 11:46:20 2021 (UI-STATS)
# 
# Info: Reading file './prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000.v' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 100 MB, peak 104 MB, and 1 seconds [+2MB, +2MB, +0s] @ Tue Jul 13 11:46:20 2021 (UI-STATS)
# 
# Linking the 'work' design library. (CPT-LDF)
# RTL design files dump enabled. (CPT-RDFD)
# PowerPro process is using 123 MB, peak 156 MB, and 1 seconds [+23MB, +52MB, +0s] @ Tue Jul 13 11:46:21 2021 (UI-STATS)
# 
# PowerPro process is using 123 MB, peak 156 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:21 2021 (UI-STATS)
# 
# 1
# 
# Synthesizing the 'work' design library. (CPT-STN)
# Setting 'top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000' as the top module of the 'work' design library. (CDB-STH)
# Finished synthesizing the 'work' design library. (CPT-FBD)
# PowerPro process is using 87 MB, peak 156 MB, and 2 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:21 2021 (UI-STATS)
# 
# Setting the operating condition 'typical' from the library 'NangateOpenCellLibrary' as the active 'operating_condition' for the design. Specifying the values for process as '1', temperature as '25' and voltage as '1.1'. Use the 'set_operating_condition' command to explicitly specify the default operating condition. (PPRO-SOC)
# Storing constraint for command 'set_wire_load_mode', to be applied later in the flow. (PPRO-WLCS)
# Created a clock with name 'CLOCKclk' on port 'clk'. (STA-SCCOP)
# Info: Top RTL instance path 'scverify_top/rtl' determined from reading SAIF file (Type1)
# Reading SAIF File : "/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/switching_v/default.saif". (PA-PRSF)
# Start instance in Saif file : scverify_top.rtl. Start design instance : Top Level Module (PA-PSSIN)
#  (PA-RSS)
#                   ------------------------------------------------------------
#                   Total Primary Inputs/Inouts            : 542 (100%)
#                   Asserted Primary Inputs/Inouts         : 542 (100%)
#                   ------------------------------------------------------------
#                   Total Flop Outputs                     : 3447 (100%)
#                   Asserted Flop Outputs                  : 3447 (100%)
#                   Asserted Flop Clock Ports              : 3447 (100%)
#                   Total CGIC Output Ports                : 0 (0%)
#                   Asserted CGIC Output Ports             : 0 (0%)
#                   ------------------------------------------------------------
#                   Total Memories                         : 0 (0%)
#                   Memories With All Inputs Asserted      : 0 (0%)
#                   Memories With All Outputs Asserted     : 0 (0%)
#                   Memories With All Clock Ports Asserted : 0 (0%)
#                   ------------------------------------------------------------
#                   Total Data Path Operators                    : 7 (100%)
#                   Total Data Path Operators with Any Input User Net : 7 (100%)
#                   Data Path Operators With All Inputs Asserted : 7 (100%)
#                   Total Data Path Operators with Any Output User Net: 7 (100%)
#                   Data Path Operators With All Outputs Asserted: 7 (100%)
#                   ------------------------------------------------------------
#                   Total IO Pad Cells                    : 0 (0%)
#                   IO Pad Cells With All Inputs Asserted : 0 (0%)
#                   IO Pad Cells With All Outputs Asserted: 0 (0%)
#                   ------------------------------------------------------------
#                   Total Nets                             : 17459 (100%)
#                   User Nets                              : 7424 (42.52%)
#                   Asserted User Nets                     : 7424 (100%)
#                   ------------------------------------------------------------
# 
# Clock tree fanout is set to 16. (PPRO-CCTFV)
# Clock tree final_buffer_fanout is set to 32. (PPRO-CCTFV)
# Clock tree root_buffer_fanout is set to 8. (PPRO-CCTFV)
# Clock tree buffer is set to BUF_X2. (PPRO-CCTFV)
# Clock tree final_buffer is set to BUF_X2. (PPRO-CCTFV)
# Clock tree root_buffer is set to BUF_X2. (PPRO-CCTFV)
# Clock tree configuration is saved for power analysis. (PPRO-CTC)
# 10.3c_2
# 
# Info: Report Power PPRO VERSION '10.3c_2'
# Prototyping 'top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000'. (PPRO-SGO)
# PowerPro process is using 100 MB, peak 172 MB, and 3 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:22 2021 (UI-STATS)
# Setting wireload_mode to top, previously it was none. (PPRO-SWLM)
# Flops marked with the dont-optimize constraint: 0(0.00%) (PPRO-FWDO)
# Signals marked with the stability dont-use constraint: 0(0.00%) Signals marked with the observability dont-use constraint: 0(0.00%) (PPRO-SWDU)
# Total "0" 2-Flop synchronizers found in design. (SCHEME-TSF)
# Reset hierarchy instance name is modified from 'top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000_powerpro_reset_inst' to 'top_5_32_1_1_O_addr_type_L1_32_1_1_I_add' to honor STARC instance naming guidelines. (PPRO-RMISN)
# Finished prototyping. (PPRO-EGO)
# Design statistics after prototyping are as follows: (PPRO-GSF)
# 
#  (PPRO-PST)
#                   --------------------------------------------------------------
#                   Total Flops                                      :   3447(100%)   
#                   Total Data Latches                               :      0(0.00%)  
#                   Always ON Flops                                  :     19(0.5512%)
#                   Enabled Flops                                    :   3428(99.45%) 
#                       Combinational Enabled Flops                  :   3428(99.45%) 
#                       CGIC Enabled Flops                           :      0(0.00%)  
#                   Clock Gating Efficiency                          :        90.67%   
#                   --------------------------------------------------------------
# 
# Total number of dead flops are: 1234. (PPRO-NODF)
# Total number of flops with efficiency in the range of [95.00% - 98.99%]: 277(8.04%). (PPRO-SCEF)
# Total number of flops with efficiency in the range of [99.00% - 99.99%]: 2822(81.87%). (PPRO-SCEF)
# Total number of flops with efficiency 100%: 0(0%). (PPRO-SFEFC)
# Design characteristics can be viewed from: '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/calypto_pre_pwropt_v/characteristics.log' (PPRO-GDSF)
# Information about register arrays, gray boxes, data latches and dead flops can be viewed from: '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/calypto_pre_pwropt_v/detail_characteristics.log' (PPRO-GDC)
# { Stage PROTO_SEQ_POWER START_RUNTIME } { Stats 'PowerPro process is using 114 MB, peak 172 MB, and 5 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:24 2021' } (PPRO-SSSIA)
# Starting memory, register and sequential power computation. (PA-ISPC)
# Number of clock-gated flip-flops during power estimation : 3390 (98.35%) (OPT-ENGF)
# Finished memory, register and sequential power computation. (PA-SPCD)
# { Stage PROTO_SEQ_POWER END_RUNTIME } { Stats 'PowerPro process is using 121 MB, peak 172 MB, and 5 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:25 2021' } (PPRO-SSSIA)
# PowerPro process is using 121 MB, peak 172 MB, and 5 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:25 2021 (UI-STATS)
# 
# Writing verification script '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/calypto_pre_pwropt_v/self_verify/self_verify_script.tcl'. (PPRO-WSSB)
# The debugging information for the stage "prototype_design" has been written to the "/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/calypto_pre_pwropt_v/opt_technician.log" file. To see hints for debugging your setup at respective stages, refer the log file. (PPRO-OTRD)
# PowerPro process is using 122 MB, peak 172 MB, and 6 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:26 2021 (UI-STATS)
# 
# Starting memory, register and sequential power computation. (PA-ISPC)
# Scaling factors for cell leakage power in the .lib file are missing or have a '0' value. Leakage power numbers will be used as-is. (PA-NLSF)
# 
#                   (Subsequent repetitions of this message will be suppressed.
#                    Use 'enable_msg PA-NLSF' to show all repetitions.)
# 
# Finished clock tree synthesis. (PPRO-CTSF)
# Finished memory, register and sequential power computation. (PA-SPCD)
# Starting combinational power computation. (PA-ICPC)
# Finished combinational power computation. (PA-CPCD)
# Generating power summary report. (PPRO-PES)
# +-----------------------------------------------------------------------------------+
# |                                                                                   |
# | Generated by PowerPro-10.3c_2/849904   (Jan 10 2020)  linux64  P2001101230        |
# | on Tue Jul 13 11:46:35 2021.                                                      |
# |                                                                                   |
# | This document may be used and distributed without restriction provided that       |
# | this copyright statement is not removed from the file and that any derivative     |
# | work contains this copyright notice.                                              |
# |                                                                                   |
# +-----------------------------------------------------------------------------------+
# 
# Library(s) Used:
#   NangateOpenCellLibrary
# 
# 
# Operating Conditions    : typical
# Wireload Mode           : top
#   ---------------------------------------------------------------------------------------------------------------------------
#   Design                    | Target Libraries        | Voltage | Wireload Model  | Library for Wireload | VTH Distribution 
#   ---------------------------------------------------------------------------------------------------------------------------
#   top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000  All                       1.1       5K_hvratio_1_1    NangateOpenCellLibrary                                                    
#   top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000000  All                       1.1       5K_hvratio_1_1    NangateOpenCellLibrary                                                    
# 
#   ---------------------------------------------------------------------------------------------------------------------------
# 
# Global Operating Voltage = 1.1
# Power-specific unit information:
#   Voltage Units         = 1V
#   Capacitance Units     = 1ff
#   Time Units            = 1ns
#   Switching Power Units = 1uW
#   Dynamic Power Units   = 1uW
#   Leakage Power Units   = 1uW
# 
# Scaling Factor :
#   N/A
# 
# 
# Power Group Description: 
#   ----------------------------------------------------------------------------------------------------
#   Power Group           |  Description
#   ----------------------------------------------------------------------------------------------------
#   io_pad                |  Specifies power consumption for all input-output pads in the design.
#   memory                |  Specifies power consumption for all identified memory objects.
#   black_box             |  Specifies power consumption for all black box objects.
#   register              |  Specifies power consumption for all flop and data latch objects.
#   combinational         |  Specifies power consumption for all combinational gate objects which
#                         |  are not part of clock network.
#   sequential            |  Specifies power consumption for all CGIC and clock network latch objects 
#                         |  (only if global pa_clock_network_include_cgics is set as 0).
#   clock_network         |  Specifies power consumption for all objects which are part of clock 
#                         |  network. CGIC and latch power is excluded if global pa_clock_network_include_cgics 
#                         |  is set as 0.
#   total                 |  Specifies the total power of the design.
#   ----------------------------------------------------------------------------------------------------
# 
# Power Summary Report
# -------------------------------------------------------------------------------------------------------------------------------------
# Power Group    Count          Leakage Power(uW)     Internal Power(uW)    Switching Power(uW)   Total Power(uW)       Percentage(%)  
# -------------------------------------------------------------------------------------------------------------------------------------
# io_pad         0              0                     0                     0                     0                     0%             
# memory         0              0                     0                     0                     0                     0%             
# black_box      0              0                     0                     0                     0                     0%             
# register       3447           273.411               271.393               7.55348               552.358               48.01%         
# combinational  10043          245.707               59.5821               83.2026               388.492               33.77%         
# sequential     0              0                     0                     0                     0                     0%             
# clock_network  194            8.56752               91.9687               109.145               209.682               18.22%         
# total          13684          527.686               422.944               199.901               1150.53               100%           
# 
# PowerPro process is using 128 MB, peak 198 MB, and 15 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:35 2021 (UI-STATS)
# 
# Report written to file '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/power.rpt'
flow run /PowerAnalysis/report_pre_pwropt_VHDL
# Warning: No Power USE_MODEs defined - using default
# Setting the currently running product to PowerPro CG. (APP-SCP)
# 	License daemon :	mgcld
# 	License file :		
# 	Following are the checked out license features :
# 		PProBase PProAnalysis PProCGopt PProWriteRTL
# PowerPro-10.3c_2/849904   (Jan 10 2020)  linux64  P2001101230
# 
# 17
# 
# Info: Configuring for iterative write_rtl
# Info: Disabling numerical solvers
# Setting the operating condition 'typical' from the library 'NangateOpenCellLibrary' as the active 'operating_condition' for the design. Specifying the values for process as '1', temperature as '25' and voltage as '1.1'. Use the 'set_operating_condition' command to explicitly specify the default operating condition. (PPRO-SOC)
# Library "/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/nangate/nangate45nm_nldm.lib" read successfully. (CDBL-LRS)
# PowerPro process is using 59 MB, peak 95 MB, and 1 seconds [+59MB, +95MB, +1s] @ Tue Jul 13 11:46:37 2021 (UI-STATS)
# Info: Reading file './prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000001.vhd' into library 'mgc_hls'
# Please refer to /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/calypto_pre_pwropt_vhdl/build_design.log for a comprehensive list of messages and warnings issued in build_design. These may provide hints for debugging issues (if any) related to performance, potential out of bound accesses etc. (UI-BDLM)
# 
#                   (Subsequent repetitions of this message will be suppressed.
#                    Use 'enable_msg UI-BDLM' to show all repetitions.)
# 
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 108 MB, peak 110 MB, and 1 seconds [+49MB, +15MB, +0s] @ Tue Jul 13 11:46:38 2021 (UI-STATS)
# 
# Info: Reading file './prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000003.vhd' into library 'mgc_hls'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 108 MB, peak 110 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:38 2021 (UI-STATS)
# 
# Info: Reading file './prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005.vhdl' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 108 MB, peak 110 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:38 2021 (UI-STATS)
# 
# Info: Reading file './prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000007.vhd' into library 'mgc_hls'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 108 MB, peak 110 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:38 2021 (UI-STATS)
# 
# Info: Reading file './prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000009.vhd' into library 'mgc_hls'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 108 MB, peak 110 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:38 2021 (UI-STATS)
# 
# Info: Reading file './prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_1.vhdl' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 108 MB, peak 110 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:38 2021 (UI-STATS)
# 
# Info: Reading file './prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_2.vhdl' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 108 MB, peak 110 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:38 2021 (UI-STATS)
# 
# Info: Reading file './prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_3.vhdl' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 108 MB, peak 110 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:38 2021 (UI-STATS)
# 
# Info: Reading file './prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_4.vhdl' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 108 MB, peak 110 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:38 2021 (UI-STATS)
# 
# Info: Reading file './prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000005_5.vhdl' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 108 MB, peak 110 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:38 2021 (UI-STATS)
# 
# Info: Reading file './prepwr_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_p000000.vhdl' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 108 MB, peak 110 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:38 2021 (UI-STATS)
# 
# Linking the 'work' design library. (CPT-LDF)
# RTL design files dump enabled. (CPT-RDFD)
# PowerPro process is using 125 MB, peak 171 MB, and 2 seconds [+17MB, +61MB, +1s] @ Tue Jul 13 11:46:39 2021 (UI-STATS)
# 
# PowerPro process is using 125 MB, peak 171 MB, and 2 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:39 2021 (UI-STATS)
# 
# 1
# 
# Synthesizing the 'work' design library. (CPT-STN)
# Setting 'top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000' as the top module of the 'work' design library. (CDB-STH)
# Finished synthesizing the 'work' design library. (CPT-FBD)
# PowerPro process is using 89 MB, peak 171 MB, and 2 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:39 2021 (UI-STATS)
# 
# Setting the operating condition 'typical' from the library 'NangateOpenCellLibrary' as the active 'operating_condition' for the design. Specifying the values for process as '1', temperature as '25' and voltage as '1.1'. Use the 'set_operating_condition' command to explicitly specify the default operating condition. (PPRO-SOC)
# Storing constraint for command 'set_wire_load_mode', to be applied later in the flow. (PPRO-WLCS)
# Created a clock with name 'CLOCKclk' on port 'clk'. (STA-SCCOP)
# Info: Top RTL instance path 'scverify_top/rtl' determined from reading SAIF file (Type1)
# Reading SAIF File : "/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/switching_vhdl/default.saif". (PA-PRSF)
# Start instance in Saif file : scverify_top.rtl. Start design instance : Top Level Module (PA-PSSIN)
#  (PA-RSS)
#                   ------------------------------------------------------------
#                   Total Primary Inputs/Inouts            : 542 (100%)
#                   Asserted Primary Inputs/Inouts         : 542 (100%)
#                   ------------------------------------------------------------
#                   Total Flop Outputs                     : 3447 (100%)
#                   Asserted Flop Outputs                  : 3443 (99.88%)
#                   Asserted Flop Clock Ports              : 3447 (100%)
#                   Total CGIC Output Ports                : 0 (0%)
#                   Asserted CGIC Output Ports             : 0 (0%)
#                   ------------------------------------------------------------
#                   Total Memories                         : 0 (0%)
#                   Memories With All Inputs Asserted      : 0 (0%)
#                   Memories With All Outputs Asserted     : 0 (0%)
#                   Memories With All Clock Ports Asserted : 0 (0%)
#                   ------------------------------------------------------------
#                   Total Data Path Operators                    : 7 (100%)
#                   Total Data Path Operators with Any Input User Net : 7 (100%)
#                   Data Path Operators With All Inputs Asserted : 7 (100%)
#                   Total Data Path Operators with Any Output User Net: 7 (100%)
#                   Data Path Operators With All Outputs Asserted: 7 (100%)
#                   ------------------------------------------------------------
#                   Total IO Pad Cells                    : 0 (0%)
#                   IO Pad Cells With All Inputs Asserted : 0 (0%)
#                   IO Pad Cells With All Outputs Asserted: 0 (0%)
#                   ------------------------------------------------------------
#                   Total Nets                             : 17398 (100%)
#                   User Nets                              : 7850 (45.12%)
#                   Asserted User Nets                     : 7843 (99.91%)
#                   ------------------------------------------------------------
# 
# Clock tree fanout is set to 16. (PPRO-CCTFV)
# Clock tree final_buffer_fanout is set to 32. (PPRO-CCTFV)
# Clock tree root_buffer_fanout is set to 8. (PPRO-CCTFV)
# Clock tree buffer is set to BUF_X2. (PPRO-CCTFV)
# Clock tree final_buffer is set to BUF_X2. (PPRO-CCTFV)
# Clock tree root_buffer is set to BUF_X2. (PPRO-CCTFV)
# Clock tree configuration is saved for power analysis. (PPRO-CTC)
# 10.3c_2
# 
# Info: Report Power PPRO VERSION '10.3c_2'
# Prototyping 'top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000'. (PPRO-SGO)
# PowerPro process is using 102 MB, peak 187 MB, and 3 seconds [+1MB, +0MB, +0s] @ Tue Jul 13 11:46:40 2021 (UI-STATS)
# Setting wireload_mode to top, previously it was none. (PPRO-SWLM)
# Flops marked with the dont-optimize constraint: 0(0.00%) (PPRO-FWDO)
# Signals marked with the stability dont-use constraint: 0(0.00%) Signals marked with the observability dont-use constraint: 0(0.00%) (PPRO-SWDU)
# Total "0" 2-Flop synchronizers found in design. (SCHEME-TSF)
# Reset hierarchy instance name is modified from 'top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000_powerpro_reset_inst' to 'top_5_32_1_1_O_addr_type_L1_32_1_1_I_add' to honor STARC instance naming guidelines. (PPRO-RMISN)
# Finished prototyping. (PPRO-EGO)
# Design statistics after prototyping are as follows: (PPRO-GSF)
# 
#  (PPRO-PST)
#                   --------------------------------------------------------------
#                   Total Flops                                      :   3447(100%)   
#                   Total Data Latches                               :      0(0.00%)  
#                   Always ON Flops                                  :     19(0.5512%)
#                   Enabled Flops                                    :   3428(99.45%) 
#                       Combinational Enabled Flops                  :   3428(99.45%) 
#                       CGIC Enabled Flops                           :      0(0.00%)  
#                   Clock Gating Efficiency                          :        90.67%   
#                   --------------------------------------------------------------
# 
# Total number of dead flops are: 1234. (PPRO-NODF)
# Total number of flops with efficiency in the range of [95.00% - 98.99%]: 277(8.04%). (PPRO-SCEF)
# Total number of flops with efficiency in the range of [99.00% - 99.99%]: 2822(81.87%). (PPRO-SCEF)
# Total number of flops with efficiency 100%: 0(0%). (PPRO-SFEFC)
# Design characteristics can be viewed from: '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/calypto_pre_pwropt_vhdl/characteristics.log' (PPRO-GDSF)
# Information about register arrays, gray boxes, data latches and dead flops can be viewed from: '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/calypto_pre_pwropt_vhdl/detail_characteristics.log' (PPRO-GDC)
# { Stage PROTO_SEQ_POWER START_RUNTIME } { Stats 'PowerPro process is using 116 MB, peak 187 MB, and 5 seconds [-1MB, +0MB, +0s] @ Tue Jul 13 11:46:42 2021' } (PPRO-SSSIA)
# Starting memory, register and sequential power computation. (PA-ISPC)
# Number of clock-gated flip-flops during power estimation : 3390 (98.35%) (OPT-ENGF)
# Finished memory, register and sequential power computation. (PA-SPCD)
# { Stage PROTO_SEQ_POWER END_RUNTIME } { Stats 'PowerPro process is using 123 MB, peak 187 MB, and 6 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:43 2021' } (PPRO-SSSIA)
# PowerPro process is using 123 MB, peak 187 MB, and 6 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:43 2021 (UI-STATS)
# 
# Writing verification script '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/calypto_pre_pwropt_vhdl/self_verify/self_verify_script.tcl'. (PPRO-WSSB)
# The debugging information for the stage "prototype_design" has been written to the "/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/calypto_pre_pwropt_vhdl/opt_technician.log" file. To see hints for debugging your setup at respective stages, refer the log file. (PPRO-OTRD)
# PowerPro process is using 125 MB, peak 187 MB, and 6 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:44 2021 (UI-STATS)
# 
# Starting memory, register and sequential power computation. (PA-ISPC)
# Scaling factors for cell leakage power in the .lib file are missing or have a '0' value. Leakage power numbers will be used as-is. (PA-NLSF)
# 
#                   (Subsequent repetitions of this message will be suppressed.
#                    Use 'enable_msg PA-NLSF' to show all repetitions.)
# 
# Finished clock tree synthesis. (PPRO-CTSF)
# Finished memory, register and sequential power computation. (PA-SPCD)
# Starting combinational power computation. (PA-ICPC)
# Finished combinational power computation. (PA-CPCD)
# Generating power summary report. (PPRO-PES)
# +-----------------------------------------------------------------------------------+
# |                                                                                   |
# | Generated by PowerPro-10.3c_2/849904   (Jan 10 2020)  linux64  P2001101230        |
# | on Tue Jul 13 11:46:53 2021.                                                      |
# |                                                                                   |
# | This document may be used and distributed without restriction provided that       |
# | this copyright statement is not removed from the file and that any derivative     |
# | work contains this copyright notice.                                              |
# |                                                                                   |
# +-----------------------------------------------------------------------------------+
# 
# Library(s) Used:
#   NangateOpenCellLibrary
# 
# 
# Operating Conditions    : typical
# Wireload Mode           : top
#   ---------------------------------------------------------------------------------------------------------------------------
#   Design                    | Target Libraries        | Voltage | Wireload Model  | Library for Wireload | VTH Distribution 
#   ---------------------------------------------------------------------------------------------------------------------------
#   top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000  All                       1.1       5K_hvratio_1_1    NangateOpenCellLibrary                                                    
#   top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000000  All                       1.1       5K_hvratio_1_1    NangateOpenCellLibrary                                                    
# 
#   ---------------------------------------------------------------------------------------------------------------------------
# 
# Global Operating Voltage = 1.1
# Power-specific unit information:
#   Voltage Units         = 1V
#   Capacitance Units     = 1ff
#   Time Units            = 1ns
#   Switching Power Units = 1uW
#   Dynamic Power Units   = 1uW
#   Leakage Power Units   = 1uW
# 
# Scaling Factor :
#   N/A
# 
# 
# Power Group Description: 
#   ----------------------------------------------------------------------------------------------------
#   Power Group           |  Description
#   ----------------------------------------------------------------------------------------------------
#   io_pad                |  Specifies power consumption for all input-output pads in the design.
#   memory                |  Specifies power consumption for all identified memory objects.
#   black_box             |  Specifies power consumption for all black box objects.
#   register              |  Specifies power consumption for all flop and data latch objects.
#   combinational         |  Specifies power consumption for all combinational gate objects which
#                         |  are not part of clock network.
#   sequential            |  Specifies power consumption for all CGIC and clock network latch objects 
#                         |  (only if global pa_clock_network_include_cgics is set as 0).
#   clock_network         |  Specifies power consumption for all objects which are part of clock 
#                         |  network. CGIC and latch power is excluded if global pa_clock_network_include_cgics 
#                         |  is set as 0.
#   total                 |  Specifies the total power of the design.
#   ----------------------------------------------------------------------------------------------------
# 
# Power Summary Report
# -------------------------------------------------------------------------------------------------------------------------------------
# Power Group    Count          Leakage Power(uW)     Internal Power(uW)    Switching Power(uW)   Total Power(uW)       Percentage(%)  
# -------------------------------------------------------------------------------------------------------------------------------------
# io_pad         0              0                     0                     0                     0                     0%             
# memory         0              0                     0                     0                     0                     0%             
# black_box      0              0                     0                     0                     0                     0%             
# register       3447           273.409               271.402               7.55344               552.364               47.93%         
# combinational  10030          244.944               61.7062               83.8488               390.499               33.88%         
# sequential     0              0                     0                     0                     0                     0%             
# clock_network  194            8.56752               91.9682               109.143               209.679               18.19%         
# total          13671          526.92                425.076               200.546               1152.54               100%           
# 
# PowerPro process is using 131 MB, peak 203 MB, and 16 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:46:54 2021 (UI-STATS)
# 
# Report written to file '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/power.rpt'
go power
# Info: Starting transformation 'power' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2' (SOL-8)
# Netlist written to file 'power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.vhdl' (NET-4)
# Setting the currently running product to PowerPro CG. (APP-SCP)
# 	License daemon :	mgcld
# 	License file :		
# 	Following are the checked out license features :
# 		PProBase PProAnalysis PProCGopt PProWriteRTL
# Warning: Flow option /Novas/NOVAS_INST_DIR setting '$VERDI_HOME' not resolved. Check environment.
# PowerPro-10.3c_2/849904   (Jan 10 2020)  linux64  P2001101230
# 
# 17
# 
# Info: Configuring for iterative write_rtl
# Info: Disabling numerical solvers
# Setting the operating condition 'typical' from the library 'NangateOpenCellLibrary' as the active 'operating_condition' for the design. Specifying the values for process as '1', temperature as '25' and voltage as '1.1'. Use the 'set_operating_condition' command to explicitly specify the default operating condition. (PPRO-SOC)
# Library "/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/nangate/nangate45nm_nldm.lib" read successfully. (CDBL-LRS)
# PowerPro process is using 59 MB, peak 95 MB, and 1 seconds [+59MB, +95MB, +1s] @ Tue Jul 13 11:47:39 2021 (UI-STATS)
# Info: Reading file '/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/cds_ppro/rls/platform/common/powerpro/powerpro_cg_package.vhd' into library 'calypto_lib'
# Please refer to /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/calypto_opt_vhdl/build_design.log for a comprehensive list of messages and warnings issued in build_design. These may provide hints for debugging issues (if any) related to performance, potential out of bound accesses etc. (UI-BDLM)
# 
#                   (Subsequent repetitions of this message will be suppressed.
#                    Use 'enable_msg UI-BDLM' to show all repetitions.)
# 
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 108 MB, peak 110 MB, and 1 seconds [+49MB, +15MB, +0s] @ Tue Jul 13 11:47:39 2021 (UI-STATS)
# 
# Info: Reading file './top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000024_enLogic.vhd' into library 'calypto_lib'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 108 MB, peak 110 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:47:39 2021 (UI-STATS)
# 
# Info: Reading file './power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000001.vhd' into library 'mgc_hls'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 108 MB, peak 110 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:47:39 2021 (UI-STATS)
# 
# Info: Reading file './power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000003.vhd' into library 'mgc_hls'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 108 MB, peak 110 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:47:39 2021 (UI-STATS)
# 
# Info: Reading file './power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005.vhdl' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 108 MB, peak 110 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:47:39 2021 (UI-STATS)
# 
# Info: Reading file './power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000007.vhd' into library 'mgc_hls'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 108 MB, peak 110 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:47:39 2021 (UI-STATS)
# 
# Info: Reading file './power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000009.vhd' into library 'mgc_hls'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 108 MB, peak 110 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:47:39 2021 (UI-STATS)
# 
# Info: Reading file './power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_1.vhdl' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 108 MB, peak 110 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:47:39 2021 (UI-STATS)
# 
# Info: Reading file './power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_2.vhdl' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 108 MB, peak 110 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:47:39 2021 (UI-STATS)
# 
# Info: Reading file './power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_3.vhdl' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 108 MB, peak 110 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:47:39 2021 (UI-STATS)
# 
# Info: Reading file './power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_4.vhdl' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 108 MB, peak 110 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:47:39 2021 (UI-STATS)
# 
# Info: Reading file './power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_5.vhdl' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 108 MB, peak 110 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:47:39 2021 (UI-STATS)
# 
# Info: Reading file './power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.vhdl' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 108 MB, peak 110 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:47:39 2021 (UI-STATS)
# 
# Linking the 'work' design library. (CPT-LDF)
# RTL design files dump enabled. (CPT-RDFD)
# PowerPro process is using 126 MB, peak 171 MB, and 2 seconds [+18MB, +61MB, +1s] @ Tue Jul 13 11:47:40 2021 (UI-STATS)
# 
# PowerPro process is using 126 MB, peak 171 MB, and 2 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:47:40 2021 (UI-STATS)
# 
# 1
# 
# Synthesizing the 'work' design library. (CPT-STN)
# Setting 'top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000' as the top module of the 'work' design library. (CDB-STH)
# Finished synthesizing the 'work' design library. (CPT-FBD)
# PowerPro process is using 89 MB, peak 171 MB, and 2 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:47:40 2021 (UI-STATS)
# 
# Setting the operating condition 'typical' from the library 'NangateOpenCellLibrary' as the active 'operating_condition' for the design. Specifying the values for process as '1', temperature as '25' and voltage as '1.1'. Use the 'set_operating_condition' command to explicitly specify the default operating condition. (PPRO-SOC)
# Storing constraint for command 'set_wire_load_mode', to be applied later in the flow. (PPRO-WLCS)
# Created a clock with name 'CLOCKclk' on port 'clk'. (STA-SCCOP)
# Warning: No Power USE_MODEs defined - using default
# Info: Top RTL instance path 'scverify_top/rtl' determined from reading SAIF file (Type1)
# Reading SAIF File : "/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/switching_vhdl/default.saif". (PA-PRSF)
# Start instance in Saif file : scverify_top.rtl. Start design instance : Top Level Module (PA-PSSIN)
#  (PA-RSS)
#                   ------------------------------------------------------------
#                   Total Primary Inputs/Inouts            : 542 (100%)
#                   Asserted Primary Inputs/Inouts         : 542 (100%)
#                   ------------------------------------------------------------
#                   Total Flop Outputs                     : 3447 (100%)
#                   Asserted Flop Outputs                  : 3443 (99.88%)
#                   Asserted Flop Clock Ports              : 3447 (100%)
#                   Total CGIC Output Ports                : 0 (0%)
#                   Asserted CGIC Output Ports             : 0 (0%)
#                   ------------------------------------------------------------
#                   Total Memories                         : 0 (0%)
#                   Memories With All Inputs Asserted      : 0 (0%)
#                   Memories With All Outputs Asserted     : 0 (0%)
#                   Memories With All Clock Ports Asserted : 0 (0%)
#                   ------------------------------------------------------------
#                   Total Data Path Operators                    : 7 (100%)
#                   Total Data Path Operators with Any Input User Net : 7 (100%)
#                   Data Path Operators With All Inputs Asserted : 7 (100%)
#                   Total Data Path Operators with Any Output User Net: 7 (100%)
#                   Data Path Operators With All Outputs Asserted: 7 (100%)
#                   ------------------------------------------------------------
#                   Total IO Pad Cells                    : 0 (0%)
#                   IO Pad Cells With All Inputs Asserted : 0 (0%)
#                   IO Pad Cells With All Outputs Asserted: 0 (0%)
#                   ------------------------------------------------------------
#                   Total Nets                             : 17398 (100%)
#                   User Nets                              : 7850 (45.12%)
#                   Asserted User Nets                     : 7843 (99.91%)
#                   ------------------------------------------------------------
# 
# Clock tree fanout is set to 16. (PPRO-CCTFV)
# Clock tree final_buffer_fanout is set to 32. (PPRO-CCTFV)
# Clock tree root_buffer_fanout is set to 8. (PPRO-CCTFV)
# Clock tree buffer is set to BUF_X2. (PPRO-CCTFV)
# Clock tree final_buffer is set to BUF_X2. (PPRO-CCTFV)
# Clock tree root_buffer is set to BUF_X2. (PPRO-CCTFV)
# Clock tree configuration is saved for power analysis. (PPRO-CTC)
# Prototyping 'top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000'. (PPRO-SGO)
# PowerPro process is using 102 MB, peak 187 MB, and 3 seconds [+1MB, +0MB, +0s] @ Tue Jul 13 11:47:42 2021 (UI-STATS)
# Setting wireload_mode to top, previously it was none. (PPRO-SWLM)
# Flops marked with the dont-optimize constraint: 0(0.00%) (PPRO-FWDO)
# Signals marked with the stability dont-use constraint: 0(0.00%) Signals marked with the observability dont-use constraint: 0(0.00%) (PPRO-SWDU)
# Total "0" 2-Flop synchronizers found in design. (SCHEME-TSF)
# Reset hierarchy instance name is modified from 'top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000_powerpro_reset_inst' to 'top_5_32_1_1_O_addr_type_L1_32_1_1_I_add' to honor STARC instance naming guidelines. (PPRO-RMISN)
# Finished prototyping. (PPRO-EGO)
# Design statistics after prototyping are as follows: (PPRO-GSF)
# 
#  (PPRO-PST)
#                   --------------------------------------------------------------
#                   Total Flops                                      :   3447(100%)   
#                   Total Data Latches                               :      0(0.00%)  
#                   Always ON Flops                                  :     19(0.5512%)
#                   Enabled Flops                                    :   3428(99.45%) 
#                       Combinational Enabled Flops                  :   3428(99.45%) 
#                       CGIC Enabled Flops                           :      0(0.00%)  
#                   Clock Gating Efficiency                          :        90.67%   
#                   --------------------------------------------------------------
# 
# Total number of dead flops are: 1234. (PPRO-NODF)
# Total number of flops with efficiency in the range of [95.00% - 98.99%]: 277(8.04%). (PPRO-SCEF)
# Total number of flops with efficiency in the range of [99.00% - 99.99%]: 2822(81.87%). (PPRO-SCEF)
# Total number of flops with efficiency 100%: 0(0%). (PPRO-SFEFC)
# Design characteristics can be viewed from: '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/calypto_opt_vhdl/characteristics.log' (PPRO-GDSF)
# Information about register arrays, gray boxes, data latches and dead flops can be viewed from: '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/calypto_opt_vhdl/detail_characteristics.log' (PPRO-GDC)
# { Stage PROTO_SEQ_POWER START_RUNTIME } { Stats 'PowerPro process is using 116 MB, peak 187 MB, and 5 seconds [-1MB, +0MB, +0s] @ Tue Jul 13 11:47:44 2021' } (PPRO-SSSIA)
# Starting memory, register and sequential power computation. (PA-ISPC)
# Number of clock-gated flip-flops during power estimation : 3390 (98.35%) (OPT-ENGF)
# Finished memory, register and sequential power computation. (PA-SPCD)
# { Stage PROTO_SEQ_POWER END_RUNTIME } { Stats 'PowerPro process is using 123 MB, peak 187 MB, and 6 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:47:44 2021' } (PPRO-SSSIA)
# PowerPro process is using 123 MB, peak 187 MB, and 6 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:47:44 2021 (UI-STATS)
# 
# Writing verification script '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/calypto_opt_vhdl/self_verify/self_verify_script.tcl'. (PPRO-WSSB)
# The debugging information for the stage "prototype_design" has been written to the "/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/calypto_opt_vhdl/opt_technician.log" file. To see hints for debugging your setup at respective stages, refer the log file. (PPRO-OTRD)
# PowerPro process is using 125 MB, peak 187 MB, and 7 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:47:45 2021 (UI-STATS)
# 
# insert_observability_logic -effort high
# Options : Effort = high Objective = efficiency. (OPT-OIEO)
# Limiting max area increase to 18483.5. (OPT-OCSA)
# Start of output Observability based sequential analysis. (OPT-OAS)
# 0.737786 seconds elapsed : 504 sequential elements are processed for observability based sequential analysis, 2943 remaining. (PPRO-PMSS)
# 7.59461 seconds elapsed : 1007 sequential elements are processed for observability based sequential analysis, 2440 remaining. (PPRO-PMSS)
# Info: Running transformation 'power' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2': elapsed time 6.95 seconds, memory usage 1822780kB, peak memory usage 1822780kB (SOL-15)
# 20.9717 seconds elapsed : 1520 sequential elements are processed for observability based sequential analysis, 1927 remaining. (PPRO-PMSS)
# 21.4668 seconds elapsed : 2186 sequential elements are processed for observability based sequential analysis, 1261 remaining. (PPRO-PMSS)
# Flops found with redundant Resets : 0 (PPRO-ROB)
# Begin optimizing enable logic for 13 sequential gating domains. (OPT-BOSL)
# End optimizing enable logic: Modified 5, deleted 1 and kept 12 sequential gating domains. (OPT-EOSL)
# Clk Gating summary: 4 moves accepted. (OPT-CGSI)
# Implicit 'write_rtl' called. If PowerPro is running in the 'guided' mode, set the 'opt_call_implicit_write_rtl' to 0. This will turn off implicit write_rtl. (WRTL-IWRS)
# write_rtl decommitted '65' flops during iterative_write_rtl. (WRTL-IDF)
# Warning: Decommitted 65 of 65 (100%) gating conditions while creating a syntactically-valid patched RTL. (WRTL-TMMD)
# Implicit write-RTL completed. (WRTL-IWRE)
# Starting memory, register and sequential power computation. (PA-ISPC)
# Finished memory, register and sequential power computation. (PA-SPCD)
# Register Power Savings during Observability-based Sequential Optimization: 0% (PA-CRPS)
# PowerPro process is using 108 MB, peak 221 MB, and 46 seconds [+0MB, +0MB, +1s] @ Tue Jul 13 11:48:29 2021 (UI-STATS)
# PowerPro process is using 108 MB, peak 221 MB, and 46 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:48:29 2021 (UI-STATS)
# End of output Observability based sequential analysis. (OPT-OAE)
# Total flops added for this stage = 0 (PPRO-SCFFS)
# New Enable Logic Area: 0 (0.0 %) (OPT-OGAIC)
# New Enable Logic (justified to user signals) Area: 4 (0.01 %) (OPT-OGAIJ)
# 
#  (PPRO-SOST)
#                   --------------------------------------------------------------
#                   Total PowerPro Enabled Flops                     :      0(0.00%)  
#                   Additional PowerPro Enabled Flops                :      0(0.00%)  
#                   Strengthened PowerPro Enabled Flops              :      0(0.00%)  
#                   CGIC Inferred PowerPro Enabled Flops             :      0(0.00%)  
#                   Clock Gating Domains for Newly Enabled Flops     :      0         
#                   --------------------------------------------------------------
#                   Observability Based Enabled Flops                :      0(0.00%)  
#                   New Observability Based Enabled Flops            :      0(0.00%)  
#                   Strengthened Observability Based Enabled Flops   :      0(0.00%)  
#                   CGIC Inferred Observability Based Enabled Flops  :      0(0.00%)  
#                   --------------------------------------------------------------
#                   Stability Based Enabled Flops                    :      0(0.00%)  
#                   New Stability Based Enabled Flops                :      0(0.00%)  
#                   Strengthened Stability Based Enabled Flops       :      0(0.00%)  
#                   CGIC Inferred Stability Based Enabled Flops      :      0(0.00%)  
#                   --------------------------------------------------------------
#                   Total Number of Enabled Flops                    :   3428(99.45%) 
#                   Clock Gating Efficiency                          :        90.67%   
#                   --------------------------------------------------------------
# 
# PowerPro process is using 108 MB, peak 221 MB, and 46 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:48:29 2021 (UI-STATS)
# 
# insert_stability_logic -type C -effort high
# insert_stability_logic -type C (OPT-ISLC)
# Options : Effort = high Objective = efficiency. (OPT-OIEO)
# Limiting max area increase to 18485.6. (OPT-OCSA)
# Start of input Constant-only based sequential analysis. (OPT-OAS)
# Warning: Comparator based constant stability gating expression found in the design. (PPRO-GCMI)
# Info: Running transformation 'power' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2': elapsed time 7.08 seconds, memory usage 1822780kB, peak memory usage 1822780kB (SOL-15)
# Begin optimizing enable logic for 93 sequential gating domains. (OPT-BOSL)
# End optimizing enable logic: Modified 0, deleted 0 and kept 93 sequential gating domains. (OPT-EOSL)
# Clk Gating summary: 20 moves accepted. (OPT-CGSI)
# Implicit 'write_rtl' called. If PowerPro is running in the 'guided' mode, set the 'opt_call_implicit_write_rtl' to 0. This will turn off implicit write_rtl. (WRTL-IWRS)
# Warning: The reset module 'top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000_powerpro_reset_mod' in the patched RTL will most likely cause compilation issues. Manually update the patched reset module instantiation and then run SLEC. (WRTL-RHFPM)
# write_rtl decommitted '131' flops during iterative_write_rtl. (WRTL-IDF)
# Warning: Decommitted 131 of 131 (100%) gating conditions while creating a syntactically-valid patched RTL. (WRTL-TMMD)
# Implicit write-RTL completed. (WRTL-IWRE)
# Starting memory, register and sequential power computation. (PA-ISPC)
# Finished memory, register and sequential power computation. (PA-SPCD)
# Register Power Savings during Constant Stability-based Sequential Optimization: 0% (PA-CRPS)
# PowerPro process is using 109 MB, peak 221 MB, and 71 seconds, 1:11 [+0MB, +0MB, +0s] @ Tue Jul 13 11:48:57 2021 (UI-STATS)
# PowerPro process is using 109 MB, peak 221 MB, and 71 seconds, 1:11 [+0MB, +0MB, +0s] @ Tue Jul 13 11:48:57 2021 (UI-STATS)
# End of input Constant-only based sequential analysis. (OPT-OAE)
# Total flops added for this stage = 0 (PPRO-SCFFS)
# New Enable Logic Area: 0 (0.0 %) (OPT-OGAIC)
# New Enable Logic (justified to user signals) Area: 17 (0.05 %) (OPT-OGAIJ)
# 
#  (PPRO-SOST)
#                   --------------------------------------------------------------
#                   Total PowerPro Enabled Flops                     :      0(0.00%)  
#                   Additional PowerPro Enabled Flops                :      0(0.00%)  
#                   Strengthened PowerPro Enabled Flops              :      0(0.00%)  
#                   CGIC Inferred PowerPro Enabled Flops             :      0(0.00%)  
#                   Clock Gating Domains for Newly Enabled Flops     :      0         
#                   --------------------------------------------------------------
#                   Observability Based Enabled Flops                :      0(0.00%)  
#                   New Observability Based Enabled Flops            :      0(0.00%)  
#                   Strengthened Observability Based Enabled Flops   :      0(0.00%)  
#                   CGIC Inferred Observability Based Enabled Flops  :      0(0.00%)  
#                   --------------------------------------------------------------
#                   Stability Based Enabled Flops                    :      0(0.00%)  
#                   New Stability Based Enabled Flops                :      0(0.00%)  
#                   Strengthened Stability Based Enabled Flops       :      0(0.00%)  
#                   CGIC Inferred Stability Based Enabled Flops      :      0(0.00%)  
#                   --------------------------------------------------------------
#                   Total Number of Enabled Flops                    :   3428(99.45%) 
#                   Clock Gating Efficiency                          :        90.67%   
#                   --------------------------------------------------------------
# 
# PowerPro process is using 109 MB, peak 221 MB, and 71 seconds, 1:11 [+0MB, +0MB, +0s] @ Tue Jul 13 11:48:57 2021 (UI-STATS)
# 
# insert_stability_logic -type S -effort high
# insert_stability_logic -type S (OPT-ISLC)
# Options : Effort = high Objective = efficiency. (OPT-OIEO)
# Limiting max area increase to 18494.1. (OPT-OCSA)
# Start of input Stability-only based sequential analysis. (OPT-OAS)
# Info: Running transformation 'power' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2': elapsed time 7.18 seconds, memory usage 1822780kB, peak memory usage 1822780kB (SOL-15)
# Begin optimizing enable logic for 2 sequential gating domains. (OPT-BOSL)
# End optimizing enable logic: Modified 0, deleted 0 and kept 2 sequential gating domains. (OPT-EOSL)
# Clk Gating summary: 1 moves accepted. (OPT-CGSI)
# Implicit 'write_rtl' called. If PowerPro is running in the 'guided' mode, set the 'opt_call_implicit_write_rtl' to 0. This will turn off implicit write_rtl. (WRTL-IWRS)
# Warning: The reset module 'top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000_powerpro_reset_mod' in the patched RTL will most likely cause compilation issues. Manually update the patched reset module instantiation and then run SLEC. (WRTL-RHFPM)
# write_rtl decommitted '25' flops during iterative_write_rtl. (WRTL-IDF)
# Warning: Decommitted 25 of 25 (100%) gating conditions while creating a syntactically-valid patched RTL. (WRTL-TMMD)
# Implicit write-RTL completed. (WRTL-IWRE)
# Starting memory, register and sequential power computation. (PA-ISPC)
# Finished memory, register and sequential power computation. (PA-SPCD)
# Register Power Savings during Symbolic Stability-based Sequential Optimization: 0% (PA-CRPS)
# PowerPro process is using 110 MB, peak 221 MB, and 85 seconds, 1:25 [+0MB, +0MB, +0s] @ Tue Jul 13 11:49:13 2021 (UI-STATS)
# PowerPro process is using 110 MB, peak 221 MB, and 85 seconds, 1:25 [+0MB, +0MB, +0s] @ Tue Jul 13 11:49:13 2021 (UI-STATS)
# End of input Stability-only based sequential analysis. (OPT-OAE)
# Total flops added for this stage = 0 (PPRO-SCFFS)
# New Enable Logic Area: 0.0 (0.0 %) (OPT-OGAIC)
# New Enable Logic (justified to user signals) Area: 0.0 (0.0 %) (OPT-OGAIJ)
# 
#  (PPRO-SOST)
#                   --------------------------------------------------------------
#                   Total PowerPro Enabled Flops                     :      0(0.00%)  
#                   Additional PowerPro Enabled Flops                :      0(0.00%)  
#                   Strengthened PowerPro Enabled Flops              :      0(0.00%)  
#                   CGIC Inferred PowerPro Enabled Flops             :      0(0.00%)  
#                   Clock Gating Domains for Newly Enabled Flops     :      0         
#                   --------------------------------------------------------------
#                   Observability Based Enabled Flops                :      0(0.00%)  
#                   New Observability Based Enabled Flops            :      0(0.00%)  
#                   Strengthened Observability Based Enabled Flops   :      0(0.00%)  
#                   CGIC Inferred Observability Based Enabled Flops  :      0(0.00%)  
#                   --------------------------------------------------------------
#                   Stability Based Enabled Flops                    :      0(0.00%)  
#                   New Stability Based Enabled Flops                :      0(0.00%)  
#                   Strengthened Stability Based Enabled Flops       :      0(0.00%)  
#                   CGIC Inferred Stability Based Enabled Flops      :      0(0.00%)  
#                   --------------------------------------------------------------
#                   Total Number of Enabled Flops                    :   3428(99.45%) 
#                   Clock Gating Efficiency                          :        90.67%   
#                   --------------------------------------------------------------
# 
# PowerPro process is using 110 MB, peak 221 MB, and 85 seconds, 1:25 [+0MB, +0MB, +0s] @ Tue Jul 13 11:49:13 2021 (UI-STATS)
# 
# During 'write_rtl' more than 50% gating conditions were decommitted while creating a syntactically-correct patched RTL. (WRTL-TMMDI)
# No clock gating opportunities found. (PPRO-WRFNC)
# Warning: PowerPro could not find any gating opportunities. The patched RTL will not be generated. (PPRO-NGOF)
# 0
# 
# Warning: gated_flop_count='0'
# Info: Script to build original RTL written to 'powerpro_vhdl/lp_orig_build_script.tcl'
# generate concat
# order file name is: power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.vhdl_order.txt
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/cds_ppro/rls/platform/common/powerpro/powerpro_cg_package.vhd
# Add dependent file: ./top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000024_enLogic.vhd
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000001.vhd
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000003.vhd
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005.vhdl
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000007.vhd
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000009.vhd
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_1.vhdl
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_2.vhdl
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_3.vhdl
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_4.vhdl
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_5.vhdl
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.vhdl
# Finished writing concatenated file: /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/concat_power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.vhdl
# order file name is: power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.vhdl_order_sim.txt
# Add dependent file: /esat/micas-data/software/Mentor/catapult_10.5c/pkgs/cds_ppro/rls/platform/common/powerpro/powerpro_cg_package.vhd
# Add dependent file: ./top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000024_enLogic.vhd
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000001.vhd
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000003.vhd
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005.vhdl
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000007.vhd
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000009.vhd
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_1.vhdl
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_2.vhdl
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_3.vhdl
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_4.vhdl
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_5.vhdl
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.vhdl
# Finished writing concatenated simulation file: /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/concat_sim_power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.vhdl
# Makefile for Power VHDL output 'power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.vhdl' vs Untimed C++ written to file './scverify/Verify_power_vhdl_msim.mk'
# Makefile for Concat Power VHDL output 'concat_sim_power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_power_vhdl_msim.mk'
# Netlist written to file 'power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v' (NET-4)
# Setting the currently running product to PowerPro CG. (APP-SCP)
# 	License daemon :	mgcld
# 	License file :		
# 	Following are the checked out license features :
# 		PProBase PProAnalysis PProCGopt PProWriteRTL
# Warning: Flow option /Novas/NOVAS_INST_DIR setting '$VERDI_HOME' not resolved. Check environment.
# PowerPro-10.3c_2/849904   (Jan 10 2020)  linux64  P2001101230
# 
# 17
# 
# Info: Configuring for iterative write_rtl
# Info: Disabling numerical solvers
# Setting the operating condition 'typical' from the library 'NangateOpenCellLibrary' as the active 'operating_condition' for the design. Specifying the values for process as '1', temperature as '25' and voltage as '1.1'. Use the 'set_operating_condition' command to explicitly specify the default operating condition. (PPRO-SOC)
# Library "/esat/micas-data/software/Mentor/catapult_10.5c/pkgs/siflibs/nangate/nangate45nm_nldm.lib" read successfully. (CDBL-LRS)
# PowerPro process is using 59 MB, peak 95 MB, and 1 seconds [+59MB, +95MB, +1s] @ Tue Jul 13 11:49:26 2021 (UI-STATS)
# Info: Reading file './top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000024_enLogic.v' into library 'calypto_lib'
# Please refer to /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/calypto_opt_v/build_design.log for a comprehensive list of messages and warnings issued in build_design. These may provide hints for debugging issues (if any) related to performance, potential out of bound accesses etc. (UI-BDLM)
# 
#                   (Subsequent repetitions of this message will be suppressed.
#                    Use 'enable_msg UI-BDLM' to show all repetitions.)
# 
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 97 MB, peak 100 MB, and 1 seconds [+38MB, +5MB, +0s] @ Tue Jul 13 11:49:26 2021 (UI-STATS)
# 
# Info: Reading file './power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000001.v' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 97 MB, peak 100 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:49:26 2021 (UI-STATS)
# 
# Info: Reading file './power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000003.v' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 97 MB, peak 100 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:49:26 2021 (UI-STATS)
# 
# Info: Reading file './power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005.v' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 97 MB, peak 100 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:49:26 2021 (UI-STATS)
# 
# Info: Reading file './power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000007.v' into library 'mgc_hls'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 97 MB, peak 100 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:49:26 2021 (UI-STATS)
# 
# Info: Reading file './power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000009.v' into library 'mgc_hls'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 97 MB, peak 100 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:49:26 2021 (UI-STATS)
# 
# Info: Reading file './power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_1.v' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 97 MB, peak 101 MB, and 1 seconds [+0MB, +1MB, +0s] @ Tue Jul 13 11:49:26 2021 (UI-STATS)
# 
# Info: Reading file './power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_2.v' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 97 MB, peak 102 MB, and 1 seconds [+0MB, +1MB, +0s] @ Tue Jul 13 11:49:26 2021 (UI-STATS)
# 
# Info: Reading file './power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_3.v' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 97 MB, peak 102 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:49:26 2021 (UI-STATS)
# 
# Info: Reading file './power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_4.v' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 97 MB, peak 102 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:49:26 2021 (UI-STATS)
# 
# Info: Reading file './power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_5.v' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 98 MB, peak 102 MB, and 1 seconds [+1MB, +0MB, +0s] @ Tue Jul 13 11:49:26 2021 (UI-STATS)
# 
# Info: Reading file './power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v' into library 'work'
# Reading design files into the 'work' design library. (CPT-RDF)
# PowerPro process is using 100 MB, peak 104 MB, and 1 seconds [+2MB, +2MB, +0s] @ Tue Jul 13 11:49:26 2021 (UI-STATS)
# 
# Linking the 'work' design library. (CPT-LDF)
# RTL design files dump enabled. (CPT-RDFD)
# PowerPro process is using 123 MB, peak 156 MB, and 1 seconds [+23MB, +52MB, +0s] @ Tue Jul 13 11:49:27 2021 (UI-STATS)
# 
# PowerPro process is using 123 MB, peak 156 MB, and 1 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:49:27 2021 (UI-STATS)
# 
# 1
# 
# Synthesizing the 'work' design library. (CPT-STN)
# Setting 'top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000' as the top module of the 'work' design library. (CDB-STH)
# Finished synthesizing the 'work' design library. (CPT-FBD)
# PowerPro process is using 87 MB, peak 156 MB, and 2 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:49:27 2021 (UI-STATS)
# 
# Setting the operating condition 'typical' from the library 'NangateOpenCellLibrary' as the active 'operating_condition' for the design. Specifying the values for process as '1', temperature as '25' and voltage as '1.1'. Use the 'set_operating_condition' command to explicitly specify the default operating condition. (PPRO-SOC)
# Storing constraint for command 'set_wire_load_mode', to be applied later in the flow. (PPRO-WLCS)
# Created a clock with name 'CLOCKclk' on port 'clk'. (STA-SCCOP)
# Warning: No Power USE_MODEs defined - using default
# Info: Top RTL instance path 'scverify_top/rtl' determined from reading SAIF file (Type1)
# Reading SAIF File : "/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/switching_v/default.saif". (PA-PRSF)
# Start instance in Saif file : scverify_top.rtl. Start design instance : Top Level Module (PA-PSSIN)
#  (PA-RSS)
#                   ------------------------------------------------------------
#                   Total Primary Inputs/Inouts            : 542 (100%)
#                   Asserted Primary Inputs/Inouts         : 542 (100%)
#                   ------------------------------------------------------------
#                   Total Flop Outputs                     : 3447 (100%)
#                   Asserted Flop Outputs                  : 3447 (100%)
#                   Asserted Flop Clock Ports              : 3447 (100%)
#                   Total CGIC Output Ports                : 0 (0%)
#                   Asserted CGIC Output Ports             : 0 (0%)
#                   ------------------------------------------------------------
#                   Total Memories                         : 0 (0%)
#                   Memories With All Inputs Asserted      : 0 (0%)
#                   Memories With All Outputs Asserted     : 0 (0%)
#                   Memories With All Clock Ports Asserted : 0 (0%)
#                   ------------------------------------------------------------
#                   Total Data Path Operators                    : 7 (100%)
#                   Total Data Path Operators with Any Input User Net : 7 (100%)
#                   Data Path Operators With All Inputs Asserted : 7 (100%)
#                   Total Data Path Operators with Any Output User Net: 7 (100%)
#                   Data Path Operators With All Outputs Asserted: 7 (100%)
#                   ------------------------------------------------------------
#                   Total IO Pad Cells                    : 0 (0%)
#                   IO Pad Cells With All Inputs Asserted : 0 (0%)
#                   IO Pad Cells With All Outputs Asserted: 0 (0%)
#                   ------------------------------------------------------------
#                   Total Nets                             : 17459 (100%)
#                   User Nets                              : 7424 (42.52%)
#                   Asserted User Nets                     : 7424 (100%)
#                   ------------------------------------------------------------
# 
# Clock tree fanout is set to 16. (PPRO-CCTFV)
# Clock tree final_buffer_fanout is set to 32. (PPRO-CCTFV)
# Clock tree root_buffer_fanout is set to 8. (PPRO-CCTFV)
# Clock tree buffer is set to BUF_X2. (PPRO-CCTFV)
# Clock tree final_buffer is set to BUF_X2. (PPRO-CCTFV)
# Clock tree root_buffer is set to BUF_X2. (PPRO-CCTFV)
# Clock tree configuration is saved for power analysis. (PPRO-CTC)
# Prototyping 'top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000'. (PPRO-SGO)
# PowerPro process is using 100 MB, peak 172 MB, and 3 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:49:28 2021 (UI-STATS)
# Setting wireload_mode to top, previously it was none. (PPRO-SWLM)
# Flops marked with the dont-optimize constraint: 0(0.00%) (PPRO-FWDO)
# Signals marked with the stability dont-use constraint: 0(0.00%) Signals marked with the observability dont-use constraint: 0(0.00%) (PPRO-SWDU)
# Total "0" 2-Flop synchronizers found in design. (SCHEME-TSF)
# Reset hierarchy instance name is modified from 'top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000_powerpro_reset_inst' to 'top_5_32_1_1_O_addr_type_L1_32_1_1_I_add' to honor STARC instance naming guidelines. (PPRO-RMISN)
# Finished prototyping. (PPRO-EGO)
# Design statistics after prototyping are as follows: (PPRO-GSF)
# 
#  (PPRO-PST)
#                   --------------------------------------------------------------
#                   Total Flops                                      :   3447(100%)   
#                   Total Data Latches                               :      0(0.00%)  
#                   Always ON Flops                                  :     19(0.5512%)
#                   Enabled Flops                                    :   3428(99.45%) 
#                       Combinational Enabled Flops                  :   3428(99.45%) 
#                       CGIC Enabled Flops                           :      0(0.00%)  
#                   Clock Gating Efficiency                          :        90.67%   
#                   --------------------------------------------------------------
# 
# Total number of dead flops are: 1234. (PPRO-NODF)
# Total number of flops with efficiency in the range of [95.00% - 98.99%]: 277(8.04%). (PPRO-SCEF)
# Total number of flops with efficiency in the range of [99.00% - 99.99%]: 2822(81.87%). (PPRO-SCEF)
# Total number of flops with efficiency 100%: 0(0%). (PPRO-SFEFC)
# Design characteristics can be viewed from: '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/calypto_opt_v/characteristics.log' (PPRO-GDSF)
# Information about register arrays, gray boxes, data latches and dead flops can be viewed from: '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/calypto_opt_v/detail_characteristics.log' (PPRO-GDC)
# { Stage PROTO_SEQ_POWER START_RUNTIME } { Stats 'PowerPro process is using 114 MB, peak 172 MB, and 5 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:49:30 2021' } (PPRO-SSSIA)
# Starting memory, register and sequential power computation. (PA-ISPC)
# Number of clock-gated flip-flops during power estimation : 3390 (98.35%) (OPT-ENGF)
# Finished memory, register and sequential power computation. (PA-SPCD)
# { Stage PROTO_SEQ_POWER END_RUNTIME } { Stats 'PowerPro process is using 121 MB, peak 172 MB, and 5 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:49:31 2021' } (PPRO-SSSIA)
# PowerPro process is using 121 MB, peak 172 MB, and 5 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:49:31 2021 (UI-STATS)
# 
# Writing verification script '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/calypto_opt_v/self_verify/self_verify_script.tcl'. (PPRO-WSSB)
# The debugging information for the stage "prototype_design" has been written to the "/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/calypto_opt_v/opt_technician.log" file. To see hints for debugging your setup at respective stages, refer the log file. (PPRO-OTRD)
# PowerPro process is using 122 MB, peak 172 MB, and 6 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:49:32 2021 (UI-STATS)
# 
# insert_observability_logic -effort high
# Info: Running transformation 'power' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2': elapsed time 15.89 seconds, memory usage 1822780kB, peak memory usage 1822784kB (SOL-15)
# Options : Effort = high Objective = efficiency. (OPT-OIEO)
# Limiting max area increase to 18483.5. (OPT-OCSA)
# Start of output Observability based sequential analysis. (OPT-OAS)
# 0.748466 seconds elapsed : 504 sequential elements are processed for observability based sequential analysis, 2943 remaining. (PPRO-PMSS)
# 7.60958 seconds elapsed : 1007 sequential elements are processed for observability based sequential analysis, 2440 remaining. (PPRO-PMSS)
# 21.2197 seconds elapsed : 1520 sequential elements are processed for observability based sequential analysis, 1927 remaining. (PPRO-PMSS)
# 21.7252 seconds elapsed : 2186 sequential elements are processed for observability based sequential analysis, 1261 remaining. (PPRO-PMSS)
# Flops found with redundant Resets : 0 (PPRO-ROB)
# Begin optimizing enable logic for 13 sequential gating domains. (OPT-BOSL)
# End optimizing enable logic: Modified 5, deleted 1 and kept 12 sequential gating domains. (OPT-EOSL)
# Clk Gating summary: 4 moves accepted. (OPT-CGSI)
# Implicit 'write_rtl' called. If PowerPro is running in the 'guided' mode, set the 'opt_call_implicit_write_rtl' to 0. This will turn off implicit write_rtl. (WRTL-IWRS)
# Implicit write-RTL completed. (WRTL-IWRE)
# Starting memory, register and sequential power computation. (PA-ISPC)
# Number of clock-gated flip-flops during power estimation : 3388 (98.29%) (OPT-ENGF)
# Finished memory, register and sequential power computation. (PA-SPCD)
# Register Power Savings during Observability-based Sequential Optimization: 8.7339% (PA-CRPS)
# PowerPro process is using 112 MB, peak 193 MB, and 33 seconds [+0MB, +0MB, +1s] @ Tue Jul 13 11:50:00 2021 (UI-STATS)
# PowerPro process is using 112 MB, peak 193 MB, and 33 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:50:00 2021 (UI-STATS)
# End of output Observability based sequential analysis. (OPT-OAE)
# Total flops added for this stage = 0 (PPRO-SCFFS)
# New Enable Logic Area: 12 (0.03 %) (OPT-OGAIC)
# New Enable Logic (justified to user signals) Area: 45 (0.12 %) (OPT-OGAIJ)
# 
#  (PPRO-SOST)
#                   --------------------------------------------------------------
#                   Total PowerPro Enabled Flops                     :     65(1.886%) 
#                   Additional PowerPro Enabled Flops                :      0(0.00%)  
#                   Strengthened PowerPro Enabled Flops              :     65(1.886%) 
#                   CGIC Inferred PowerPro Enabled Flops             :      0(0%)     
#                   Clock Gating Domains for Newly Enabled Flops     :      0         
#                   --------------------------------------------------------------
#                   Observability Based Enabled Flops                :     65(1.886%) 
#                   New Observability Based Enabled Flops            :      0(0.00%)  
#                   Strengthened Observability Based Enabled Flops   :     65(1.886%) 
#                   CGIC Inferred Observability Based Enabled Flops  :      0(0.00%)  
#                   --------------------------------------------------------------
#                   Stability Based Enabled Flops                    :      0(0.00%)  
#                   New Stability Based Enabled Flops                :      0(0.00%)  
#                   Strengthened Stability Based Enabled Flops       :      0(0.00%)  
#                   CGIC Inferred Stability Based Enabled Flops      :      0(0.00%)  
#                   --------------------------------------------------------------
#                   Total Number of Enabled Flops                    :   3428(99.45%) 
#                   Clock Gating Efficiency                          :        91.67%   
#                   --------------------------------------------------------------
# 
# PowerPro process is using 112 MB, peak 193 MB, and 33 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:50:01 2021 (UI-STATS)
# 
# insert_stability_logic -type C -effort high
# insert_stability_logic -type C (OPT-ISLC)
# Options : Effort = high Objective = efficiency. (OPT-OIEO)
# Limiting max area increase to 18506. (OPT-OCSA)
# Start of input Constant-only based sequential analysis. (OPT-OAS)
# Warning: Comparator based constant stability gating expression found in the design. (PPRO-GCMI)
# Info: Running transformation 'power' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2': elapsed time 16.02 seconds, memory usage 1822780kB, peak memory usage 1822784kB (SOL-15)
# Begin optimizing enable logic for 93 sequential gating domains. (OPT-BOSL)
# End optimizing enable logic: Modified 0, deleted 0 and kept 93 sequential gating domains. (OPT-EOSL)
# Clk Gating summary: 19 moves accepted. (OPT-CGSI)
# Implicit 'write_rtl' called. If PowerPro is running in the 'guided' mode, set the 'opt_call_implicit_write_rtl' to 0. This will turn off implicit write_rtl. (WRTL-IWRS)
# Implicit write-RTL completed. (WRTL-IWRE)
# Starting memory, register and sequential power computation. (PA-ISPC)
# Number of clock-gated flip-flops during power estimation : 3406 (98.27%) (OPT-ENGF)
# Finished memory, register and sequential power computation. (PA-SPCD)
# Register Power Savings during Constant Stability-based Sequential Optimization: 26.7885% (PA-CRPS)
# PowerPro process is using 115 MB, peak 193 MB, and 50 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:50:19 2021 (UI-STATS)
# PowerPro process is using 115 MB, peak 193 MB, and 50 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:50:19 2021 (UI-STATS)
# End of input Constant-only based sequential analysis. (OPT-OAE)
# Total flops added for this stage = 19 (PPRO-SCFFS)
# New Enable Logic Area: 296 (0.8 %) (OPT-OGAIC)
# New Enable Logic (justified to user signals) Area: 564 (1.52 %) (OPT-OGAIJ)
# 
#  (PPRO-SOST)
#                   --------------------------------------------------------------
#                   Total PowerPro Enabled Flops                     :    180(5.193%) 
#                   Additional PowerPro Enabled Flops                :      0(0.00%)  
#                   Strengthened PowerPro Enabled Flops              :    180(5.193%) 
#                   CGIC Inferred PowerPro Enabled Flops             :      0(0%)     
#                   Clock Gating Domains for Newly Enabled Flops     :      0         
#                   --------------------------------------------------------------
#                   Observability Based Enabled Flops                :     65(1.875%) 
#                   New Observability Based Enabled Flops            :      0(0.00%)  
#                   Strengthened Observability Based Enabled Flops   :     65(1.875%) 
#                   CGIC Inferred Observability Based Enabled Flops  :      0(0.00%)  
#                   --------------------------------------------------------------
#                   Stability Based Enabled Flops                    :    115(3.318%) 
#                   New Stability Based Enabled Flops                :      0(0.00%)  
#                   Strengthened Stability Based Enabled Flops       :    115(3.318%) 
#                   CGIC Inferred Stability Based Enabled Flops      :      0(0.00%)  
#                   --------------------------------------------------------------
#                   Total Number of Enabled Flops                    :   3447(99.45%) 
#                   Clock Gating Efficiency                          :        94.48%   
#                   --------------------------------------------------------------
# 
# PowerPro process is using 115 MB, peak 193 MB, and 50 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:50:19 2021 (UI-STATS)
# 
# insert_stability_logic -type S -effort high
# insert_stability_logic -type S (OPT-ISLC)
# Options : Effort = high Objective = efficiency. (OPT-OIEO)
# Limiting max area increase to 18788.1. (OPT-OCSA)
# Start of input Stability-only based sequential analysis. (OPT-OAS)
# Begin optimizing enable logic for 2 sequential gating domains. (OPT-BOSL)
# End optimizing enable logic: Modified 0, deleted 0 and kept 2 sequential gating domains. (OPT-EOSL)
# PowerPro process is using 110 MB, peak 193 MB, and 55 seconds [-7MB, +0MB, +0s] @ Tue Jul 13 11:50:25 2021 (UI-STATS)
# PowerPro process is using 110 MB, peak 193 MB, and 55 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:50:25 2021 (UI-STATS)
# End of input Stability-only based sequential analysis. (OPT-OAE)
# Total flops added for this stage = 0 (PPRO-SCFFS)
# New Enable Logic Area: 0.0 (0.0 %) (OPT-OGAIC)
# New Enable Logic (justified to user signals) Area: 0.0 (0.0 %) (OPT-OGAIJ)
# 
#  (PPRO-SOST)
#                   --------------------------------------------------------------
#                   Total PowerPro Enabled Flops                     :    180(5.193%) 
#                   Additional PowerPro Enabled Flops                :      0(0.00%)  
#                   Strengthened PowerPro Enabled Flops              :    180(5.193%) 
#                   CGIC Inferred PowerPro Enabled Flops             :      0(0%)     
#                   Clock Gating Domains for Newly Enabled Flops     :      0         
#                   --------------------------------------------------------------
#                   Observability Based Enabled Flops                :     65(1.875%) 
#                   New Observability Based Enabled Flops            :      0(0.00%)  
#                   Strengthened Observability Based Enabled Flops   :     65(1.875%) 
#                   CGIC Inferred Observability Based Enabled Flops  :      0(0.00%)  
#                   --------------------------------------------------------------
#                   Stability Based Enabled Flops                    :    115(3.318%) 
#                   New Stability Based Enabled Flops                :      0(0.00%)  
#                   Strengthened Stability Based Enabled Flops       :    115(3.318%) 
#                   CGIC Inferred Stability Based Enabled Flops      :      0(0.00%)  
#                   --------------------------------------------------------------
#                   Total Number of Enabled Flops                    :   3447(99.45%) 
#                   Clock Gating Efficiency                          :        94.48%   
#                   --------------------------------------------------------------
# 
# PowerPro process is using 110 MB, peak 193 MB, and 55 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:50:25 2021 (UI-STATS)
# 
# Creating output directory '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/powerpro_v'. (PPRO-WRCOD)
# Writing power optimized logic changes. (PPRO-WRBWP)
# Re-reading the source design files. PowerPro process is using 110 MB, peak 193 MB, and 55 seconds [+0MB, +0MB, +0s] @ Tue Jul 13 11:50:27 2021. (PPRO-WRBRD)
# Finished re-reading the source design files. PowerPro process is using 119 MB, peak 193 MB, and 56 seconds [+9MB, +0MB, +1s] @ Tue Jul 13 11:50:28 2021. (PPRO-WRERD)
# Optimizing 28 RTL-style flop definitions in the source. (PPRO-WONOF)
# Please see '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/powerpro_v/write_rtl.log' for a list of uniquified instance names. Also, some changes may not have been automatically applied and may require your attention to implement more effectively. (PPRO-WRLNE)
# Finished writing power optimized logic changes. (PPRO-WREWP)
# Applying power optimized logic changes. (PPRO-WRBAP)
# Applied 271 lines to 'power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v'. (PPRO-WRPOF)
# Applied 622 lines to 'power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005.v'. (PPRO-WRPOF)
# Applied total of 893 lines to 2 files. (PPRO-WRFL)
# Creating new f-file 'rtl_mod_verilog.f'. (PPRO-WRC)
# Creating new f-file 'rtl_mod_rel_verilog.f'. (PPRO-WRC)
# Creating new sh-script 'overwrite_orig.sh'. (PPRO-WRC)
# Creating new sh-script 'copy_orig_here.sh'. (PPRO-WRC)
# Creating new top_config 'top.cfg'. (PPRO-WRC)
# Finished applying power optimized logic changes. (PPRO-WREAP)
# PowerPro process is using 110 MB, peak 193 MB, and 56 seconds [-12MB, +0MB, +0s] @ Tue Jul 13 11:50:28 2021 (UI-STATS)
# 
# 180
# 
# Warning: gated_flop_count='180'
# Saving the netlist database to 'powerpro_v/chkpt_lp.db'. (CDB-WDF)
# Info: Backing up original RTL netlist file 'top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000024_enLogic.v' to 'top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000024_enLogic.v.bak' in the solution directory
# Info: Copying power-optimized netlist file '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/powerpro_v/top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000024_enLogic.v' to the solution directory
# Info: Backing up original RTL netlist file 'power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v' to 'power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v.bak' in the solution directory
# Info: Copying power-optimized netlist file '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/powerpro_v/power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v' to the solution directory
# Info: Backing up original RTL netlist file 'power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005.v' to 'power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005.v.bak' in the solution directory
# Info: Copying power-optimized netlist file '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/powerpro_v/power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005.v' to the solution directory
# Info: Script to build original RTL written to 'powerpro_v/lp_orig_build_script.tcl'
# generate concat
# order file name is: power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v_order.txt
# Add dependent file: ./top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000024_enLogic.v
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000001.v
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000003.v
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005.v
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000007.v
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000009.v
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_1.v
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_2.v
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_3.v
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_4.v
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_5.v
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v
# Finished writing concatenated file: /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/concat_power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v
# order file name is: power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v_order_sim.txt
# Add dependent file: ./top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000024_enLogic.v
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000001.v
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000003.v
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005.v
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000007.v
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000009.v
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_1.v
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_2.v
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_3.v
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_4.v
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005_5.v
# Add dependent file: ./power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v
# Finished writing concatenated simulation file: /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/concat_sim_power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v
# Makefile for Power Verilog output 'power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v' vs Untimed C++ written to file './scverify/Verify_power_v_msim.mk'
# Info: Running transformation 'power' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2': elapsed time 19.76 seconds, memory usage 1822780kB, peak memory usage 1822784kB (SOL-15)
# Makefile for Concat Power Verilog output 'concat_sim_power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000000.v' vs Untimed C++ written to file './scverify/Verify_concat_power_v_msim.mk'
# Info: Completed transformation 'power' on solution 'top<5,32,1,1,O_addr_type_L1,32,1,1,I_addr_type_L1,32,1,1,W_addr_type_L1,5,288,8,8,O_addr_type_L2,312,8,8,I_addr_type_L2,1728,8,8,W_addr_type_L2,5,8640,8,8,O_addr_type_L3,8640,8,8,I_addr_type_L3,55296,8,8,W_addr_type_L3,O_partial_type,I_type,W_type>.v2': elapsed time 21.68 seconds, memory usage 1822780kB, peak memory usage 1822784kB (SOL-9)
# Info: Design complexity at end of 'power': Total ops = 3402, Real ops = 1911, Vars = 1568 (SOL-21)
quit
# Saving project file '/users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult.ccs'. (PRJ-5)
// Finish time Tue Jul 13 15:21:57 2021, time elapsed 3:43:08, peak memory 1.74GB, exit status 0
