// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module nbody_core_start (
        out_x275_din,
        out_x275_full_n,
        out_x275_write,
        out_y276_din,
        out_y276_full_n,
        out_y276_write,
        out_z277_din,
        out_z277_full_n,
        out_z277_write,
        p_x_address0,
        p_x_ce0,
        p_x_d0,
        p_x_q0,
        p_x_we0,
        p_x_address1,
        p_x_ce1,
        p_x_d1,
        p_x_q1,
        p_x_we1,
        p_y_address0,
        p_y_ce0,
        p_y_d0,
        p_y_q0,
        p_y_we0,
        p_y_address1,
        p_y_ce1,
        p_y_d1,
        p_y_q1,
        p_y_we1,
        p_z_address0,
        p_z_ce0,
        p_z_d0,
        p_z_q0,
        p_z_we0,
        p_z_address1,
        p_z_ce1,
        p_z_d1,
        p_z_q1,
        p_z_we1,
        c_address0,
        c_ce0,
        c_d0,
        c_q0,
        c_we0,
        c_address1,
        c_ce1,
        c_d1,
        c_q1,
        c_we1,
        x_val,
        y_val,
        z_val,
        EPS,
        ap_clk,
        ap_rst,
        x_val_ap_vld,
        y_val_ap_vld,
        z_val_ap_vld,
        EPS_ap_vld,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output  [63:0] out_x275_din;
input   out_x275_full_n;
output   out_x275_write;
output  [63:0] out_y276_din;
input   out_y276_full_n;
output   out_y276_write;
output  [63:0] out_z277_din;
input   out_z277_full_n;
output   out_z277_write;
output  [11:0] p_x_address0;
output   p_x_ce0;
output  [511:0] p_x_d0;
input  [511:0] p_x_q0;
output   p_x_we0;
output  [11:0] p_x_address1;
output   p_x_ce1;
output  [511:0] p_x_d1;
input  [511:0] p_x_q1;
output   p_x_we1;
output  [11:0] p_y_address0;
output   p_y_ce0;
output  [511:0] p_y_d0;
input  [511:0] p_y_q0;
output   p_y_we0;
output  [11:0] p_y_address1;
output   p_y_ce1;
output  [511:0] p_y_d1;
input  [511:0] p_y_q1;
output   p_y_we1;
output  [11:0] p_z_address0;
output   p_z_ce0;
output  [511:0] p_z_d0;
input  [511:0] p_z_q0;
output   p_z_we0;
output  [11:0] p_z_address1;
output   p_z_ce1;
output  [511:0] p_z_d1;
input  [511:0] p_z_q1;
output   p_z_we1;
output  [11:0] c_address0;
output   c_ce0;
output  [511:0] c_d0;
input  [511:0] c_q0;
output   c_we0;
output  [11:0] c_address1;
output   c_ce1;
output  [511:0] c_d1;
input  [511:0] c_q1;
output   c_we1;
input  [63:0] x_val;
input  [63:0] y_val;
input  [63:0] z_val;
input  [31:0] EPS;
input   ap_clk;
input   ap_rst;
input   x_val_ap_vld;
input   y_val_ap_vld;
input   z_val_ap_vld;
input   EPS_ap_vld;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    core_start_entry3_U0_ap_start;
wire    core_start_entry3_U0_ap_done;
wire    core_start_entry3_U0_ap_continue;
wire    core_start_entry3_U0_ap_idle;
wire    core_start_entry3_U0_ap_ready;
wire    core_start_entry3_U0_start_out;
wire    core_start_entry3_U0_start_write;
wire   [63:0] core_start_entry3_U0_x_val_out_din;
wire    core_start_entry3_U0_x_val_out_write;
wire   [63:0] core_start_entry3_U0_y_val_out_din;
wire    core_start_entry3_U0_y_val_out_write;
wire   [63:0] core_start_entry3_U0_z_val_out_din;
wire    core_start_entry3_U0_z_val_out_write;
wire   [31:0] core_start_entry3_U0_EPS_out_din;
wire    core_start_entry3_U0_EPS_out_write;
wire    core_start_entry38_U0_ap_start;
wire    core_start_entry38_U0_ap_done;
wire    core_start_entry38_U0_ap_continue;
wire    core_start_entry38_U0_ap_idle;
wire    core_start_entry38_U0_ap_ready;
wire    core_start_entry38_U0_x_val_read;
wire    core_start_entry38_U0_y_val_read;
wire    core_start_entry38_U0_z_val_read;
wire    core_start_entry38_U0_EPS_read;
wire   [31:0] core_start_entry38_U0_x_val_out_din;
wire    core_start_entry38_U0_x_val_out_write;
wire   [63:0] core_start_entry38_U0_x_val_out1_din;
wire    core_start_entry38_U0_x_val_out1_write;
wire   [31:0] core_start_entry38_U0_y_val_out_din;
wire    core_start_entry38_U0_y_val_out_write;
wire   [63:0] core_start_entry38_U0_y_val_out2_din;
wire    core_start_entry38_U0_y_val_out2_write;
wire   [31:0] core_start_entry38_U0_z_val_out_din;
wire    core_start_entry38_U0_z_val_out_write;
wire   [63:0] core_start_entry38_U0_z_val_out3_din;
wire    core_start_entry38_U0_z_val_out3_write;
wire   [31:0] core_start_entry38_U0_EPS_out_din;
wire    core_start_entry38_U0_EPS_out_write;
wire   [31:0] core_start_entry38_U0_EPS_out4_din;
wire    core_start_entry38_U0_EPS_out4_write;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_start;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_start_full_n;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_done;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_continue;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_idle;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_ready;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_start_out;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_start_write;
wire   [511:0] Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_streamOut_V_V_din;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_streamOut_V_V_write;
wire   [511:0] Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_streamOut_V_V1_din;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_streamOut_V_V1_write;
wire   [11:0] Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_input_V_address0;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_input_V_ce0;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_start;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_done;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_continue;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_idle;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_ready;
wire   [511:0] Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_streamOut_V_V_din;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_streamOut_V_V_write;
wire   [511:0] Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_streamOut_V_V1_din;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_streamOut_V_V1_write;
wire   [11:0] Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_input_V_address0;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_input_V_ce0;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_start;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_done;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_continue;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_idle;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_ready;
wire   [511:0] Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_streamOut_V_V_din;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_streamOut_V_V_write;
wire   [511:0] Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_streamOut_V_V1_din;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_streamOut_V_V1_write;
wire   [11:0] Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_input_V_address0;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_input_V_ce0;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_start;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_done;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_continue;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_idle;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_ready;
wire   [511:0] Axi2_MultiStreams_ap_uint_512_3750_2_U0_streamOut_V_V_din;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_U0_streamOut_V_V_write;
wire   [511:0] Axi2_MultiStreams_ap_uint_512_3750_2_U0_streamOut_1_V_V_din;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_U0_streamOut_1_V_V_write;
wire   [11:0] Axi2_MultiStreams_ap_uint_512_3750_2_U0_input_V_address0;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_U0_input_V_ce0;
wire    core27_U0_ap_start;
wire    core27_U0_ap_done;
wire    core27_U0_ap_continue;
wire    core27_U0_ap_idle;
wire    core27_U0_ap_ready;
wire    core27_U0_start_out;
wire    core27_U0_start_write;
wire    core27_U0_stream_x_0_V_V_read;
wire    core27_U0_stream_y_0_V_V_read;
wire    core27_U0_stream_z_0_V_V_read;
wire    core27_U0_stream_c_0_V_V_read;
wire    core27_U0_x_val_read;
wire    core27_U0_y_val_read;
wire    core27_U0_z_val_read;
wire    core27_U0_EPS_read;
wire   [31:0] core27_U0_stream_out_x_0_V_din;
wire    core27_U0_stream_out_x_0_V_write;
wire   [31:0] core27_U0_stream_out_y_0_V_din;
wire    core27_U0_stream_out_y_0_V_write;
wire   [31:0] core27_U0_stream_out_z_0_V_din;
wire    core27_U0_stream_out_z_0_V_write;
wire    core28_U0_ap_start;
wire    core28_U0_ap_done;
wire    core28_U0_ap_continue;
wire    core28_U0_ap_idle;
wire    core28_U0_ap_ready;
wire    core28_U0_stream_x_1_V_V_read;
wire    core28_U0_stream_y_1_V_V_read;
wire    core28_U0_stream_z_1_V_V_read;
wire    core28_U0_stream_c_1_V_V_read;
wire    core28_U0_x_val_read;
wire    core28_U0_y_val_read;
wire    core28_U0_z_val_read;
wire    core28_U0_EPS_read;
wire   [31:0] core28_U0_stream_out_x_1_V_din;
wire    core28_U0_stream_out_x_1_V_write;
wire   [31:0] core28_U0_stream_out_y_1_V_din;
wire    core28_U0_stream_out_y_1_V_write;
wire   [31:0] core28_U0_stream_out_z_1_V_din;
wire    core28_U0_stream_out_z_1_V_write;
wire    core_start_Block_split5462_proc35_U0_ap_start;
wire    core_start_Block_split5462_proc35_U0_ap_done;
wire    core_start_Block_split5462_proc35_U0_ap_continue;
wire    core_start_Block_split5462_proc35_U0_ap_idle;
wire    core_start_Block_split5462_proc35_U0_ap_ready;
wire    core_start_Block_split5462_proc35_U0_stream_out_x_0_V_read;
wire    core_start_Block_split5462_proc35_U0_stream_out_y_0_V_read;
wire    core_start_Block_split5462_proc35_U0_stream_out_z_0_V_read;
wire    core_start_Block_split5462_proc35_U0_stream_out_x_1_V_read;
wire    core_start_Block_split5462_proc35_U0_stream_out_y_1_V_read;
wire    core_start_Block_split5462_proc35_U0_stream_out_z_1_V_read;
wire   [63:0] core_start_Block_split5462_proc35_U0_out_x275_din;
wire    core_start_Block_split5462_proc35_U0_out_x275_write;
wire   [63:0] core_start_Block_split5462_proc35_U0_out_y276_din;
wire    core_start_Block_split5462_proc35_U0_out_y276_write;
wire   [63:0] core_start_Block_split5462_proc35_U0_out_z277_din;
wire    core_start_Block_split5462_proc35_U0_out_z277_write;
wire    ap_sync_continue;
wire    x_val_c1_full_n;
wire   [63:0] x_val_c1_dout;
wire    x_val_c1_empty_n;
wire    y_val_c2_full_n;
wire   [63:0] y_val_c2_dout;
wire    y_val_c2_empty_n;
wire    z_val_c3_full_n;
wire   [63:0] z_val_c3_dout;
wire    z_val_c3_empty_n;
wire    EPS_c4_full_n;
wire   [31:0] EPS_c4_dout;
wire    EPS_c4_empty_n;
wire    x_val_c_full_n;
wire   [31:0] x_val_c_dout;
wire    x_val_c_empty_n;
wire    x_val_c69_full_n;
wire   [63:0] x_val_c69_dout;
wire    x_val_c69_empty_n;
wire    y_val_c_full_n;
wire   [31:0] y_val_c_dout;
wire    y_val_c_empty_n;
wire    y_val_c70_full_n;
wire   [63:0] y_val_c70_dout;
wire    y_val_c70_empty_n;
wire    z_val_c_full_n;
wire   [31:0] z_val_c_dout;
wire    z_val_c_empty_n;
wire    z_val_c71_full_n;
wire   [63:0] z_val_c71_dout;
wire    z_val_c71_empty_n;
wire    EPS_c_full_n;
wire   [31:0] EPS_c_dout;
wire    EPS_c_empty_n;
wire    EPS_c72_full_n;
wire   [31:0] EPS_c72_dout;
wire    EPS_c72_empty_n;
wire    stream_x_0_V_V_full_n;
wire   [511:0] stream_x_0_V_V_dout;
wire    stream_x_0_V_V_empty_n;
wire    stream_x_1_V_V_full_n;
wire   [511:0] stream_x_1_V_V_dout;
wire    stream_x_1_V_V_empty_n;
wire    stream_y_0_V_V_full_n;
wire   [511:0] stream_y_0_V_V_dout;
wire    stream_y_0_V_V_empty_n;
wire    stream_y_1_V_V_full_n;
wire   [511:0] stream_y_1_V_V_dout;
wire    stream_y_1_V_V_empty_n;
wire    stream_z_0_V_V_full_n;
wire   [511:0] stream_z_0_V_V_dout;
wire    stream_z_0_V_V_empty_n;
wire    stream_z_1_V_V_full_n;
wire   [511:0] stream_z_1_V_V_dout;
wire    stream_z_1_V_V_empty_n;
wire    stream_c_0_V_V_full_n;
wire   [511:0] stream_c_0_V_V_dout;
wire    stream_c_0_V_V_empty_n;
wire    stream_c_1_V_V_full_n;
wire   [511:0] stream_c_1_V_V_dout;
wire    stream_c_1_V_V_empty_n;
wire    stream_out_x_0_V_full_n;
wire   [31:0] stream_out_x_0_V_dout;
wire    stream_out_x_0_V_empty_n;
wire    stream_out_y_0_V_full_n;
wire   [31:0] stream_out_y_0_V_dout;
wire    stream_out_y_0_V_empty_n;
wire    stream_out_z_0_V_full_n;
wire   [31:0] stream_out_z_0_V_dout;
wire    stream_out_z_0_V_empty_n;
wire    stream_out_x_1_V_full_n;
wire   [31:0] stream_out_x_1_V_dout;
wire    stream_out_x_1_V_empty_n;
wire    stream_out_y_1_V_full_n;
wire   [31:0] stream_out_y_1_V_dout;
wire    stream_out_y_1_V_empty_n;
wire    stream_out_z_1_V_full_n;
wire   [31:0] stream_out_z_1_V_dout;
wire    stream_out_z_1_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_core_start_entry3_U0_ap_ready;
wire    ap_sync_core_start_entry3_U0_ap_ready;
reg    ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_ready;
wire    ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_ready;
reg    ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_ready;
wire    ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_ready;
reg    ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_ready;
wire    ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_ready;
reg    ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_ready;
wire    ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_ready;
wire   [0:0] start_for_core_start_entry38_U0_din;
wire    start_for_core_start_entry38_U0_full_n;
wire   [0:0] start_for_core_start_entry38_U0_dout;
wire    start_for_core_start_entry38_U0_empty_n;
wire    core_start_entry38_U0_start_full_n;
wire    core_start_entry38_U0_start_write;
wire   [0:0] start_for_core27_U0_din;
wire    start_for_core27_U0_full_n;
wire   [0:0] start_for_core27_U0_dout;
wire    start_for_core27_U0_empty_n;
wire   [0:0] start_for_core28_U0_din;
wire    start_for_core28_U0_full_n;
wire   [0:0] start_for_core28_U0_dout;
wire    start_for_core28_U0_empty_n;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_start_full_n;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_start_write;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_start_full_n;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_start_write;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_U0_start_full_n;
wire    Axi2_MultiStreams_ap_uint_512_3750_2_U0_start_write;
wire   [0:0] start_for_core_start_Block_split5462_proc35_U0_din;
wire    start_for_core_start_Block_split5462_proc35_U0_full_n;
wire   [0:0] start_for_core_start_Block_split5462_proc35_U0_dout;
wire    start_for_core_start_Block_split5462_proc35_U0_empty_n;
wire    core28_U0_start_full_n;
wire    core28_U0_start_write;
wire    core_start_Block_split5462_proc35_U0_start_full_n;
wire    core_start_Block_split5462_proc35_U0_start_write;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_core_start_entry3_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_ready = 1'b0;
end

nbody_core_start_entry3 core_start_entry3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(core_start_entry3_U0_ap_start),
    .start_full_n(start_for_core_start_entry38_U0_full_n),
    .ap_done(core_start_entry3_U0_ap_done),
    .ap_continue(core_start_entry3_U0_ap_continue),
    .ap_idle(core_start_entry3_U0_ap_idle),
    .ap_ready(core_start_entry3_U0_ap_ready),
    .start_out(core_start_entry3_U0_start_out),
    .start_write(core_start_entry3_U0_start_write),
    .x_val(x_val),
    .y_val(y_val),
    .z_val(z_val),
    .EPS(EPS),
    .x_val_out_din(core_start_entry3_U0_x_val_out_din),
    .x_val_out_full_n(x_val_c1_full_n),
    .x_val_out_write(core_start_entry3_U0_x_val_out_write),
    .y_val_out_din(core_start_entry3_U0_y_val_out_din),
    .y_val_out_full_n(y_val_c2_full_n),
    .y_val_out_write(core_start_entry3_U0_y_val_out_write),
    .z_val_out_din(core_start_entry3_U0_z_val_out_din),
    .z_val_out_full_n(z_val_c3_full_n),
    .z_val_out_write(core_start_entry3_U0_z_val_out_write),
    .EPS_out_din(core_start_entry3_U0_EPS_out_din),
    .EPS_out_full_n(EPS_c4_full_n),
    .EPS_out_write(core_start_entry3_U0_EPS_out_write)
);

nbody_core_start_entry38 core_start_entry38_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(core_start_entry38_U0_ap_start),
    .ap_done(core_start_entry38_U0_ap_done),
    .ap_continue(core_start_entry38_U0_ap_continue),
    .ap_idle(core_start_entry38_U0_ap_idle),
    .ap_ready(core_start_entry38_U0_ap_ready),
    .x_val_dout(x_val_c1_dout),
    .x_val_empty_n(x_val_c1_empty_n),
    .x_val_read(core_start_entry38_U0_x_val_read),
    .y_val_dout(y_val_c2_dout),
    .y_val_empty_n(y_val_c2_empty_n),
    .y_val_read(core_start_entry38_U0_y_val_read),
    .z_val_dout(z_val_c3_dout),
    .z_val_empty_n(z_val_c3_empty_n),
    .z_val_read(core_start_entry38_U0_z_val_read),
    .EPS_dout(EPS_c4_dout),
    .EPS_empty_n(EPS_c4_empty_n),
    .EPS_read(core_start_entry38_U0_EPS_read),
    .x_val_out_din(core_start_entry38_U0_x_val_out_din),
    .x_val_out_full_n(x_val_c_full_n),
    .x_val_out_write(core_start_entry38_U0_x_val_out_write),
    .x_val_out1_din(core_start_entry38_U0_x_val_out1_din),
    .x_val_out1_full_n(x_val_c69_full_n),
    .x_val_out1_write(core_start_entry38_U0_x_val_out1_write),
    .y_val_out_din(core_start_entry38_U0_y_val_out_din),
    .y_val_out_full_n(y_val_c_full_n),
    .y_val_out_write(core_start_entry38_U0_y_val_out_write),
    .y_val_out2_din(core_start_entry38_U0_y_val_out2_din),
    .y_val_out2_full_n(y_val_c70_full_n),
    .y_val_out2_write(core_start_entry38_U0_y_val_out2_write),
    .z_val_out_din(core_start_entry38_U0_z_val_out_din),
    .z_val_out_full_n(z_val_c_full_n),
    .z_val_out_write(core_start_entry38_U0_z_val_out_write),
    .z_val_out3_din(core_start_entry38_U0_z_val_out3_din),
    .z_val_out3_full_n(z_val_c71_full_n),
    .z_val_out3_write(core_start_entry38_U0_z_val_out3_write),
    .EPS_out_din(core_start_entry38_U0_EPS_out_din),
    .EPS_out_full_n(EPS_c_full_n),
    .EPS_out_write(core_start_entry38_U0_EPS_out_write),
    .EPS_out4_din(core_start_entry38_U0_EPS_out4_din),
    .EPS_out4_full_n(EPS_c72_full_n),
    .EPS_out4_write(core_start_entry38_U0_EPS_out4_write)
);

nbody_Axi2_MultiStreams_ap_uint_512_3750_2_24 Axi2_MultiStreams_ap_uint_512_3750_2_24_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_start),
    .start_full_n(Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_start_full_n),
    .ap_done(Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_done),
    .ap_continue(Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_continue),
    .ap_idle(Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_idle),
    .ap_ready(Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_ready),
    .start_out(Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_start_out),
    .start_write(Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_start_write),
    .streamOut_V_V_din(Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_streamOut_V_V_din),
    .streamOut_V_V_full_n(stream_x_0_V_V_full_n),
    .streamOut_V_V_write(Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_streamOut_V_V_write),
    .streamOut_V_V1_din(Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_streamOut_V_V1_din),
    .streamOut_V_V1_full_n(stream_x_1_V_V_full_n),
    .streamOut_V_V1_write(Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_streamOut_V_V1_write),
    .input_V_address0(Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_input_V_address0),
    .input_V_ce0(Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_input_V_ce0),
    .input_V_q0(p_x_q0)
);

nbody_Axi2_MultiStreams_ap_uint_512_3750_2_25 Axi2_MultiStreams_ap_uint_512_3750_2_25_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_start),
    .ap_done(Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_done),
    .ap_continue(Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_continue),
    .ap_idle(Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_idle),
    .ap_ready(Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_ready),
    .streamOut_V_V_din(Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_streamOut_V_V_din),
    .streamOut_V_V_full_n(stream_y_0_V_V_full_n),
    .streamOut_V_V_write(Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_streamOut_V_V_write),
    .streamOut_V_V1_din(Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_streamOut_V_V1_din),
    .streamOut_V_V1_full_n(stream_y_1_V_V_full_n),
    .streamOut_V_V1_write(Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_streamOut_V_V1_write),
    .input_V_address0(Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_input_V_address0),
    .input_V_ce0(Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_input_V_ce0),
    .input_V_q0(p_y_q0)
);

nbody_Axi2_MultiStreams_ap_uint_512_3750_2_26 Axi2_MultiStreams_ap_uint_512_3750_2_26_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_start),
    .ap_done(Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_done),
    .ap_continue(Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_continue),
    .ap_idle(Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_idle),
    .ap_ready(Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_ready),
    .streamOut_V_V_din(Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_streamOut_V_V_din),
    .streamOut_V_V_full_n(stream_z_0_V_V_full_n),
    .streamOut_V_V_write(Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_streamOut_V_V_write),
    .streamOut_V_V1_din(Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_streamOut_V_V1_din),
    .streamOut_V_V1_full_n(stream_z_1_V_V_full_n),
    .streamOut_V_V1_write(Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_streamOut_V_V1_write),
    .input_V_address0(Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_input_V_address0),
    .input_V_ce0(Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_input_V_ce0),
    .input_V_q0(p_z_q0)
);

nbody_Axi2_MultiStreams_ap_uint_512_3750_2_s Axi2_MultiStreams_ap_uint_512_3750_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_start),
    .ap_done(Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_done),
    .ap_continue(Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_continue),
    .ap_idle(Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_idle),
    .ap_ready(Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_ready),
    .streamOut_V_V_din(Axi2_MultiStreams_ap_uint_512_3750_2_U0_streamOut_V_V_din),
    .streamOut_V_V_full_n(stream_c_0_V_V_full_n),
    .streamOut_V_V_write(Axi2_MultiStreams_ap_uint_512_3750_2_U0_streamOut_V_V_write),
    .streamOut_1_V_V_din(Axi2_MultiStreams_ap_uint_512_3750_2_U0_streamOut_1_V_V_din),
    .streamOut_1_V_V_full_n(stream_c_1_V_V_full_n),
    .streamOut_1_V_V_write(Axi2_MultiStreams_ap_uint_512_3750_2_U0_streamOut_1_V_V_write),
    .input_V_address0(Axi2_MultiStreams_ap_uint_512_3750_2_U0_input_V_address0),
    .input_V_ce0(Axi2_MultiStreams_ap_uint_512_3750_2_U0_input_V_ce0),
    .input_V_q0(c_q0)
);

nbody_core27 core27_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(core27_U0_ap_start),
    .start_full_n(start_for_core_start_Block_split5462_proc35_U0_full_n),
    .ap_done(core27_U0_ap_done),
    .ap_continue(core27_U0_ap_continue),
    .ap_idle(core27_U0_ap_idle),
    .ap_ready(core27_U0_ap_ready),
    .start_out(core27_U0_start_out),
    .start_write(core27_U0_start_write),
    .stream_x_0_V_V_dout(stream_x_0_V_V_dout),
    .stream_x_0_V_V_empty_n(stream_x_0_V_V_empty_n),
    .stream_x_0_V_V_read(core27_U0_stream_x_0_V_V_read),
    .stream_y_0_V_V_dout(stream_y_0_V_V_dout),
    .stream_y_0_V_V_empty_n(stream_y_0_V_V_empty_n),
    .stream_y_0_V_V_read(core27_U0_stream_y_0_V_V_read),
    .stream_z_0_V_V_dout(stream_z_0_V_V_dout),
    .stream_z_0_V_V_empty_n(stream_z_0_V_V_empty_n),
    .stream_z_0_V_V_read(core27_U0_stream_z_0_V_V_read),
    .stream_c_0_V_V_dout(stream_c_0_V_V_dout),
    .stream_c_0_V_V_empty_n(stream_c_0_V_V_empty_n),
    .stream_c_0_V_V_read(core27_U0_stream_c_0_V_V_read),
    .x_val_dout(x_val_c_dout),
    .x_val_empty_n(x_val_c_empty_n),
    .x_val_read(core27_U0_x_val_read),
    .y_val_dout(y_val_c_dout),
    .y_val_empty_n(y_val_c_empty_n),
    .y_val_read(core27_U0_y_val_read),
    .z_val_dout(z_val_c_dout),
    .z_val_empty_n(z_val_c_empty_n),
    .z_val_read(core27_U0_z_val_read),
    .EPS_dout(EPS_c_dout),
    .EPS_empty_n(EPS_c_empty_n),
    .EPS_read(core27_U0_EPS_read),
    .stream_out_x_0_V_din(core27_U0_stream_out_x_0_V_din),
    .stream_out_x_0_V_full_n(stream_out_x_0_V_full_n),
    .stream_out_x_0_V_write(core27_U0_stream_out_x_0_V_write),
    .stream_out_y_0_V_din(core27_U0_stream_out_y_0_V_din),
    .stream_out_y_0_V_full_n(stream_out_y_0_V_full_n),
    .stream_out_y_0_V_write(core27_U0_stream_out_y_0_V_write),
    .stream_out_z_0_V_din(core27_U0_stream_out_z_0_V_din),
    .stream_out_z_0_V_full_n(stream_out_z_0_V_full_n),
    .stream_out_z_0_V_write(core27_U0_stream_out_z_0_V_write)
);

nbody_core28 core28_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(core28_U0_ap_start),
    .ap_done(core28_U0_ap_done),
    .ap_continue(core28_U0_ap_continue),
    .ap_idle(core28_U0_ap_idle),
    .ap_ready(core28_U0_ap_ready),
    .stream_x_1_V_V_dout(stream_x_1_V_V_dout),
    .stream_x_1_V_V_empty_n(stream_x_1_V_V_empty_n),
    .stream_x_1_V_V_read(core28_U0_stream_x_1_V_V_read),
    .stream_y_1_V_V_dout(stream_y_1_V_V_dout),
    .stream_y_1_V_V_empty_n(stream_y_1_V_V_empty_n),
    .stream_y_1_V_V_read(core28_U0_stream_y_1_V_V_read),
    .stream_z_1_V_V_dout(stream_z_1_V_V_dout),
    .stream_z_1_V_V_empty_n(stream_z_1_V_V_empty_n),
    .stream_z_1_V_V_read(core28_U0_stream_z_1_V_V_read),
    .stream_c_1_V_V_dout(stream_c_1_V_V_dout),
    .stream_c_1_V_V_empty_n(stream_c_1_V_V_empty_n),
    .stream_c_1_V_V_read(core28_U0_stream_c_1_V_V_read),
    .x_val_dout(x_val_c69_dout),
    .x_val_empty_n(x_val_c69_empty_n),
    .x_val_read(core28_U0_x_val_read),
    .y_val_dout(y_val_c70_dout),
    .y_val_empty_n(y_val_c70_empty_n),
    .y_val_read(core28_U0_y_val_read),
    .z_val_dout(z_val_c71_dout),
    .z_val_empty_n(z_val_c71_empty_n),
    .z_val_read(core28_U0_z_val_read),
    .EPS_dout(EPS_c72_dout),
    .EPS_empty_n(EPS_c72_empty_n),
    .EPS_read(core28_U0_EPS_read),
    .stream_out_x_1_V_din(core28_U0_stream_out_x_1_V_din),
    .stream_out_x_1_V_full_n(stream_out_x_1_V_full_n),
    .stream_out_x_1_V_write(core28_U0_stream_out_x_1_V_write),
    .stream_out_y_1_V_din(core28_U0_stream_out_y_1_V_din),
    .stream_out_y_1_V_full_n(stream_out_y_1_V_full_n),
    .stream_out_y_1_V_write(core28_U0_stream_out_y_1_V_write),
    .stream_out_z_1_V_din(core28_U0_stream_out_z_1_V_din),
    .stream_out_z_1_V_full_n(stream_out_z_1_V_full_n),
    .stream_out_z_1_V_write(core28_U0_stream_out_z_1_V_write)
);

nbody_core_start_Block_split5462_proc35 core_start_Block_split5462_proc35_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(core_start_Block_split5462_proc35_U0_ap_start),
    .ap_done(core_start_Block_split5462_proc35_U0_ap_done),
    .ap_continue(core_start_Block_split5462_proc35_U0_ap_continue),
    .ap_idle(core_start_Block_split5462_proc35_U0_ap_idle),
    .ap_ready(core_start_Block_split5462_proc35_U0_ap_ready),
    .stream_out_x_0_V_dout(stream_out_x_0_V_dout),
    .stream_out_x_0_V_empty_n(stream_out_x_0_V_empty_n),
    .stream_out_x_0_V_read(core_start_Block_split5462_proc35_U0_stream_out_x_0_V_read),
    .stream_out_y_0_V_dout(stream_out_y_0_V_dout),
    .stream_out_y_0_V_empty_n(stream_out_y_0_V_empty_n),
    .stream_out_y_0_V_read(core_start_Block_split5462_proc35_U0_stream_out_y_0_V_read),
    .stream_out_z_0_V_dout(stream_out_z_0_V_dout),
    .stream_out_z_0_V_empty_n(stream_out_z_0_V_empty_n),
    .stream_out_z_0_V_read(core_start_Block_split5462_proc35_U0_stream_out_z_0_V_read),
    .stream_out_x_1_V_dout(stream_out_x_1_V_dout),
    .stream_out_x_1_V_empty_n(stream_out_x_1_V_empty_n),
    .stream_out_x_1_V_read(core_start_Block_split5462_proc35_U0_stream_out_x_1_V_read),
    .stream_out_y_1_V_dout(stream_out_y_1_V_dout),
    .stream_out_y_1_V_empty_n(stream_out_y_1_V_empty_n),
    .stream_out_y_1_V_read(core_start_Block_split5462_proc35_U0_stream_out_y_1_V_read),
    .stream_out_z_1_V_dout(stream_out_z_1_V_dout),
    .stream_out_z_1_V_empty_n(stream_out_z_1_V_empty_n),
    .stream_out_z_1_V_read(core_start_Block_split5462_proc35_U0_stream_out_z_1_V_read),
    .out_x275_din(core_start_Block_split5462_proc35_U0_out_x275_din),
    .out_x275_full_n(out_x275_full_n),
    .out_x275_write(core_start_Block_split5462_proc35_U0_out_x275_write),
    .out_y276_din(core_start_Block_split5462_proc35_U0_out_y276_din),
    .out_y276_full_n(out_y276_full_n),
    .out_y276_write(core_start_Block_split5462_proc35_U0_out_y276_write),
    .out_z277_din(core_start_Block_split5462_proc35_U0_out_z277_din),
    .out_z277_full_n(out_z277_full_n),
    .out_z277_write(core_start_Block_split5462_proc35_U0_out_z277_write)
);

nbody_fifo_w64_d2_S x_val_c1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(core_start_entry3_U0_x_val_out_din),
    .if_full_n(x_val_c1_full_n),
    .if_write(core_start_entry3_U0_x_val_out_write),
    .if_dout(x_val_c1_dout),
    .if_empty_n(x_val_c1_empty_n),
    .if_read(core_start_entry38_U0_x_val_read)
);

nbody_fifo_w64_d2_S y_val_c2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(core_start_entry3_U0_y_val_out_din),
    .if_full_n(y_val_c2_full_n),
    .if_write(core_start_entry3_U0_y_val_out_write),
    .if_dout(y_val_c2_dout),
    .if_empty_n(y_val_c2_empty_n),
    .if_read(core_start_entry38_U0_y_val_read)
);

nbody_fifo_w64_d2_S z_val_c3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(core_start_entry3_U0_z_val_out_din),
    .if_full_n(z_val_c3_full_n),
    .if_write(core_start_entry3_U0_z_val_out_write),
    .if_dout(z_val_c3_dout),
    .if_empty_n(z_val_c3_empty_n),
    .if_read(core_start_entry38_U0_z_val_read)
);

nbody_fifo_w32_d2_S EPS_c4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(core_start_entry3_U0_EPS_out_din),
    .if_full_n(EPS_c4_full_n),
    .if_write(core_start_entry3_U0_EPS_out_write),
    .if_dout(EPS_c4_dout),
    .if_empty_n(EPS_c4_empty_n),
    .if_read(core_start_entry38_U0_EPS_read)
);

nbody_fifo_w32_d3_S x_val_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(core_start_entry38_U0_x_val_out_din),
    .if_full_n(x_val_c_full_n),
    .if_write(core_start_entry38_U0_x_val_out_write),
    .if_dout(x_val_c_dout),
    .if_empty_n(x_val_c_empty_n),
    .if_read(core27_U0_x_val_read)
);

nbody_fifo_w64_d3_S x_val_c69_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(core_start_entry38_U0_x_val_out1_din),
    .if_full_n(x_val_c69_full_n),
    .if_write(core_start_entry38_U0_x_val_out1_write),
    .if_dout(x_val_c69_dout),
    .if_empty_n(x_val_c69_empty_n),
    .if_read(core28_U0_x_val_read)
);

nbody_fifo_w32_d3_S y_val_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(core_start_entry38_U0_y_val_out_din),
    .if_full_n(y_val_c_full_n),
    .if_write(core_start_entry38_U0_y_val_out_write),
    .if_dout(y_val_c_dout),
    .if_empty_n(y_val_c_empty_n),
    .if_read(core27_U0_y_val_read)
);

nbody_fifo_w64_d3_S y_val_c70_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(core_start_entry38_U0_y_val_out2_din),
    .if_full_n(y_val_c70_full_n),
    .if_write(core_start_entry38_U0_y_val_out2_write),
    .if_dout(y_val_c70_dout),
    .if_empty_n(y_val_c70_empty_n),
    .if_read(core28_U0_y_val_read)
);

nbody_fifo_w32_d3_S z_val_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(core_start_entry38_U0_z_val_out_din),
    .if_full_n(z_val_c_full_n),
    .if_write(core_start_entry38_U0_z_val_out_write),
    .if_dout(z_val_c_dout),
    .if_empty_n(z_val_c_empty_n),
    .if_read(core27_U0_z_val_read)
);

nbody_fifo_w64_d3_S z_val_c71_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(core_start_entry38_U0_z_val_out3_din),
    .if_full_n(z_val_c71_full_n),
    .if_write(core_start_entry38_U0_z_val_out3_write),
    .if_dout(z_val_c71_dout),
    .if_empty_n(z_val_c71_empty_n),
    .if_read(core28_U0_z_val_read)
);

nbody_fifo_w32_d3_S EPS_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(core_start_entry38_U0_EPS_out_din),
    .if_full_n(EPS_c_full_n),
    .if_write(core_start_entry38_U0_EPS_out_write),
    .if_dout(EPS_c_dout),
    .if_empty_n(EPS_c_empty_n),
    .if_read(core27_U0_EPS_read)
);

nbody_fifo_w32_d3_S EPS_c72_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(core_start_entry38_U0_EPS_out4_din),
    .if_full_n(EPS_c72_full_n),
    .if_write(core_start_entry38_U0_EPS_out4_write),
    .if_dout(EPS_c72_dout),
    .if_empty_n(EPS_c72_empty_n),
    .if_read(core28_U0_EPS_read)
);

nbody_fifo_w512_d1_S stream_x_0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_streamOut_V_V_din),
    .if_full_n(stream_x_0_V_V_full_n),
    .if_write(Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_streamOut_V_V_write),
    .if_dout(stream_x_0_V_V_dout),
    .if_empty_n(stream_x_0_V_V_empty_n),
    .if_read(core27_U0_stream_x_0_V_V_read)
);

nbody_fifo_w512_d1_S stream_x_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_streamOut_V_V1_din),
    .if_full_n(stream_x_1_V_V_full_n),
    .if_write(Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_streamOut_V_V1_write),
    .if_dout(stream_x_1_V_V_dout),
    .if_empty_n(stream_x_1_V_V_empty_n),
    .if_read(core28_U0_stream_x_1_V_V_read)
);

nbody_fifo_w512_d1_S stream_y_0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_streamOut_V_V_din),
    .if_full_n(stream_y_0_V_V_full_n),
    .if_write(Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_streamOut_V_V_write),
    .if_dout(stream_y_0_V_V_dout),
    .if_empty_n(stream_y_0_V_V_empty_n),
    .if_read(core27_U0_stream_y_0_V_V_read)
);

nbody_fifo_w512_d1_S stream_y_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_streamOut_V_V1_din),
    .if_full_n(stream_y_1_V_V_full_n),
    .if_write(Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_streamOut_V_V1_write),
    .if_dout(stream_y_1_V_V_dout),
    .if_empty_n(stream_y_1_V_V_empty_n),
    .if_read(core28_U0_stream_y_1_V_V_read)
);

nbody_fifo_w512_d1_S stream_z_0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_streamOut_V_V_din),
    .if_full_n(stream_z_0_V_V_full_n),
    .if_write(Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_streamOut_V_V_write),
    .if_dout(stream_z_0_V_V_dout),
    .if_empty_n(stream_z_0_V_V_empty_n),
    .if_read(core27_U0_stream_z_0_V_V_read)
);

nbody_fifo_w512_d1_S stream_z_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_streamOut_V_V1_din),
    .if_full_n(stream_z_1_V_V_full_n),
    .if_write(Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_streamOut_V_V1_write),
    .if_dout(stream_z_1_V_V_dout),
    .if_empty_n(stream_z_1_V_V_empty_n),
    .if_read(core28_U0_stream_z_1_V_V_read)
);

nbody_fifo_w512_d1_S stream_c_0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Axi2_MultiStreams_ap_uint_512_3750_2_U0_streamOut_V_V_din),
    .if_full_n(stream_c_0_V_V_full_n),
    .if_write(Axi2_MultiStreams_ap_uint_512_3750_2_U0_streamOut_V_V_write),
    .if_dout(stream_c_0_V_V_dout),
    .if_empty_n(stream_c_0_V_V_empty_n),
    .if_read(core27_U0_stream_c_0_V_V_read)
);

nbody_fifo_w512_d1_S stream_c_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Axi2_MultiStreams_ap_uint_512_3750_2_U0_streamOut_1_V_V_din),
    .if_full_n(stream_c_1_V_V_full_n),
    .if_write(Axi2_MultiStreams_ap_uint_512_3750_2_U0_streamOut_1_V_V_write),
    .if_dout(stream_c_1_V_V_dout),
    .if_empty_n(stream_c_1_V_V_empty_n),
    .if_read(core28_U0_stream_c_1_V_V_read)
);

nbody_fifo_w32_d1_S stream_out_x_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(core27_U0_stream_out_x_0_V_din),
    .if_full_n(stream_out_x_0_V_full_n),
    .if_write(core27_U0_stream_out_x_0_V_write),
    .if_dout(stream_out_x_0_V_dout),
    .if_empty_n(stream_out_x_0_V_empty_n),
    .if_read(core_start_Block_split5462_proc35_U0_stream_out_x_0_V_read)
);

nbody_fifo_w32_d1_S stream_out_y_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(core27_U0_stream_out_y_0_V_din),
    .if_full_n(stream_out_y_0_V_full_n),
    .if_write(core27_U0_stream_out_y_0_V_write),
    .if_dout(stream_out_y_0_V_dout),
    .if_empty_n(stream_out_y_0_V_empty_n),
    .if_read(core_start_Block_split5462_proc35_U0_stream_out_y_0_V_read)
);

nbody_fifo_w32_d1_S stream_out_z_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(core27_U0_stream_out_z_0_V_din),
    .if_full_n(stream_out_z_0_V_full_n),
    .if_write(core27_U0_stream_out_z_0_V_write),
    .if_dout(stream_out_z_0_V_dout),
    .if_empty_n(stream_out_z_0_V_empty_n),
    .if_read(core_start_Block_split5462_proc35_U0_stream_out_z_0_V_read)
);

nbody_fifo_w32_d1_S stream_out_x_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(core28_U0_stream_out_x_1_V_din),
    .if_full_n(stream_out_x_1_V_full_n),
    .if_write(core28_U0_stream_out_x_1_V_write),
    .if_dout(stream_out_x_1_V_dout),
    .if_empty_n(stream_out_x_1_V_empty_n),
    .if_read(core_start_Block_split5462_proc35_U0_stream_out_x_1_V_read)
);

nbody_fifo_w32_d1_S stream_out_y_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(core28_U0_stream_out_y_1_V_din),
    .if_full_n(stream_out_y_1_V_full_n),
    .if_write(core28_U0_stream_out_y_1_V_write),
    .if_dout(stream_out_y_1_V_dout),
    .if_empty_n(stream_out_y_1_V_empty_n),
    .if_read(core_start_Block_split5462_proc35_U0_stream_out_y_1_V_read)
);

nbody_fifo_w32_d1_S stream_out_z_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(core28_U0_stream_out_z_1_V_din),
    .if_full_n(stream_out_z_1_V_full_n),
    .if_write(core28_U0_stream_out_z_1_V_write),
    .if_dout(stream_out_z_1_V_dout),
    .if_empty_n(stream_out_z_1_V_empty_n),
    .if_read(core_start_Block_split5462_proc35_U0_stream_out_z_1_V_read)
);

nbody_start_for_core_start_entry38_U0 start_for_core_start_entry38_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_core_start_entry38_U0_din),
    .if_full_n(start_for_core_start_entry38_U0_full_n),
    .if_write(core_start_entry3_U0_start_write),
    .if_dout(start_for_core_start_entry38_U0_dout),
    .if_empty_n(start_for_core_start_entry38_U0_empty_n),
    .if_read(core_start_entry38_U0_ap_ready)
);

nbody_start_for_core27_U0 start_for_core27_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_core27_U0_din),
    .if_full_n(start_for_core27_U0_full_n),
    .if_write(Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_start_write),
    .if_dout(start_for_core27_U0_dout),
    .if_empty_n(start_for_core27_U0_empty_n),
    .if_read(core27_U0_ap_ready)
);

nbody_start_for_core28_U0 start_for_core28_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_core28_U0_din),
    .if_full_n(start_for_core28_U0_full_n),
    .if_write(Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_start_write),
    .if_dout(start_for_core28_U0_dout),
    .if_empty_n(start_for_core28_U0_empty_n),
    .if_read(core28_U0_ap_ready)
);

nbody_start_for_core_start_Block_split5462_proc35_U0 start_for_core_start_Block_split5462_proc35_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_core_start_Block_split5462_proc35_U0_din),
    .if_full_n(start_for_core_start_Block_split5462_proc35_U0_full_n),
    .if_write(core27_U0_start_write),
    .if_dout(start_for_core_start_Block_split5462_proc35_U0_dout),
    .if_empty_n(start_for_core_start_Block_split5462_proc35_U0_empty_n),
    .if_read(core_start_Block_split5462_proc35_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_ready <= ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_ready <= ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_ready <= ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_ready <= ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_core_start_entry3_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_core_start_entry3_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_core_start_entry3_U0_ap_ready <= ap_sync_core_start_entry3_U0_ap_ready;
        end
    end
end

assign Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_continue = 1'b1;

assign Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_start = ((ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_ready ^ 1'b1) & ap_start);

assign Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_start_full_n = (start_for_core28_U0_full_n & start_for_core27_U0_full_n);

assign Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_continue = 1'b1;

assign Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_start = ((ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_ready ^ 1'b1) & ap_start);

assign Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_start_full_n = 1'b1;

assign Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_start_write = 1'b0;

assign Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_continue = 1'b1;

assign Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_start = ((ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_ready ^ 1'b1) & ap_start);

assign Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_start_full_n = 1'b1;

assign Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_start_write = 1'b0;

assign Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_continue = 1'b1;

assign Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_start = ((ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_ready ^ 1'b1) & ap_start);

assign Axi2_MultiStreams_ap_uint_512_3750_2_U0_start_full_n = 1'b1;

assign Axi2_MultiStreams_ap_uint_512_3750_2_U0_start_write = 1'b0;

assign ap_done = core_start_Block_split5462_proc35_U0_ap_done;

assign ap_idle = (core_start_entry3_U0_ap_idle & core_start_entry38_U0_ap_idle & core_start_Block_split5462_proc35_U0_ap_idle & core28_U0_ap_idle & core27_U0_ap_idle & Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_idle & Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_idle & Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_idle & Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_ready = (ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_ready | Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_ready);

assign ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_ready = (ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_ready | Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_ready);

assign ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_ready = (ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_ready | Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_ready);

assign ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_ready = (ap_sync_reg_Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_ready | Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_ready);

assign ap_sync_continue = ap_continue;

assign ap_sync_core_start_entry3_U0_ap_ready = (core_start_entry3_U0_ap_ready | ap_sync_reg_core_start_entry3_U0_ap_ready);

assign ap_sync_done = core_start_Block_split5462_proc35_U0_ap_done;

assign ap_sync_ready = (ap_sync_core_start_entry3_U0_ap_ready & ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_U0_ap_ready & ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_ap_ready & ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_ap_ready & ap_sync_Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_ap_ready);

assign c_address0 = Axi2_MultiStreams_ap_uint_512_3750_2_U0_input_V_address0;

assign c_address1 = 12'd0;

assign c_ce0 = Axi2_MultiStreams_ap_uint_512_3750_2_U0_input_V_ce0;

assign c_ce1 = 1'b0;

assign c_d0 = 512'd0;

assign c_d1 = 512'd0;

assign c_we0 = 1'b0;

assign c_we1 = 1'b0;

assign core27_U0_ap_continue = 1'b1;

assign core27_U0_ap_start = start_for_core27_U0_empty_n;

assign core28_U0_ap_continue = 1'b1;

assign core28_U0_ap_start = start_for_core28_U0_empty_n;

assign core28_U0_start_full_n = 1'b1;

assign core28_U0_start_write = 1'b0;

assign core_start_Block_split5462_proc35_U0_ap_continue = ap_continue;

assign core_start_Block_split5462_proc35_U0_ap_start = start_for_core_start_Block_split5462_proc35_U0_empty_n;

assign core_start_Block_split5462_proc35_U0_start_full_n = 1'b1;

assign core_start_Block_split5462_proc35_U0_start_write = 1'b0;

assign core_start_entry38_U0_ap_continue = 1'b1;

assign core_start_entry38_U0_ap_start = start_for_core_start_entry38_U0_empty_n;

assign core_start_entry38_U0_start_full_n = 1'b1;

assign core_start_entry38_U0_start_write = 1'b0;

assign core_start_entry3_U0_ap_continue = 1'b1;

assign core_start_entry3_U0_ap_start = ((ap_sync_reg_core_start_entry3_U0_ap_ready ^ 1'b1) & ap_start);

assign out_x275_din = core_start_Block_split5462_proc35_U0_out_x275_din;

assign out_x275_write = core_start_Block_split5462_proc35_U0_out_x275_write;

assign out_y276_din = core_start_Block_split5462_proc35_U0_out_y276_din;

assign out_y276_write = core_start_Block_split5462_proc35_U0_out_y276_write;

assign out_z277_din = core_start_Block_split5462_proc35_U0_out_z277_din;

assign out_z277_write = core_start_Block_split5462_proc35_U0_out_z277_write;

assign p_x_address0 = Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_input_V_address0;

assign p_x_address1 = 12'd0;

assign p_x_ce0 = Axi2_MultiStreams_ap_uint_512_3750_2_24_U0_input_V_ce0;

assign p_x_ce1 = 1'b0;

assign p_x_d0 = 512'd0;

assign p_x_d1 = 512'd0;

assign p_x_we0 = 1'b0;

assign p_x_we1 = 1'b0;

assign p_y_address0 = Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_input_V_address0;

assign p_y_address1 = 12'd0;

assign p_y_ce0 = Axi2_MultiStreams_ap_uint_512_3750_2_25_U0_input_V_ce0;

assign p_y_ce1 = 1'b0;

assign p_y_d0 = 512'd0;

assign p_y_d1 = 512'd0;

assign p_y_we0 = 1'b0;

assign p_y_we1 = 1'b0;

assign p_z_address0 = Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_input_V_address0;

assign p_z_address1 = 12'd0;

assign p_z_ce0 = Axi2_MultiStreams_ap_uint_512_3750_2_26_U0_input_V_ce0;

assign p_z_ce1 = 1'b0;

assign p_z_d0 = 512'd0;

assign p_z_d1 = 512'd0;

assign p_z_we0 = 1'b0;

assign p_z_we1 = 1'b0;

assign start_for_core27_U0_din = 1'b1;

assign start_for_core28_U0_din = 1'b1;

assign start_for_core_start_Block_split5462_proc35_U0_din = 1'b1;

assign start_for_core_start_entry38_U0_din = 1'b1;

endmodule //nbody_core_start
