Source Block: oh/emmu/hdl/emmu.v@61:71@HdlIdDef
       
   /*****************************/
   /*REGISTERS                  */
   /*****************************/
   reg 		      emmu_access_out;
   reg [PW-1:0]       emmu_packet_reg;
   wire [63:0] 	      emmu_dstaddr_out;
   
   
   wire [47:0] 	      emmu_lookup_data;
   wire [63:0] 	      mi_wr_data;

Diff Content:
- 66    reg [PW-1:0]       emmu_packet_reg;

Clone Blocks:
Clone Blocks 1:
oh/emmu/hdl/emmu.v@66:76
   reg [PW-1:0]       emmu_packet_reg;
   wire [63:0] 	      emmu_dstaddr_out;
   
   
   wire [47:0] 	      emmu_lookup_data;
   wire [63:0] 	      mi_wr_data;
   wire [5:0] 	      mi_wr_vec;
   wire 	      mi_match;
   

   /*****************************/

Clone Blocks 2:
oh/emmu/hdl/emmu.v@62:72
   /*****************************/
   /*REGISTERS                  */
   /*****************************/
   reg 		      emmu_access_out;
   reg [PW-1:0]       emmu_packet_reg;
   wire [63:0] 	      emmu_dstaddr_out;
   
   
   wire [47:0] 	      emmu_lookup_data;
   wire [63:0] 	      mi_wr_data;
   wire [5:0] 	      mi_wr_vec;

Clone Blocks 3:
oh/emmu/hdl/emmu.v@65:75
   reg 		      emmu_access_out;
   reg [PW-1:0]       emmu_packet_reg;
   wire [63:0] 	      emmu_dstaddr_out;
   
   
   wire [47:0] 	      emmu_lookup_data;
   wire [63:0] 	      mi_wr_data;
   wire [5:0] 	      mi_wr_vec;
   wire 	      mi_match;
   


Clone Blocks 4:
oh/emmu/hdl/emmu.v@67:77
   wire [63:0] 	      emmu_dstaddr_out;
   
   
   wire [47:0] 	      emmu_lookup_data;
   wire [63:0] 	      mi_wr_data;
   wire [5:0] 	      mi_wr_vec;
   wire 	      mi_match;
   

   /*****************************/
   /*MMU WRITE LOGIC            */

