Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec  5 05:45:30 2018
| Host         : c3-windows10 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file digital_lock_control_sets_placed.rpt
| Design       : digital_lock
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    35 |
| Unused register locations in slices containing registers |   177 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              67 |           27 |
| No           | No                    | Yes                    |              42 |           14 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              72 |           17 |
| Yes          | No                    | Yes                    |              24 |           10 |
| Yes          | Yes                   | No                     |              18 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------+------------------------------------------------+----------------------------------+------------------+----------------+
|             Clock Signal             |                  Enable Signal                 |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+--------------------------------------+------------------------------------------------+----------------------------------+------------------+----------------+
|  main_fsm/enable_display_reg_i_2_n_0 |                                                |                                  |                1 |              1 |
|  main_fsm/enable_set_reg_i_2_n_0     |                                                |                                  |                1 |              1 |
|  main_fsm/reset_open_reg_i_2_n_0     |                                                |                                  |                1 |              1 |
|  main_fsm/enable_open_reg_i_2_n_0    |                                                |                                  |                1 |              1 |
|  main_fsm/reset_display_reg_i_2_n_0  |                                                |                                  |                1 |              1 |
|  main_fsm/reset_set_reg_i_2_n_0      |                                                |                                  |                1 |              1 |
|  slow_clk_BUFG                       |                                                | main_fsm/AR[0]                   |                1 |              1 |
|  slow_clk_BUFG                       |                                                | main_fsm/done_reg[0]             |                1 |              1 |
|  slow_clk_BUFG                       |                                                | main_fsm/done_reg_0[0]           |                1 |              1 |
|  slow_clk_BUFG                       |                                                | main_fsm/done_reg_1[0]           |                1 |              1 |
|  main_fsm/enable_code_reg_i_2_n_0    |                                                |                                  |                1 |              2 |
|  slow_clk_BUFG                       |                                                |                                  |                1 |              2 |
|  slow_clk_BUFG                       | main_fsm/code_entry_two[3]_i_1_n_0             |                                  |                1 |              4 |
|  slow_clk_BUFG                       | main_fsm/code_entry_zero[3]_i_1_n_0            |                                  |                1 |              4 |
|  slow_clk_BUFG                       | main_fsm/code_entry_four[3]_i_1_n_0            |                                  |                1 |              4 |
|  slow_clk_BUFG                       | main_fsm/code_entry_one[3]_i_1_n_0             |                                  |                1 |              4 |
|  slow_clk_BUFG                       | main_fsm/code_entry_five[3]_i_1_n_0            |                                  |                1 |              4 |
|  slow_clk_BUFG                       | main_fsm/new_code_two[3]_i_1_n_0               |                                  |                1 |              4 |
|  slow_clk_BUFG                       | main_fsm/new_code_zero[3]_i_1_n_0              |                                  |                1 |              4 |
|  slow_clk_BUFG                       | main_fsm/new_code_one[3]_i_1_n_0               |                                  |                1 |              4 |
|  slow_clk_BUFG                       | main_fsm/new_code_four[3]_i_1_n_0              |                                  |                1 |              4 |
|  slow_clk_BUFG                       | main_fsm/new_code_five[3]_i_1_n_0              |                                  |                1 |              4 |
|  slow_clk_BUFG                       | main_fsm/new_code_three[3]_i_1_n_0             |                                  |                1 |              4 |
|  slow_clk_BUFG                       | set_timer/current_count0                       | main_fsm/done_reg[0]             |                1 |              4 |
|  slow_clk_BUFG                       | display_timer/current_count0                   | main_fsm/done_reg_1[0]           |                1 |              4 |
|  slow_clk_BUFG                       | main_fsm/code_entry_three[3]_i_1_n_0           |                                  |                1 |              4 |
|  slow_clk_BUFG                       | code_timer/current_count0                      | main_fsm/AR[0]                   |                1 |              5 |
|  slow_clk_BUFG                       | open_timer/current_count0                      | main_fsm/done_reg_0[0]           |                1 |              5 |
|  slow_clk_BUFG                       | main_fsm/FSM_sequential_next_state[5]_i_1_n_0  | reset_IBUF                       |                6 |              6 |
|  clk_IBUF_BUFG                       | ic/debounce_ps2_clk/sel                        | ic/debounce_ps2_clk/counter_set  |                2 |              9 |
|  clk_IBUF_BUFG                       | ic/debounce_ps2_data/counter_out[8]_i_2__0_n_0 | ic/debounce_ps2_data/counter_set |                3 |              9 |
| ~ic/debounce_ps2_clk/ps2_clk_int     |                                                | ic/ps2_word[10]_i_1_n_0          |                3 |             10 |
|  slow_clk_BUFG                       | main_fsm/code_four[3]_i_1_n_0                  |                                  |                5 |             24 |
|  clk_IBUF_BUFG                       |                                                | ic/clear                         |                7 |             28 |
|  clk_IBUF_BUFG                       |                                                |                                  |               19 |             57 |
+--------------------------------------+------------------------------------------------+----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    10 |
| 2      |                     2 |
| 4      |                    14 |
| 5      |                     2 |
| 6      |                     1 |
| 9      |                     2 |
| 10     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


