INFO: [VRFC 10-163] Analyzing VHDL file "/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.sim/sim_1/synth/func/transceiver_module_tb1_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BER_circuit_64_bit_input
INFO: [VRFC 10-307] analyzing entity FBERT
INFO: [VRFC 10-307] analyzing entity RX_syncronizer
INFO: [VRFC 10-307] analyzing entity TX_syncronizer
INFO: [VRFC 10-307] analyzing entity compressor_buffer
INFO: [VRFC 10-307] analyzing entity data_generator
INFO: [VRFC 10-307] analyzing entity exdes_TX_logic
INFO: [VRFC 10-307] analyzing entity gfmul
INFO: [VRFC 10-307] analyzing entity gtwizard_0_BLOCK_SYNC_SM_alt
INFO: [VRFC 10-307] analyzing entity gtwizard_0_DESCRAMBLER_alt
INFO: [VRFC 10-307] analyzing entity gtwizard_0_SCRAMBLER_alt
INFO: [VRFC 10-307] analyzing entity syncalc
INFO: [VRFC 10-307] analyzing entity synenc_reg
INFO: [VRFC 10-307] analyzing entity word_compressor_113IN_to_64OUT
INFO: [VRFC 10-307] analyzing entity word_compressor_127IN_to_64OUT
INFO: [VRFC 10-307] analyzing entity word_expander_64IN_to_113OUT
INFO: [VRFC 10-307] analyzing entity word_expander_64IN_to_127OUT
INFO: [VRFC 10-307] analyzing entity BER_calculator
INFO: [VRFC 10-307] analyzing entity chien
INFO: [VRFC 10-307] analyzing entity bch_peterson
INFO: [VRFC 10-307] analyzing entity transceiver_module
INFO: [VRFC 10-307] analyzing entity top_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/reference_data_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/BER_calculator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BER_calculator
WARNING: [VRFC 10-1193] overwriting existing primary unit ber_calculator [/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/BER_calculator.vhd:35]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/BER_circuit_64_bit_input.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BER_circuit_64_bit_input
WARNING: [VRFC 10-1193] overwriting existing primary unit ber_circuit_64_bit_input [/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/BER_circuit_64_bit_input.vhd:36]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/FBERT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FBERT
WARNING: [VRFC 10-1193] overwriting existing primary unit fbert [/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/FBERT.vhd:34]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/transceiever_module/GTHE2_SIM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GTHE2_SIM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/RX_syncronizer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RX_syncronizer
WARNING: [VRFC 10-1193] overwriting existing primary unit rx_syncronizer [/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/RX_syncronizer.vhd:35]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/TX_syncronizer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TX_syncronizer
WARNING: [VRFC 10-1193] overwriting existing primary unit tx_syncronizer [/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/TX_syncronizer.vhd:35]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/syn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity syncalc
WARNING: [VRFC 10-1193] overwriting existing primary unit syncalc [/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/syn.vhd:3]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/gfmul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gfmul
WARNING: [VRFC 10-1193] overwriting existing primary unit gfmul [/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/gfmul.vhd:3]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/peterson.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity peterson
INFO: [VRFC 10-163] Analyzing VHDL file "/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/chien.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity chien
WARNING: [VRFC 10-1193] overwriting existing primary unit chien [/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/chien.vhd:3]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/bch_peterson.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bch_peterson
WARNING: [VRFC 10-1193] overwriting existing primary unit bch_peterson [/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/bch_peterson.vhd:15]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/compressor_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity compressor_buffer
WARNING: [VRFC 10-1193] overwriting existing primary unit compressor_buffer [/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/compressor_buffer.vhd:34]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/data_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_generator
WARNING: [VRFC 10-1193] overwriting existing primary unit data_generator [/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/data_generator.vhd:33]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/enc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity synenc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/enc_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity synenc_reg
WARNING: [VRFC 10-1193] overwriting existing primary unit synenc_reg [/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/enc_reg.vhd:3]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/exdes_TX_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity exdes_TX_logic
WARNING: [VRFC 10-1193] overwriting existing primary unit exdes_tx_logic [/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/exdes_TX_logic.vhd:34]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/gtwizard_0_block_sync_sm_alt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gtwizard_0_BLOCK_SYNC_SM_alt
WARNING: [VRFC 10-1193] overwriting existing primary unit gtwizard_0_block_sync_sm_alt [/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/gtwizard_0_block_sync_sm_alt.vhd:70]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/gtwizard_0_descrambler_alt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gtwizard_0_DESCRAMBLER_alt
WARNING: [VRFC 10-1193] overwriting existing primary unit gtwizard_0_descrambler_alt [/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/gtwizard_0_descrambler_alt.vhd:72]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/gtwizard_0_scrambler_alt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gtwizard_0_SCRAMBLER_alt
WARNING: [VRFC 10-1193] overwriting existing primary unit gtwizard_0_scrambler_alt [/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/gtwizard_0_scrambler_alt.vhd:72]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/transceiver_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transceiver_module
WARNING: [VRFC 10-1193] overwriting existing primary unit transceiver_module [/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/transceiver_module.vhd:35]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/word_compressor_113IN_to_64OUT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity word_compressor_113IN_to_64OUT
WARNING: [VRFC 10-1193] overwriting existing primary unit word_compressor_113in_to_64out [/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/word_compressor_113IN_to_64OUT.vhd:34]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/word_compressor_127IN_to_64OUT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity word_compressor_127IN_to_64OUT
WARNING: [VRFC 10-1193] overwriting existing primary unit word_compressor_127in_to_64out [/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/word_compressor_127IN_to_64OUT.vhd:34]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/word_expander_64IN_to_113OUT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity word_expander_64IN_to_113OUT
WARNING: [VRFC 10-1193] overwriting existing primary unit word_expander_64in_to_113out [/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/word_expander_64IN_to_113OUT.vhd:34]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/word_expander_64IN_to_127OUT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity word_expander_64IN_to_127OUT
WARNING: [VRFC 10-1193] overwriting existing primary unit word_expander_64in_to_127out [/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sources_1/imports/loopback_files/word_expander_64IN_to_127OUT.vhd:34]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/freakuency/Vivado/MAY/loopback_v10/loopback_v10.srcs/sim_1/imports/transceiever_module/transceiver_module_tb1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transceiver_module_tb1
