[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 5314155 heartbeat IPC: 1.882 cumulative IPC: 1.882 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 10000002 cycles: 5314155 cumulative IPC: 1.882 (Simulation time: 00 hr 00 min 30 sec)
Warmup complete CPU 0 instructions: 10000002 cycles: 5314155 cumulative IPC: 1.882 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 39218653 heartbeat IPC: 0.2949 cumulative IPC: 0.2949 (Simulation time: 00 hr 02 min 02 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 71551184 heartbeat IPC: 0.3093 cumulative IPC: 0.3019 (Simulation time: 00 hr 03 min 30 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 104322092 heartbeat IPC: 0.3051 cumulative IPC: 0.303 (Simulation time: 00 hr 05 min 01 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 136629034 heartbeat IPC: 0.3095 cumulative IPC: 0.3046 (Simulation time: 00 hr 06 min 28 sec)
Simulation finished CPU 0 instructions: 50000004 cycles: 161958338 cumulative IPC: 0.3087 (Simulation time: 00 hr 07 min 54 sec)
Simulation complete CPU 0 instructions: 50000004 cycles: 161958338 cumulative IPC: 0.3087 (Simulation time: 00 hr 07 min 54 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 620.omnetpp_s-141B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.3087 instructions: 50000004 cycles: 161958338
CPU 0 Branch Prediction Accuracy: 92.8% MPKI: 15.15 Average ROB Occupancy at Mispredict: 40.71
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.8368
BRANCH_INDIRECT: 0.3548
BRANCH_CONDITIONAL: 12.65
BRANCH_DIRECT_CALL: 0.00142
BRANCH_INDIRECT_CALL: 0.8572
BRANCH_RETURN: 0.4452

cpu0->cpu0_STLB TOTAL        ACCESS:    1112109 HIT:     867280 MISS:     244829 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1112109 HIT:     867280 MISS:     244829 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 235.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1748757 HIT:     656057 MISS:    1092700 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     877234 HIT:     251304 MISS:     625930 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     116989 HIT:      38862 MISS:      78127 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     470384 HIT:     318203 MISS:     152181 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     284150 HIT:      47688 MISS:     236462 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 144.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6700177 HIT:    6664210 MISS:      35967 MSHR_MERGE:       8462
cpu0->cpu0_L1I LOAD         ACCESS:    6700177 HIT:    6664210 MISS:      35967 MSHR_MERGE:       8462
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.27 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   20291755 HIT:   18550203 MISS:    1741552 MSHR_MERGE:     490685
cpu0->cpu0_L1D LOAD         ACCESS:   10880034 HIT:    9784327 MISS:    1095707 MSHR_MERGE:     245979
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9066841 HIT:    8705225 MISS:     361616 MSHR_MERGE:     244627
cpu0->cpu0_L1D TRANSLATION  ACCESS:     344880 HIT:      60651 MISS:     284229 MSHR_MERGE:         79
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 134.6 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5913320 HIT:    5760474 MISS:     152846 MSHR_MERGE:      74377
cpu0->cpu0_ITLB LOAD         ACCESS:    5913320 HIT:    5760474 MISS:     152846 MSHR_MERGE:      74377
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.536 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18975354 HIT:   17762977 MISS:    1212377 MSHR_MERGE:     178737
cpu0->cpu0_DTLB LOAD         ACCESS:   18975354 HIT:   17762977 MISS:    1212377 MSHR_MERGE:     178737
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 60.96 cycles
cpu0->LLC TOTAL        ACCESS:    1254982 HIT:     442710 MISS:     812272 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     625930 HIT:     143711 MISS:     482219 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      78127 HIT:      20208 MISS:      57919 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     314463 HIT:     251716 MISS:      62747 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     236462 HIT:      27075 MISS:     209387 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 176.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3429
  ROW_BUFFER_MISS:     746056
  AVG DBUS CONGESTED CYCLE: 20.05
Channel 0 WQ ROW_BUFFER_HIT:      93767
  ROW_BUFFER_MISS:     171377
  FULL:          0
Channel 0 REFRESHES ISSUED:      13497
