
Starting:    C:\Microsemi\synplify_L201609M-2_W\bin64\mbin\synplify.exe
Install:     C:\Microsemi\synplify_L201609M-2_W
Hostname:    DUBLTC0012
Date:        Tue Oct 30 11:09:12 2018
Version:     L-2016.09M-2

Arguments:   -product synplify_pro PROC_SUBSYSTEM_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



Warning: File already exists in project: "C:\Users\ciaran.lappin\Downloads\M2S025-Creative-Board-master\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\component\work\PROC_SUBSYSTEM\CORERISCV_AXI4_0\rtl\vlog\core\coreriscv_axi4_defines.v"
auto_infer_blackbox is not supported in current product.
TCL script complete: "PROC_SUBSYSTEM_syn.tcl"
New HDL Analyst: enabled
log file: "C:\Users\ciaran.lappin\Downloads\M2S025-Creative-Board-master\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.srr"
Running: synthesis in foreground

Running PROC_SUBSYSTEM_syn|synthesis

Running: compile (Compile) on PROC_SUBSYSTEM_syn|synthesis
# Tue Oct 30 11:09:17 2018

Running: compile_flow (Compile Process) on PROC_SUBSYSTEM_syn|synthesis
# Tue Oct 30 11:09:17 2018

Running: compiler (Compile Input) on PROC_SUBSYSTEM_syn|synthesis
# Tue Oct 30 11:09:17 2018

compiler completed
# Tue Oct 30 11:09:21 2018

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on PROC_SUBSYSTEM_syn|synthesis
# Tue Oct 30 11:09:21 2018
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on PROC_SUBSYSTEM_syn|synthesis

Running: premap (Pre-mapping) on PROC_SUBSYSTEM_syn|synthesis
# Tue Oct 30 11:09:21 2018

premap completed with warnings
# Tue Oct 30 11:09:27 2018

Return Code: 1
Run Time:00h:00m:06s
Complete: Compile on PROC_SUBSYSTEM_syn|synthesis

Running: map (Map) on PROC_SUBSYSTEM_syn|synthesis
# Tue Oct 30 11:09:28 2018

Running: fpga_mapper (Map & Optimize) on PROC_SUBSYSTEM_syn|synthesis
# Tue Oct 30 11:09:28 2018

fpga_mapper completed
# Tue Oct 30 11:10:15 2018

Return Code: 0
Run Time:00h:00m:47s
Job Canceled: "fpga_mapper"
Job flow canceled: "synthesis"
exit status=0
License checkin: synplifypro_actel
