#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20d70f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20d7280 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x20c92d0 .functor NOT 1, L_0x212a140, C4<0>, C4<0>, C4<0>;
L_0x2129f20 .functor XOR 2, L_0x2129de0, L_0x2129e80, C4<00>, C4<00>;
L_0x212a030 .functor XOR 2, L_0x2129f20, L_0x2129f90, C4<00>, C4<00>;
v0x2124990_0 .net *"_ivl_10", 1 0, L_0x2129f90;  1 drivers
v0x2124a90_0 .net *"_ivl_12", 1 0, L_0x212a030;  1 drivers
v0x2124b70_0 .net *"_ivl_2", 1 0, L_0x2129d40;  1 drivers
v0x2124c30_0 .net *"_ivl_4", 1 0, L_0x2129de0;  1 drivers
v0x2124d10_0 .net *"_ivl_6", 1 0, L_0x2129e80;  1 drivers
v0x2124e40_0 .net *"_ivl_8", 1 0, L_0x2129f20;  1 drivers
v0x2124f20_0 .net "a", 0 0, v0x2120ee0_0;  1 drivers
v0x2124fc0_0 .net "b", 0 0, v0x2120f80_0;  1 drivers
v0x2125060_0 .net "c", 0 0, v0x2121020_0;  1 drivers
v0x2125100_0 .var "clk", 0 0;
v0x21251a0_0 .net "d", 0 0, v0x2121160_0;  1 drivers
v0x2125240_0 .net "out_pos_dut", 0 0, L_0x2129ae0;  1 drivers
v0x21252e0_0 .net "out_pos_ref", 0 0, L_0x2126810;  1 drivers
v0x2125380_0 .net "out_sop_dut", 0 0, L_0x2127f70;  1 drivers
v0x2125420_0 .net "out_sop_ref", 0 0, L_0x20fb690;  1 drivers
v0x21254c0_0 .var/2u "stats1", 223 0;
v0x2125560_0 .var/2u "strobe", 0 0;
v0x2125600_0 .net "tb_match", 0 0, L_0x212a140;  1 drivers
v0x21256d0_0 .net "tb_mismatch", 0 0, L_0x20c92d0;  1 drivers
v0x2125770_0 .net "wavedrom_enable", 0 0, v0x2121430_0;  1 drivers
v0x2125840_0 .net "wavedrom_title", 511 0, v0x21214d0_0;  1 drivers
L_0x2129d40 .concat [ 1 1 0 0], L_0x2126810, L_0x20fb690;
L_0x2129de0 .concat [ 1 1 0 0], L_0x2126810, L_0x20fb690;
L_0x2129e80 .concat [ 1 1 0 0], L_0x2129ae0, L_0x2127f70;
L_0x2129f90 .concat [ 1 1 0 0], L_0x2126810, L_0x20fb690;
L_0x212a140 .cmp/eeq 2, L_0x2129d40, L_0x212a030;
S_0x20d7410 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x20d7280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20c96b0 .functor AND 1, v0x2121020_0, v0x2121160_0, C4<1>, C4<1>;
L_0x20c9a90 .functor NOT 1, v0x2120ee0_0, C4<0>, C4<0>, C4<0>;
L_0x20c9e70 .functor NOT 1, v0x2120f80_0, C4<0>, C4<0>, C4<0>;
L_0x20ca0f0 .functor AND 1, L_0x20c9a90, L_0x20c9e70, C4<1>, C4<1>;
L_0x20e1c80 .functor AND 1, L_0x20ca0f0, v0x2121020_0, C4<1>, C4<1>;
L_0x20fb690 .functor OR 1, L_0x20c96b0, L_0x20e1c80, C4<0>, C4<0>;
L_0x2125c90 .functor NOT 1, v0x2120f80_0, C4<0>, C4<0>, C4<0>;
L_0x2125d00 .functor OR 1, L_0x2125c90, v0x2121160_0, C4<0>, C4<0>;
L_0x2125e10 .functor AND 1, v0x2121020_0, L_0x2125d00, C4<1>, C4<1>;
L_0x2125ed0 .functor NOT 1, v0x2120ee0_0, C4<0>, C4<0>, C4<0>;
L_0x2125fa0 .functor OR 1, L_0x2125ed0, v0x2120f80_0, C4<0>, C4<0>;
L_0x2126010 .functor AND 1, L_0x2125e10, L_0x2125fa0, C4<1>, C4<1>;
L_0x2126190 .functor NOT 1, v0x2120f80_0, C4<0>, C4<0>, C4<0>;
L_0x2126200 .functor OR 1, L_0x2126190, v0x2121160_0, C4<0>, C4<0>;
L_0x2126120 .functor AND 1, v0x2121020_0, L_0x2126200, C4<1>, C4<1>;
L_0x2126390 .functor NOT 1, v0x2120ee0_0, C4<0>, C4<0>, C4<0>;
L_0x2126490 .functor OR 1, L_0x2126390, v0x2121160_0, C4<0>, C4<0>;
L_0x2126550 .functor AND 1, L_0x2126120, L_0x2126490, C4<1>, C4<1>;
L_0x2126700 .functor XNOR 1, L_0x2126010, L_0x2126550, C4<0>, C4<0>;
v0x20c8c00_0 .net *"_ivl_0", 0 0, L_0x20c96b0;  1 drivers
v0x20c9000_0 .net *"_ivl_12", 0 0, L_0x2125c90;  1 drivers
v0x20c93e0_0 .net *"_ivl_14", 0 0, L_0x2125d00;  1 drivers
v0x20c97c0_0 .net *"_ivl_16", 0 0, L_0x2125e10;  1 drivers
v0x20c9ba0_0 .net *"_ivl_18", 0 0, L_0x2125ed0;  1 drivers
v0x20c9f80_0 .net *"_ivl_2", 0 0, L_0x20c9a90;  1 drivers
v0x20ca200_0 .net *"_ivl_20", 0 0, L_0x2125fa0;  1 drivers
v0x211f450_0 .net *"_ivl_24", 0 0, L_0x2126190;  1 drivers
v0x211f530_0 .net *"_ivl_26", 0 0, L_0x2126200;  1 drivers
v0x211f610_0 .net *"_ivl_28", 0 0, L_0x2126120;  1 drivers
v0x211f6f0_0 .net *"_ivl_30", 0 0, L_0x2126390;  1 drivers
v0x211f7d0_0 .net *"_ivl_32", 0 0, L_0x2126490;  1 drivers
v0x211f8b0_0 .net *"_ivl_36", 0 0, L_0x2126700;  1 drivers
L_0x7f8d25655018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x211f970_0 .net *"_ivl_38", 0 0, L_0x7f8d25655018;  1 drivers
v0x211fa50_0 .net *"_ivl_4", 0 0, L_0x20c9e70;  1 drivers
v0x211fb30_0 .net *"_ivl_6", 0 0, L_0x20ca0f0;  1 drivers
v0x211fc10_0 .net *"_ivl_8", 0 0, L_0x20e1c80;  1 drivers
v0x211fcf0_0 .net "a", 0 0, v0x2120ee0_0;  alias, 1 drivers
v0x211fdb0_0 .net "b", 0 0, v0x2120f80_0;  alias, 1 drivers
v0x211fe70_0 .net "c", 0 0, v0x2121020_0;  alias, 1 drivers
v0x211ff30_0 .net "d", 0 0, v0x2121160_0;  alias, 1 drivers
v0x211fff0_0 .net "out_pos", 0 0, L_0x2126810;  alias, 1 drivers
v0x21200b0_0 .net "out_sop", 0 0, L_0x20fb690;  alias, 1 drivers
v0x2120170_0 .net "pos0", 0 0, L_0x2126010;  1 drivers
v0x2120230_0 .net "pos1", 0 0, L_0x2126550;  1 drivers
L_0x2126810 .functor MUXZ 1, L_0x7f8d25655018, L_0x2126010, L_0x2126700, C4<>;
S_0x21203b0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x20d7280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2120ee0_0 .var "a", 0 0;
v0x2120f80_0 .var "b", 0 0;
v0x2121020_0 .var "c", 0 0;
v0x21210c0_0 .net "clk", 0 0, v0x2125100_0;  1 drivers
v0x2121160_0 .var "d", 0 0;
v0x2121250_0 .var/2u "fail", 0 0;
v0x21212f0_0 .var/2u "fail1", 0 0;
v0x2121390_0 .net "tb_match", 0 0, L_0x212a140;  alias, 1 drivers
v0x2121430_0 .var "wavedrom_enable", 0 0;
v0x21214d0_0 .var "wavedrom_title", 511 0;
E_0x20d5a60/0 .event negedge, v0x21210c0_0;
E_0x20d5a60/1 .event posedge, v0x21210c0_0;
E_0x20d5a60 .event/or E_0x20d5a60/0, E_0x20d5a60/1;
S_0x21206e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x21203b0;
 .timescale -12 -12;
v0x2120920_0 .var/2s "i", 31 0;
E_0x20d5900 .event posedge, v0x21210c0_0;
S_0x2120a20 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x21203b0;
 .timescale -12 -12;
v0x2120c20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2120d00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x21203b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x21216b0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x20d7280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2126c10 .functor AND 1, L_0x21269c0, L_0x2126a60, C4<1>, C4<1>;
L_0x2126ed0 .functor AND 1, L_0x2126c10, L_0x2126d20, C4<1>, C4<1>;
L_0x21271c0 .functor AND 1, L_0x2126ed0, L_0x2126fe0, C4<1>, C4<1>;
L_0x2127370 .functor AND 1, v0x2120ee0_0, L_0x21272d0, C4<1>, C4<1>;
L_0x2127650 .functor AND 1, L_0x2127370, L_0x2127570, C4<1>, C4<1>;
L_0x2127760 .functor AND 1, L_0x2127650, v0x2121160_0, C4<1>, C4<1>;
L_0x2127860 .functor OR 1, L_0x21271c0, L_0x2127760, C4<0>, C4<0>;
L_0x2127970 .functor AND 1, v0x2120ee0_0, v0x2120f80_0, C4<1>, C4<1>;
L_0x2127ad0 .functor AND 1, L_0x2127970, L_0x2127a30, C4<1>, C4<1>;
L_0x2127cd0 .functor AND 1, L_0x2127ad0, L_0x2127be0, C4<1>, C4<1>;
L_0x2127e40 .functor OR 1, L_0x2127860, L_0x2127cd0, C4<0>, C4<0>;
L_0x2127f00 .functor AND 1, v0x2120ee0_0, v0x2120f80_0, C4<1>, C4<1>;
L_0x2127fe0 .functor AND 1, L_0x2127f00, v0x2121020_0, C4<1>, C4<1>;
L_0x21280a0 .functor AND 1, L_0x2127fe0, v0x2121160_0, C4<1>, C4<1>;
L_0x2127f70 .functor OR 1, L_0x2127e40, L_0x21280a0, C4<0>, C4<0>;
L_0x2128470 .functor OR 1, L_0x21282d0, L_0x2128370, C4<0>, C4<0>;
L_0x2128660 .functor OR 1, L_0x2128470, L_0x21285c0, C4<0>, C4<0>;
L_0x2128880 .functor OR 1, L_0x2128660, L_0x2128770, C4<0>, C4<0>;
L_0x2128ad0 .functor OR 1, v0x2120ee0_0, L_0x2128a30, C4<0>, C4<0>;
L_0x2128810 .functor OR 1, L_0x2128ad0, L_0x2128b90, C4<0>, C4<0>;
L_0x2128e00 .functor OR 1, L_0x2128810, v0x2121160_0, C4<0>, C4<0>;
L_0x2128ec0 .functor AND 1, L_0x2128880, L_0x2128e00, C4<1>, C4<1>;
L_0x2129090 .functor OR 1, L_0x2128990, v0x2120f80_0, C4<0>, C4<0>;
L_0x2129280 .functor OR 1, L_0x2129090, L_0x2129150, C4<0>, C4<0>;
L_0x2129500 .functor OR 1, L_0x2129280, L_0x2129460, C4<0>, C4<0>;
L_0x2129610 .functor AND 1, L_0x2128ec0, L_0x2129500, C4<1>, C4<1>;
L_0x2129800 .functor OR 1, v0x2120ee0_0, v0x2120f80_0, C4<0>, C4<0>;
L_0x2129870 .functor OR 1, L_0x2129800, v0x2121020_0, C4<0>, C4<0>;
L_0x2129a20 .functor OR 1, L_0x2129870, v0x2121160_0, C4<0>, C4<0>;
L_0x2129ae0 .functor AND 1, L_0x2129610, L_0x2129a20, C4<1>, C4<1>;
v0x2121870_0 .net *"_ivl_1", 0 0, L_0x21269c0;  1 drivers
v0x2121930_0 .net *"_ivl_11", 0 0, L_0x2126fe0;  1 drivers
v0x21219f0_0 .net *"_ivl_12", 0 0, L_0x21271c0;  1 drivers
v0x2121ae0_0 .net *"_ivl_15", 0 0, L_0x21272d0;  1 drivers
v0x2121ba0_0 .net *"_ivl_16", 0 0, L_0x2127370;  1 drivers
v0x2121cd0_0 .net *"_ivl_19", 0 0, L_0x2127570;  1 drivers
v0x2121d90_0 .net *"_ivl_20", 0 0, L_0x2127650;  1 drivers
v0x2121e70_0 .net *"_ivl_22", 0 0, L_0x2127760;  1 drivers
v0x2121f50_0 .net *"_ivl_24", 0 0, L_0x2127860;  1 drivers
v0x21220c0_0 .net *"_ivl_26", 0 0, L_0x2127970;  1 drivers
v0x21221a0_0 .net *"_ivl_29", 0 0, L_0x2127a30;  1 drivers
v0x2122260_0 .net *"_ivl_3", 0 0, L_0x2126a60;  1 drivers
v0x2122320_0 .net *"_ivl_30", 0 0, L_0x2127ad0;  1 drivers
v0x2122400_0 .net *"_ivl_33", 0 0, L_0x2127be0;  1 drivers
v0x21224c0_0 .net *"_ivl_34", 0 0, L_0x2127cd0;  1 drivers
v0x21225a0_0 .net *"_ivl_36", 0 0, L_0x2127e40;  1 drivers
v0x2122680_0 .net *"_ivl_38", 0 0, L_0x2127f00;  1 drivers
v0x2122870_0 .net *"_ivl_4", 0 0, L_0x2126c10;  1 drivers
v0x2122950_0 .net *"_ivl_40", 0 0, L_0x2127fe0;  1 drivers
v0x2122a30_0 .net *"_ivl_42", 0 0, L_0x21280a0;  1 drivers
v0x2122b10_0 .net *"_ivl_47", 0 0, L_0x21282d0;  1 drivers
v0x2122bd0_0 .net *"_ivl_49", 0 0, L_0x2128370;  1 drivers
v0x2122c90_0 .net *"_ivl_50", 0 0, L_0x2128470;  1 drivers
v0x2122d70_0 .net *"_ivl_53", 0 0, L_0x21285c0;  1 drivers
v0x2122e30_0 .net *"_ivl_54", 0 0, L_0x2128660;  1 drivers
v0x2122f10_0 .net *"_ivl_57", 0 0, L_0x2128770;  1 drivers
v0x2122fd0_0 .net *"_ivl_58", 0 0, L_0x2128880;  1 drivers
v0x21230b0_0 .net *"_ivl_61", 0 0, L_0x2128a30;  1 drivers
v0x2123170_0 .net *"_ivl_62", 0 0, L_0x2128ad0;  1 drivers
v0x2123250_0 .net *"_ivl_65", 0 0, L_0x2128b90;  1 drivers
v0x2123310_0 .net *"_ivl_66", 0 0, L_0x2128810;  1 drivers
v0x21233f0_0 .net *"_ivl_68", 0 0, L_0x2128e00;  1 drivers
v0x21234d0_0 .net *"_ivl_7", 0 0, L_0x2126d20;  1 drivers
v0x21237a0_0 .net *"_ivl_70", 0 0, L_0x2128ec0;  1 drivers
v0x2123880_0 .net *"_ivl_73", 0 0, L_0x2128990;  1 drivers
v0x2123940_0 .net *"_ivl_74", 0 0, L_0x2129090;  1 drivers
v0x2123a20_0 .net *"_ivl_77", 0 0, L_0x2129150;  1 drivers
v0x2123ae0_0 .net *"_ivl_78", 0 0, L_0x2129280;  1 drivers
v0x2123bc0_0 .net *"_ivl_8", 0 0, L_0x2126ed0;  1 drivers
v0x2123ca0_0 .net *"_ivl_81", 0 0, L_0x2129460;  1 drivers
v0x2123d60_0 .net *"_ivl_82", 0 0, L_0x2129500;  1 drivers
v0x2123e40_0 .net *"_ivl_84", 0 0, L_0x2129610;  1 drivers
v0x2123f20_0 .net *"_ivl_86", 0 0, L_0x2129800;  1 drivers
v0x2124000_0 .net *"_ivl_88", 0 0, L_0x2129870;  1 drivers
v0x21240e0_0 .net *"_ivl_90", 0 0, L_0x2129a20;  1 drivers
v0x21241c0_0 .net "a", 0 0, v0x2120ee0_0;  alias, 1 drivers
v0x2124260_0 .net "b", 0 0, v0x2120f80_0;  alias, 1 drivers
v0x2124350_0 .net "c", 0 0, v0x2121020_0;  alias, 1 drivers
v0x2124440_0 .net "d", 0 0, v0x2121160_0;  alias, 1 drivers
v0x2124530_0 .net "out_pos", 0 0, L_0x2129ae0;  alias, 1 drivers
v0x21245f0_0 .net "out_sop", 0 0, L_0x2127f70;  alias, 1 drivers
L_0x21269c0 .reduce/nor v0x2120ee0_0;
L_0x2126a60 .reduce/nor v0x2120f80_0;
L_0x2126d20 .reduce/nor v0x2121020_0;
L_0x2126fe0 .reduce/nor v0x2121160_0;
L_0x21272d0 .reduce/nor v0x2120f80_0;
L_0x2127570 .reduce/nor v0x2121020_0;
L_0x2127a30 .reduce/nor v0x2121020_0;
L_0x2127be0 .reduce/nor v0x2121160_0;
L_0x21282d0 .reduce/nor v0x2120ee0_0;
L_0x2128370 .reduce/nor v0x2120f80_0;
L_0x21285c0 .reduce/nor v0x2121020_0;
L_0x2128770 .reduce/nor v0x2121160_0;
L_0x2128a30 .reduce/nor v0x2120f80_0;
L_0x2128b90 .reduce/nor v0x2121020_0;
L_0x2128990 .reduce/nor v0x2120ee0_0;
L_0x2129150 .reduce/nor v0x2121020_0;
L_0x2129460 .reduce/nor v0x2121160_0;
S_0x2124770 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x20d7280;
 .timescale -12 -12;
E_0x20be9f0 .event anyedge, v0x2125560_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2125560_0;
    %nor/r;
    %assign/vec4 v0x2125560_0, 0;
    %wait E_0x20be9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21203b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2121250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21212f0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x21203b0;
T_4 ;
    %wait E_0x20d5a60;
    %load/vec4 v0x2121390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2121250_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x21203b0;
T_5 ;
    %wait E_0x20d5900;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2121160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2121020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2120f80_0, 0;
    %assign/vec4 v0x2120ee0_0, 0;
    %wait E_0x20d5900;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2121160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2121020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2120f80_0, 0;
    %assign/vec4 v0x2120ee0_0, 0;
    %wait E_0x20d5900;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2121160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2121020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2120f80_0, 0;
    %assign/vec4 v0x2120ee0_0, 0;
    %wait E_0x20d5900;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2121160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2121020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2120f80_0, 0;
    %assign/vec4 v0x2120ee0_0, 0;
    %wait E_0x20d5900;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2121160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2121020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2120f80_0, 0;
    %assign/vec4 v0x2120ee0_0, 0;
    %wait E_0x20d5900;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2121160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2121020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2120f80_0, 0;
    %assign/vec4 v0x2120ee0_0, 0;
    %wait E_0x20d5900;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2121160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2121020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2120f80_0, 0;
    %assign/vec4 v0x2120ee0_0, 0;
    %wait E_0x20d5900;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2121160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2121020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2120f80_0, 0;
    %assign/vec4 v0x2120ee0_0, 0;
    %wait E_0x20d5900;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2121160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2121020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2120f80_0, 0;
    %assign/vec4 v0x2120ee0_0, 0;
    %wait E_0x20d5900;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2121160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2121020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2120f80_0, 0;
    %assign/vec4 v0x2120ee0_0, 0;
    %wait E_0x20d5900;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2121160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2121020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2120f80_0, 0;
    %assign/vec4 v0x2120ee0_0, 0;
    %wait E_0x20d5900;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2121160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2121020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2120f80_0, 0;
    %assign/vec4 v0x2120ee0_0, 0;
    %wait E_0x20d5900;
    %load/vec4 v0x2121250_0;
    %store/vec4 v0x21212f0_0, 0, 1;
    %fork t_1, S_0x21206e0;
    %jmp t_0;
    .scope S_0x21206e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2120920_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2120920_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x20d5900;
    %load/vec4 v0x2120920_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2121160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2121020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2120f80_0, 0;
    %assign/vec4 v0x2120ee0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2120920_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2120920_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x21203b0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20d5a60;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2121160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2121020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2120f80_0, 0;
    %assign/vec4 v0x2120ee0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2121250_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x21212f0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x20d7280;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2125100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2125560_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x20d7280;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2125100_0;
    %inv;
    %store/vec4 v0x2125100_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x20d7280;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21210c0_0, v0x21256d0_0, v0x2124f20_0, v0x2124fc0_0, v0x2125060_0, v0x21251a0_0, v0x2125420_0, v0x2125380_0, v0x21252e0_0, v0x2125240_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x20d7280;
T_9 ;
    %load/vec4 v0x21254c0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x21254c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21254c0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x21254c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x21254c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21254c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x21254c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21254c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21254c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21254c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x20d7280;
T_10 ;
    %wait E_0x20d5a60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21254c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21254c0_0, 4, 32;
    %load/vec4 v0x2125600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x21254c0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21254c0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21254c0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21254c0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2125420_0;
    %load/vec4 v0x2125420_0;
    %load/vec4 v0x2125380_0;
    %xor;
    %load/vec4 v0x2125420_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x21254c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21254c0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x21254c0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21254c0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x21252e0_0;
    %load/vec4 v0x21252e0_0;
    %load/vec4 v0x2125240_0;
    %xor;
    %load/vec4 v0x21252e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x21254c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21254c0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x21254c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21254c0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2013_q2/iter0/response37/top_module.sv";
