# Tiny Tapeout project information
project:
  title:        "LIF neuron"      # Project title
  author:       "Lara Pregej"      # Your name
  discord:      "pin_papl"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Low power LIF neuron"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2
# tt_um_wokwi_434917577229968385,tt_um_lif_dual 
  top_module:  "tt_um_wokwi_434917577229968385"

  source_files:
    - "project.v"
    - "lif_neuron_dual_system.v"
    - "lif_neuron_dual_neuron.v"
    - "lif_neuron_dual_data_loader.v"


# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "1"
  ui[1]: "2"
  ui[2]: "3"
  ui[3]: "4"
  ui[4]: "5"
  ui[5]: "6"
  ui[6]: "7"
  ui[7]: "0"

  # Outputs
  uo[0]: "0"
  uo[1]: "1"
  uo[2]: "2"
  uo[3]: "3"
  uo[4]: "4"
  uo[5]: "5"
  uo[6]: "6"
  uo[7]: "7"

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
