src/display_ctrl.o src/display_ctrl.d: ../src/display_ctrl.c \
 ../src/display_ctrl.h \
 ../../lab10VGA_bsp/ps7_cortexa9_0/include/xil_types.h ../src/vga_modes.h \
 ../../lab10VGA_bsp/ps7_cortexa9_0/include/xaxivdma.h \
 ../../lab10VGA_bsp/ps7_cortexa9_0/include/xaxivdma_hw.h \
 ../../lab10VGA_bsp/ps7_cortexa9_0/include/xil_types.h \
 ../../lab10VGA_bsp/ps7_cortexa9_0/include/xil_io.h \
 ../../lab10VGA_bsp/ps7_cortexa9_0/include/xpseudo_asm.h \
 ../../lab10VGA_bsp/ps7_cortexa9_0/include/xreg_cortexa9.h \
 ../../lab10VGA_bsp/ps7_cortexa9_0/include/xpseudo_asm_gcc.h \
 ../../lab10VGA_bsp/ps7_cortexa9_0/include/xil_printf.h \
 ../../lab10VGA_bsp/ps7_cortexa9_0/include/xparameters.h \
 ../../lab10VGA_bsp/ps7_cortexa9_0/include/xparameters_ps.h \
 ../../lab10VGA_bsp/ps7_cortexa9_0/include/xaxivdma_i.h \
 ../../lab10VGA_bsp/ps7_cortexa9_0/include/xdebug.h \
 ../../lab10VGA_bsp/ps7_cortexa9_0/include/xstatus.h \
 ../../lab10VGA_bsp/ps7_cortexa9_0/include/xil_assert.h \
 ../../lab10VGA_bsp/ps7_cortexa9_0/include/xil_io.h

../src/display_ctrl.h:

../../lab10VGA_bsp/ps7_cortexa9_0/include/xil_types.h:

../src/vga_modes.h:

../../lab10VGA_bsp/ps7_cortexa9_0/include/xaxivdma.h:

../../lab10VGA_bsp/ps7_cortexa9_0/include/xaxivdma_hw.h:

../../lab10VGA_bsp/ps7_cortexa9_0/include/xil_types.h:

../../lab10VGA_bsp/ps7_cortexa9_0/include/xil_io.h:

../../lab10VGA_bsp/ps7_cortexa9_0/include/xpseudo_asm.h:

../../lab10VGA_bsp/ps7_cortexa9_0/include/xreg_cortexa9.h:

../../lab10VGA_bsp/ps7_cortexa9_0/include/xpseudo_asm_gcc.h:

../../lab10VGA_bsp/ps7_cortexa9_0/include/xil_printf.h:

../../lab10VGA_bsp/ps7_cortexa9_0/include/xparameters.h:

../../lab10VGA_bsp/ps7_cortexa9_0/include/xparameters_ps.h:

../../lab10VGA_bsp/ps7_cortexa9_0/include/xaxivdma_i.h:

../../lab10VGA_bsp/ps7_cortexa9_0/include/xdebug.h:

../../lab10VGA_bsp/ps7_cortexa9_0/include/xstatus.h:

../../lab10VGA_bsp/ps7_cortexa9_0/include/xil_assert.h:

../../lab10VGA_bsp/ps7_cortexa9_0/include/xil_io.h:
