<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='ssram.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: ssram
    <br/>
    Created: Sep 25, 2001
    <br/>
    Updated: Oct 14, 2001
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Memory core
    
    <br/>
    Language:
    
    
    <br/>
    Development status:
    
     Beta
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License:
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     The 'SSRAM interface core' is a collection of designs for easy integration of synchronous srams (ZBT srams) in your designs.
    </p>
   </div>
   <div id="d_Core description">
    <h2>
     
     
     Core description
    </h2>
    <p id="p_Core description">
     Currently 2 designs have been implemented. ssram_conn and cs_ssram.
     <br/>
     The entity ssram_conn provides a standard interface to the ssram. It provides the pipeline correction and all IO structures needed for high speed bidirectional data transfers (including full FPGA IO-cell usage).
     <br/>
     The entity cs_ssram uses the standard interface to turn the ssram into a cycle shared memory. Because ZBTs feature zero bus latency there is no impact on throughput. Thus providing a low-cost alternative to dual-ported rams.
     <br/>
     The design uses attributes to preserve all tri-state enables. Standard compiler strategy is to optimize redundant logic resulting in a single output/tristate enable signal. For maximum performance all output enables have to be preserved. Xilinx and Altera devices (and others probably too) can use their high speed paths to the IO-blocks only if every IO-block has its own output-enable. For ASIC implementations it results in the lowest Tco and Tsu possible.
     <br/>
     The attributes used are for Leonardo Spectrum. Please tell me what attributes should be used for other compilers (like synplicity).
    </p>
   </div>
   <div id="d_Implementations">
    <h2>
     
     
     Implementations
    </h2>
    <p id="p_Implementations">
     - Standard interface for pipelined ZBTs
     <br/>
     - Dual ported memory using cycle shared ssram
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - Designs are available in VHDL from OpenCores CVS via cvsweb or via cvsget
     <br/>
     - ToDo:
     <br/>
     - Modify the standard interface so it supports pipelined and flow-through ZBTs
     <br/>
     - Modify the standard interface for multi-compiler attributes.
     <br/>
     - Modify the cycle shared implementation so it can handle more than 2 sources (tri-ported, quad-ported etc. memories)
     <br/>
    </p>
   </div>
   <div id="d_Synthesis">
    <h2>
     
     
     Synthesis
    </h2>
    <p id="p_Synthesis">
     Using the slowest Altera APEX20KE device 66MHz is possible.
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
