\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser}{\section{src.\-verilog\-\_\-parser.\-verilog\-\_\-parser Class Reference}
\label{classsrc_1_1verilog__parser_1_1verilog__parser}\index{src.\-verilog\-\_\-parser.\-verilog\-\_\-parser@{src.\-verilog\-\_\-parser.\-verilog\-\_\-parser}}
}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a5841508e2d8cfccaebfe162fe72e4d03}{\-\_\-\-\_\-init\-\_\-\-\_\-}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_acb8bc8dd21dc57dd3562f02efc76b7be}{dbg\-\_\-store}
\begin{DoxyCompactList}\small\item\em Loading S\-V packages. \end{DoxyCompactList}\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a9458eb4df7beb0eda268a69b82f6e379}{dbg}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a27b563239157cc0e3e8b41ae3b141280}{get\-\_\-ports}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a6a35e0559edeb8429687caa189b15fe5}{clog2}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_ae00350e04e9bc19aa31e843c571361d2}{find\-\_\-manual\-\_\-submod}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a2266112da05de7273c1f91d5a3148d51}{check\-\_\-for\-\_\-bracket}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_ae54a1ce303f44299d7ba906d1354e7d1}{binding\-\_\-typedef}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a922d64b3c8d19d0833a91fe5dfaedc23}{check\-\_\-if\-\_\-parsing\-\_\-needed}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a7837590371670e9004e352a113fe1f6c}{parse\-\_\-assignments}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_ab19b03c5107d2fd791943e2be1406f7c}{parse\-\_\-case\-\_\-expression}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a8f7f47527e55b31f7ab1df9ec367a4b2}{parse\-\_\-conditions}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a72fe0b75d740cfef1a00add06ab7e0f3}{update\-\_\-typedef\-\_\-regs}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a7e91de6d83fd6e012fef8cf42b886a34}{parse\-\_\-signal}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a6c20c3d036a8846c2d2b398857809799}{update\-\_\-wire\-\_\-reg\-\_\-signal\-\_\-lists}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_aa66877c2836dbc313769721d74b86d78}{update\-\_\-bitdef}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a4c232a34556813fb83cf4e14170e243e}{remove\-\_\-outside\-\_\-sqbrackets}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a5061b79dd42f4941f315596484034eb6}{parse\-\_\-reg\-\_\-wire\-\_\-logic}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_afc2edb01505646fb4767d3d3beef78b7}{parse\-\_\-ios}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a74ba467aaa37c811d43ec9a3d91d6fdf}{load\-\_\-import\-\_\-or\-\_\-include\-\_\-file}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a1d1e764b68f2b25dcbcb8e8f80c5d297}{parse\-\_\-struct\-\_\-union}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_aedc7d876db9e8de117176e47d47242e4}{param\-\_\-proc}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a1df1568e05ae1717e28010a4a7019be2}{enums\-\_\-proc}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a04495de1d32401dd5b7d8b112f171411}{tick\-\_\-ifdef\-\_\-proc}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a2ac6051f26cee8fc4890f94fa32fa287}{sub\-\_\-tick\-\_\-ifdef\-\_\-proc}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_adbfb593949354e4adfba57e620f37e48}{tick\-\_\-def\-\_\-proc}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_aae3b515116fb91e32af6fc95c796cc2c}{get\-\_\-tick\-\_\-defval}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_ac38cf01d9a31f8d653941b74dbe7cfa2}{get\-\_\-param}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a21984185944e7ca6cab073280d7ee249}{replace\-\_\-clog2}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a188246bedacf825272b491e14d8c2ba3}{get\-\_\-dollar\-\_\-bits\-\_\-val}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a335ab7ed6e9f856a7df251dd34725762}{tickdef\-\_\-param\-\_\-getval}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a2cce56162afd3054e1a50c226c90e9ee}{split\-\_\-on\-\_\-word\-\_\-boundary}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a7fed4bff4433384050175e0753d61a00}{find\-\_\-in\-\_\-files}
\item 
def \hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a2ed049ecaa016db28e68c585938be4a9}{parse\-\_\-verilog}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a517fc26126209e45aa5eefee4e937fd5}{module\-\_\-name}
\begin{DoxyCompactList}\small\item\em Parameter parsing. \end{DoxyCompactList}\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_ae7207d3f921f1717d4c75b105beb3bd9}{parse\-\_\-lines}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a0fac67c4c5969d90e8b49edd665d9677}{incl\-\_\-dirs}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a7f17d4fbfa695ef7dd9a846135434690}{files}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a32cec6a447990615389a8cf249caa57c}{package\-\_\-files}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_add046555471f9fe5a92518cf17462e38}{hash\-\_\-defines}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a1f81b9bfb1e1f5bf5819d26689b5a177}{parsing\-\_\-format}
\begin{DoxyCompactList}\small\item\em Manual declarations. \end{DoxyCompactList}\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a08e67f9ef0de0181a10caacaec6116d5}{debug}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_ac8668d7328c5a15f7d67ede379b30ea3}{debug\-\_\-file}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_afdfce44cfa00c4603ac52ef06cfbaeed}{verilog\-\_\-define\-\_\-files}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_abdf606fe7e29eadd46bbefe59cc4ae2a}{parser\-\_\-on}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a2f62555a692365df5e08fda3b4869c82}{debug\-\_\-print}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_aef575793938cd682ab9b35ef0f954d2c}{generate\-\_\-stub}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a54f0c4a4380a1b9bbdccd108cba9d08f}{parse\-\_\-generate}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a9ca2637cb2fee2c2cc14bef5cefbc55c}{gen\-\_\-dependencies}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a155e7b6f4cfd1a3f02dd900e642cac73}{interface\-\_\-spec\-\_\-files}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_aa65e2df4339514dfd088c76ab9306c97}{interface\-\_\-def\-\_\-files}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a3db0cd72db1ddba2c6048d6fece48a34}{module\-\_\-def\-\_\-files}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a78034c322e8a3f31bdac403da9977fcb}{auto\-\_\-package\-\_\-load}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_ab6f63afce27653ad48fc243e234c0c29}{clock}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a425456e33f633ca2cbfb13bd2fd05c4f}{async\-\_\-reset}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_ae7f406445a30521eda2e92708fa64bae}{sync\-\_\-reset}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a9a7aaf735718fa08e9e442ded25bd33c}{reset\-\_\-type}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_aad5fd2ecca89fc5793a69c2d97fdeb8e}{tick\-\_\-defines}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_ad6e63fac0c5ab3d3c9ff0ffd7e966fe3}{tick\-\_\-ifdef\-\_\-dis}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a7693c6d544636962a754d3781b3246f9}{tick\-\_\-ifdef\-\_\-en}
\begin{DoxyCompactList}\small\item\em \&Parser\-Off and \&Skip\-End for parsing skip \end{DoxyCompactList}\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a18f0a3d7b00dc045a831a4c852cb81a9}{tick\-\_\-decisions}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a2f7dedc04e4a32968765ac354243f907}{tick\-\_\-types}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a648196e70fb7e82ac29ab300a162d055}{tick\-\_\-served}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a0c1a032cbfb2282c87c68f1670399c0d}{tick\-\_\-curr\-\_\-decision}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a09e28ad43e48089e1f58d1b858aa5fa2}{tick\-\_\-curr\-\_\-type}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a4a833b74a2be85c3719261328722e371}{tick\-\_\-curr\-\_\-served}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a942af18cb73658579b4a9c277086f3cd}{last\-\_\-tick\-\_\-loc}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a12004b8cf62949956ae314ef476dab87}{packages}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a47eeccd54b5c7c35a8836faaf6a9bde7}{classes}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a7c108505c58a79df46601966e54a23db}{params}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a1c9d4e2a68d2cfefb74f0d4a4ff9d3e7}{typedef\-\_\-enums}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a523203cbac7ad76b0c193c4ab57c1ff8}{typedef\-\_\-logics}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a2f3d97d651c6748ef49e137c39a88613}{typedef\-\_\-structs}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a72b450cd8097ca7d0b7f63acb4d4c281}{typedef\-\_\-unions}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_ac58bfda0c6c3b46dddf4965f0fbf818f}{typedef\-\_\-bindings}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a3a27f85383ea07970dbccc29bc68ea06}{manual\-\_\-ports}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a259774d2a3cc74fd78518fcaabf3867e}{found\-\_\-error}
\begin{DoxyCompactList}\small\item\em `ifdef/ifndef/elif/else/endif processing \end{DoxyCompactList}\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_ad751d762895cd27ae3de7b4adb34ee29}{auto\-\_\-reset\-\_\-val}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_ac977e4adc51ad4604b1cb0c4f722d7ba}{sub\-\_\-last\-\_\-tick\-\_\-loc}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a3ab09c605608b1763a9d38d858598d1e}{sub\-\_\-tick\-\_\-curr\-\_\-served}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a31e7135de174cf37f497d1197f82b783}{sub\-\_\-tick\-\_\-curr\-\_\-decision}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_abfb69b08a6d614d5c0da76f670f9047b}{sub\-\_\-tick\-\_\-curr\-\_\-type}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_af8c49dd8d8b401c3a2eee7489ffa04e9}{line}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a33892150ed346c986314e42e8000c838}{line\-\_\-no}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a5233a3fc04bd927335ca10b2ff05e5f2}{original\-\_\-line}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a22d4873848308efa676a094cf71164fa}{pkg2assign\-\_\-index}
\begin{DoxyCompactList}\small\item\em Assertions Skip. \end{DoxyCompactList}\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a1182cf00e893bc40e432fefe69df4b7b}{assign2pkg\-\_\-index}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_ab5ccb54f6c07eed5f249a6f7d736121c}{always\-\_\-constructs}
\begin{DoxyCompactList}\small\item\em Generate Skip \& Parsing. \end{DoxyCompactList}\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_ae62ba26ec0f8a70e7feacd7546bac025}{generate\-\_\-for\-\_\-loops}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_af691444ec4ff5f2e93254ed9b5dffdf3}{generate\-\_\-for\-\_\-loop\-\_\-count}
\begin{DoxyCompactList}\small\item\em for loop processing \end{DoxyCompactList}\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_ab2bdbf68ed106816c50e5845c26bbe67}{package\-\_\-name}
\begin{DoxyCompactList}\small\item\em typedef logic extraction \end{DoxyCompactList}\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a54670377536cff31d6b6638278eeb5d5}{class\-\_\-name}
\begin{DoxyCompactList}\small\item\em class and endclass \end{DoxyCompactList}\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a833a3acd432dbf02d6c9f4333bcafba2}{module\-\_\-param\-\_\-line}
\begin{DoxyCompactList}\small\item\em Detect typedef usages. \end{DoxyCompactList}\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a9e6de26b5fd6ad1ab65b4ed97cd6c078}{module\-\_\-info}
\begin{DoxyCompactList}\small\item\em Load parameters and I\-Os from module spec. \end{DoxyCompactList}\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_afbe4a23f0db34f027628a4f5a9b5f7d2}{module\-\_\-found}
\begin{DoxyCompactList}\small\item\em Loading the module dependencies with spec files list. \end{DoxyCompactList}\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_ac292954891b0eda38bc1272e74b71bf5}{auto\-\_\-reset\-\_\-en}
\begin{DoxyCompactList}\small\item\em \&Posedge, \&Negedge, \&Clock, \&Sync\-Reset and \&Asyncreset \end{DoxyCompactList}\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_af94b1eb70c83858b118ac5f6fd150abb}{auto\-\_\-reset\-\_\-index}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a7d3f4749a1f69f8a1cf2c00b4d96f82e}{always\-\_\-for\-\_\-loop\-\_\-count}
\begin{DoxyCompactList}\small\item\em Error out if R\-T\-L uses casex that is not allowed. \end{DoxyCompactList}\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a0fe75e02462dff88651e209020bd8c08}{sub\-\_\-tick\-\_\-defines}
\begin{DoxyCompactList}\small\item\em Auto Instantiation. \end{DoxyCompactList}\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_ac7193c9bd9f9e97375bddbfda7eb6202}{sub\-\_\-tick\-\_\-ifdef\-\_\-en}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a6e0cff75675a7d8adbb2e3ea6e62478d}{sub\-\_\-tick\-\_\-ifdef\-\_\-arr}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_abd1507b2ce9e396913dc7199fd3cfbbb}{sub\-\_\-tick\-\_\-decisions}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a37da1b12ed542819d62fe3f19bc38c95}{sub\-\_\-tick\-\_\-types}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a748b0afbf1f89ad1d427be7850155ed2}{sub\-\_\-tick\-\_\-served}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a74778f2d16dd5598d6d091b9e5ede2f8}{sub\-\_\-packages}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_af7fa7848ba25555610030998d725390b}{sub\-\_\-typedef\-\_\-enums}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a3966d0b7fd61ad757e8ea0fa29f792b2}{sub\-\_\-typedef\-\_\-logics}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_adf10a77a048fb738457b954ff06d51bd}{sub\-\_\-typedef\-\_\-structs}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a17db935d2c0e06791b3d784a6a4a1794}{sub\-\_\-typedef\-\_\-unions}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a334ca7fd582268f86fab71ea3b49d69d}{sub\-\_\-typedef\-\_\-bindings}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a5f674939a5c1836e0f0a23aefcff9877}{sub\-\_\-ports}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a3f36e200679cb1ba87d31832a63abe9d}{sub\-\_\-params}
\item 
\hyperlink{classsrc_1_1verilog__parser_1_1verilog__parser_a1f11619fa932845595dddd2989f07c5b}{sub\-\_\-include\-\_\-files\-\_\-list}
\end{DoxyCompactItemize}


\subsection{Constructor \& Destructor Documentation}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a5841508e2d8cfccaebfe162fe72e4d03}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!\-\_\-\-\_\-init\-\_\-\-\_\-@{\-\_\-\-\_\-init\-\_\-\-\_\-}}
\index{\-\_\-\-\_\-init\-\_\-\-\_\-@{\-\_\-\-\_\-init\-\_\-\-\_\-}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{\-\_\-\-\_\-init\-\_\-\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-\_\-\-\_\-init\-\_\-\-\_\- (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{module\-\_\-name, }
\item[{}]{lines, }
\item[{}]{incl\-\_\-dirs, }
\item[{}]{files, }
\item[{}]{package\-\_\-files, }
\item[{}]{hash\-\_\-defines, }
\item[{}]{parsing\-\_\-format, }
\item[{}]{debug\-\_\-en, }
\item[{}]{debug\-\_\-file, }
\item[{}]{ifdef\-\_\-dis, }
\item[{}]{verilog\-\_\-define\-\_\-files, }
\item[{}]{functions\-\_\-list, }
\item[{}]{cmdline}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a5841508e2d8cfccaebfe162fe72e4d03}


\subsection{Member Function Documentation}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_ae54a1ce303f44299d7ba906d1354e7d1}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!binding\-\_\-typedef@{binding\-\_\-typedef}}
\index{binding\-\_\-typedef@{binding\-\_\-typedef}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{binding\-\_\-typedef}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-binding\-\_\-typedef (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{module\-\_\-type, }
\item[{}]{bind\-\_\-type, }
\item[{}]{bind\-\_\-str}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_ae54a1ce303f44299d7ba906d1354e7d1}
\begin{DoxyVerb}Function to bind a typedef to a variable
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a2266112da05de7273c1f91d5a3148d51}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!check\-\_\-for\-\_\-bracket@{check\-\_\-for\-\_\-bracket}}
\index{check\-\_\-for\-\_\-bracket@{check\-\_\-for\-\_\-bracket}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{check\-\_\-for\-\_\-bracket}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-check\-\_\-for\-\_\-bracket (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{check\-\_\-str}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a2266112da05de7273c1f91d5a3148d51}
\begin{DoxyVerb}Function to check for () and split the string between (*) and rest
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a922d64b3c8d19d0833a91fe5dfaedc23}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!check\-\_\-if\-\_\-parsing\-\_\-needed@{check\-\_\-if\-\_\-parsing\-\_\-needed}}
\index{check\-\_\-if\-\_\-parsing\-\_\-needed@{check\-\_\-if\-\_\-parsing\-\_\-needed}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{check\-\_\-if\-\_\-parsing\-\_\-needed}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-check\-\_\-if\-\_\-parsing\-\_\-needed (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{curr\-\_\-line}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a922d64b3c8d19d0833a91fe5dfaedc23}
\begin{DoxyVerb}Function to check if the remaining line is to be parsed along with next line
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a6a35e0559edeb8429687caa189b15fe5}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!clog2@{clog2}}
\index{clog2@{clog2}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{clog2}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-clog2 (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{x}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a6a35e0559edeb8429687caa189b15fe5}
\begin{DoxyVerb}Function to calculate clog2. Returns the ceiling log base two of an integer
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a9458eb4df7beb0eda268a69b82f6e379}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!dbg@{dbg}}
\index{dbg@{dbg}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{dbg}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-dbg (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{dbg\-\_\-info}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a9458eb4df7beb0eda268a69b82f6e379}
\begin{DoxyVerb}Function to print a debug string in a debug dump file
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_acb8bc8dd21dc57dd3562f02efc76b7be}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!dbg\-\_\-store@{dbg\-\_\-store}}
\index{dbg\-\_\-store@{dbg\-\_\-store}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{dbg\-\_\-store}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-dbg\-\_\-store (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{dbg\-\_\-info}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_acb8bc8dd21dc57dd3562f02efc76b7be}


Loading S\-V packages. 

\begin{DoxyVerb}Function to print a debug string in a debug dump file
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a1df1568e05ae1717e28010a4a7019be2}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!enums\-\_\-proc@{enums\-\_\-proc}}
\index{enums\-\_\-proc@{enums\-\_\-proc}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{enums\-\_\-proc}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-enums\-\_\-proc (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{module\-\_\-type, }
\item[{}]{enum\-\_\-str, }
\item[{}]{package, }
\item[{}]{class\-\_\-name}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a1df1568e05ae1717e28010a4a7019be2}
\begin{DoxyVerb}Function to parse enums in a package
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a7fed4bff4433384050175e0753d61a00}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!find\-\_\-in\-\_\-files@{find\-\_\-in\-\_\-files}}
\index{find\-\_\-in\-\_\-files@{find\-\_\-in\-\_\-files}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{find\-\_\-in\-\_\-files}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-find\-\_\-in\-\_\-files (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{filename}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a7fed4bff4433384050175e0753d61a00}
\begin{DoxyVerb}Function to print a debug string in a debug dump file
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_ae00350e04e9bc19aa31e843c571361d2}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!find\-\_\-manual\-\_\-submod@{find\-\_\-manual\-\_\-submod}}
\index{find\-\_\-manual\-\_\-submod@{find\-\_\-manual\-\_\-submod}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{find\-\_\-manual\-\_\-submod}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-find\-\_\-manual\-\_\-submod (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{gen\-\_\-dependencies, }
\item[{}]{submod\-\_\-name}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_ae00350e04e9bc19aa31e843c571361d2}
\begin{DoxyVerb}Function to check if keyword is a verilog or system verilog file
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a188246bedacf825272b491e14d8c2ba3}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!get\-\_\-dollar\-\_\-bits\-\_\-val@{get\-\_\-dollar\-\_\-bits\-\_\-val}}
\index{get\-\_\-dollar\-\_\-bits\-\_\-val@{get\-\_\-dollar\-\_\-bits\-\_\-val}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{get\-\_\-dollar\-\_\-bits\-\_\-val}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-get\-\_\-dollar\-\_\-bits\-\_\-val (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{module\-\_\-type, }
\item[{}]{dollar\-\_\-string, }
\item[{}]{int\-\_\-package, }
\item[{}]{int\-\_\-class}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a188246bedacf825272b491e14d8c2ba3}
\begin{DoxyVerb}Returns $bits value
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_ac38cf01d9a31f8d653941b74dbe7cfa2}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!get\-\_\-param@{get\-\_\-param}}
\index{get\-\_\-param@{get\-\_\-param}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{get\-\_\-param}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-get\-\_\-param (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{param}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_ac38cf01d9a31f8d653941b74dbe7cfa2}
\begin{DoxyVerb}Function to get the value of a verilog parameter. This can be called in a
embedded python script.
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a27b563239157cc0e3e8b41ae3b141280}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!get\-\_\-ports@{get\-\_\-ports}}
\index{get\-\_\-ports@{get\-\_\-ports}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{get\-\_\-ports}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-get\-\_\-ports (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{submod\-\_\-name, }
\item[{}]{file\-\_\-name}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a27b563239157cc0e3e8b41ae3b141280}
\begin{DoxyVerb}Function to gather ports from a module
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_aae3b515116fb91e32af6fc95c796cc2c}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!get\-\_\-tick\-\_\-defval@{get\-\_\-tick\-\_\-defval}}
\index{get\-\_\-tick\-\_\-defval@{get\-\_\-tick\-\_\-defval}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{get\-\_\-tick\-\_\-defval}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-get\-\_\-tick\-\_\-defval (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{tick\-\_\-def}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_aae3b515116fb91e32af6fc95c796cc2c}
\begin{DoxyVerb}Function to get the value of a `define. This can be called in a embedded python script.
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a74ba467aaa37c811d43ec9a3d91d6fdf}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!load\-\_\-import\-\_\-or\-\_\-include\-\_\-file@{load\-\_\-import\-\_\-or\-\_\-include\-\_\-file}}
\index{load\-\_\-import\-\_\-or\-\_\-include\-\_\-file@{load\-\_\-import\-\_\-or\-\_\-include\-\_\-file}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{load\-\_\-import\-\_\-or\-\_\-include\-\_\-file}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-load\-\_\-import\-\_\-or\-\_\-include\-\_\-file (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{module\-\_\-type, }
\item[{}]{inc\-\_\-type, }
\item[{}]{inc\-\_\-file}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a74ba467aaa37c811d43ec9a3d91d6fdf}
\begin{DoxyVerb}Function to load a 'include file and parse 'define and parameter declarations
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_aedc7d876db9e8de117176e47d47242e4}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!param\-\_\-proc@{param\-\_\-proc}}
\index{param\-\_\-proc@{param\-\_\-proc}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{param\-\_\-proc}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-param\-\_\-proc (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{module\-\_\-type, }
\item[{}]{param\-\_\-str, }
\item[{}]{package, }
\item[{}]{class\-\_\-name}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_aedc7d876db9e8de117176e47d47242e4}
\begin{DoxyVerb}Function to parse parameter or localparam
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a7837590371670e9004e352a113fe1f6c}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!parse\-\_\-assignments@{parse\-\_\-assignments}}
\index{parse\-\_\-assignments@{parse\-\_\-assignments}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{parse\-\_\-assignments}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-parse\-\_\-assignments (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{assignment\-\_\-type, }
\item[{}]{assign\-\_\-str}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a7837590371670e9004e352a113fe1f6c}
\begin{DoxyVerb}Function to parse a single assignment
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_ab19b03c5107d2fd791943e2be1406f7c}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!parse\-\_\-case\-\_\-expression@{parse\-\_\-case\-\_\-expression}}
\index{parse\-\_\-case\-\_\-expression@{parse\-\_\-case\-\_\-expression}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{parse\-\_\-case\-\_\-expression}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-parse\-\_\-case\-\_\-expression (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{exp\-\_\-str}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_ab19b03c5107d2fd791943e2be1406f7c}
\begin{DoxyVerb}Function to parse a case expression
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a8f7f47527e55b31f7ab1df9ec367a4b2}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!parse\-\_\-conditions@{parse\-\_\-conditions}}
\index{parse\-\_\-conditions@{parse\-\_\-conditions}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{parse\-\_\-conditions}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-parse\-\_\-conditions (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{cond\-\_\-str}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a8f7f47527e55b31f7ab1df9ec367a4b2}
\begin{DoxyVerb}Function to parse input conditions
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_afc2edb01505646fb4767d3d3beef78b7}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!parse\-\_\-ios@{parse\-\_\-ios}}
\index{parse\-\_\-ios@{parse\-\_\-ios}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{parse\-\_\-ios}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-parse\-\_\-ios (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{module\-\_\-type, }
\item[{}]{io\-\_\-parse\-\_\-type, }
\item[{}]{io\-\_\-dir, }
\item[{}]{io\-\_\-str}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_afc2edb01505646fb4767d3d3beef78b7}
\begin{DoxyVerb}Function to parse a single input/output declaration line
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a5061b79dd42f4941f315596484034eb6}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!parse\-\_\-reg\-\_\-wire\-\_\-logic@{parse\-\_\-reg\-\_\-wire\-\_\-logic}}
\index{parse\-\_\-reg\-\_\-wire\-\_\-logic@{parse\-\_\-reg\-\_\-wire\-\_\-logic}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{parse\-\_\-reg\-\_\-wire\-\_\-logic}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-parse\-\_\-reg\-\_\-wire\-\_\-logic (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{module\-\_\-type, }
\item[{}]{declare\-\_\-parse\-\_\-type, }
\item[{}]{declare\-\_\-type, }
\item[{}]{declare\-\_\-str, }
\item[{}]{package, }
\item[{}]{class\-\_\-name}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a5061b79dd42f4941f315596484034eb6}
\begin{DoxyVerb}Function to parse a single reg/wire/logic declaration line
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a7e91de6d83fd6e012fef8cf42b886a34}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!parse\-\_\-signal@{parse\-\_\-signal}}
\index{parse\-\_\-signal@{parse\-\_\-signal}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{parse\-\_\-signal}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-parse\-\_\-signal (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{signal\-\_\-type, }
\item[{}]{signal\-\_\-str, }
\item[{}]{reset\-\_\-store}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a7e91de6d83fd6e012fef8cf42b886a34}
\begin{DoxyVerb}Function to parse a signal/param/define/constant
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a1d1e764b68f2b25dcbcb8e8f80c5d297}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!parse\-\_\-struct\-\_\-union@{parse\-\_\-struct\-\_\-union}}
\index{parse\-\_\-struct\-\_\-union@{parse\-\_\-struct\-\_\-union}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{parse\-\_\-struct\-\_\-union}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-parse\-\_\-struct\-\_\-union (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{parse\-\_\-type, }
\item[{}]{module\-\_\-type, }
\item[{}]{struct\-\_\-str, }
\item[{}]{package, }
\item[{}]{class\-\_\-name}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a1d1e764b68f2b25dcbcb8e8f80c5d297}
\begin{DoxyVerb}Function to parse a struct or union
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a2ed049ecaa016db28e68c585938be4a9}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!parse\-\_\-verilog@{parse\-\_\-verilog}}
\index{parse\-\_\-verilog@{parse\-\_\-verilog}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{parse\-\_\-verilog}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-parse\-\_\-verilog (
\begin{DoxyParamCaption}
\item[{}]{self}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a2ed049ecaa016db28e68c585938be4a9}
\begin{DoxyVerb}Function to parse verilog
=======
Step: 2
=======
Parse verilog or system verilog code
Gather wire/reg/input/output information
Gather registers list and width for each &Posedge
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a4c232a34556813fb83cf4e14170e243e}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!remove\-\_\-outside\-\_\-sqbrackets@{remove\-\_\-outside\-\_\-sqbrackets}}
\index{remove\-\_\-outside\-\_\-sqbrackets@{remove\-\_\-outside\-\_\-sqbrackets}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{remove\-\_\-outside\-\_\-sqbrackets}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-remove\-\_\-outside\-\_\-sqbrackets (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{signal\-\_\-type, }
\item[{}]{signal\-\_\-str}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a4c232a34556813fb83cf4e14170e243e}
\begin{DoxyVerb}Function to remove , { } + / * = < > ? : & | ~ ^ () outside []
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a21984185944e7ca6cab073280d7ee249}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!replace\-\_\-clog2@{replace\-\_\-clog2}}
\index{replace\-\_\-clog2@{replace\-\_\-clog2}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{replace\-\_\-clog2}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-replace\-\_\-clog2 (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{module\-\_\-type, }
\item[{}]{string\-\_\-in}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a21984185944e7ca6cab073280d7ee249}
\begin{DoxyVerb}Replaces $clog2(*) with result
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a2cce56162afd3054e1a50c226c90e9ee}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!split\-\_\-on\-\_\-word\-\_\-boundary@{split\-\_\-on\-\_\-word\-\_\-boundary}}
\index{split\-\_\-on\-\_\-word\-\_\-boundary@{split\-\_\-on\-\_\-word\-\_\-boundary}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{split\-\_\-on\-\_\-word\-\_\-boundary}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-split\-\_\-on\-\_\-word\-\_\-boundary (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{string\-\_\-in}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a2cce56162afd3054e1a50c226c90e9ee}
\begin{DoxyVerb}Function to split a string on a word boundary and return as an array
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a2ac6051f26cee8fc4890f94fa32fa287}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!sub\-\_\-tick\-\_\-ifdef\-\_\-proc@{sub\-\_\-tick\-\_\-ifdef\-\_\-proc}}
\index{sub\-\_\-tick\-\_\-ifdef\-\_\-proc@{sub\-\_\-tick\-\_\-ifdef\-\_\-proc}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{sub\-\_\-tick\-\_\-ifdef\-\_\-proc}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-sub\-\_\-tick\-\_\-ifdef\-\_\-proc (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{sub\-\_\-tick\-\_\-ifdef\-\_\-type, }
\item[{}]{sub\-\_\-tick\-\_\-ifdef\-\_\-str}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a2ac6051f26cee8fc4890f94fa32fa287}
\begin{DoxyVerb}Function to process 'ifdef and it returns current ifdef status to skip
the code or parse it
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_adbfb593949354e4adfba57e620f37e48}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!tick\-\_\-def\-\_\-proc@{tick\-\_\-def\-\_\-proc}}
\index{tick\-\_\-def\-\_\-proc@{tick\-\_\-def\-\_\-proc}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{tick\-\_\-def\-\_\-proc}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-tick\-\_\-def\-\_\-proc (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{module\-\_\-type, }
\item[{}]{tick\-\_\-def\-\_\-in}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_adbfb593949354e4adfba57e620f37e48}
\begin{DoxyVerb}The following function parses the `define and updates the tick table with value and type.
Type can be NUMBER, STRING, BITDEF
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a04495de1d32401dd5b7d8b112f171411}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!tick\-\_\-ifdef\-\_\-proc@{tick\-\_\-ifdef\-\_\-proc}}
\index{tick\-\_\-ifdef\-\_\-proc@{tick\-\_\-ifdef\-\_\-proc}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{tick\-\_\-ifdef\-\_\-proc}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-tick\-\_\-ifdef\-\_\-proc (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{tick\-\_\-ifdef\-\_\-type, }
\item[{}]{tick\-\_\-ifdef\-\_\-str}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a04495de1d32401dd5b7d8b112f171411}
\begin{DoxyVerb}Function to process 'ifdef and it returns current ifdef status to skip
the code or parse it
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a335ab7ed6e9f856a7df251dd34725762}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!tickdef\-\_\-param\-\_\-getval@{tickdef\-\_\-param\-\_\-getval}}
\index{tickdef\-\_\-param\-\_\-getval@{tickdef\-\_\-param\-\_\-getval}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{tickdef\-\_\-param\-\_\-getval}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-tickdef\-\_\-param\-\_\-getval (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{module\-\_\-type, }
\item[{}]{tick\-\_\-def\-\_\-exp, }
\item[{}]{package, }
\item[{}]{class\-\_\-name}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a335ab7ed6e9f856a7df251dd34725762}
\begin{DoxyVerb}Function to calculate value for a `define and return its type. Type can be numerical, string
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_aa66877c2836dbc313769721d74b86d78}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!update\-\_\-bitdef@{update\-\_\-bitdef}}
\index{update\-\_\-bitdef@{update\-\_\-bitdef}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{update\-\_\-bitdef}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-update\-\_\-bitdef (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{bitdef\-\_\-sel, }
\item[{}]{new\-\_\-bitdef, }
\item[{}]{old\-\_\-bitdef, }
\item[{}]{old\-\_\-uwidth, }
\item[{}]{old\-\_\-lwidth, }
\item[{}]{new\-\_\-uwidth, }
\item[{}]{new\-\_\-lwidth}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_aa66877c2836dbc313769721d74b86d78}
\begin{DoxyVerb}Function to update the bit definition
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a72fe0b75d740cfef1a00add06ab7e0f3}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!update\-\_\-typedef\-\_\-regs@{update\-\_\-typedef\-\_\-regs}}
\index{update\-\_\-typedef\-\_\-regs@{update\-\_\-typedef\-\_\-regs}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{update\-\_\-typedef\-\_\-regs}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-update\-\_\-typedef\-\_\-regs (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{reg\-\_\-type, }
\item[{}]{reg\-\_\-mode, }
\item[{}]{reg}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a72fe0b75d740cfef1a00add06ab7e0f3}
\begin{DoxyVerb}Function to update regs/logics with manual or force typedefs
\end{DoxyVerb}
 \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a6c20c3d036a8846c2d2b398857809799}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!update\-\_\-wire\-\_\-reg\-\_\-signal\-\_\-lists@{update\-\_\-wire\-\_\-reg\-\_\-signal\-\_\-lists}}
\index{update\-\_\-wire\-\_\-reg\-\_\-signal\-\_\-lists@{update\-\_\-wire\-\_\-reg\-\_\-signal\-\_\-lists}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{update\-\_\-wire\-\_\-reg\-\_\-signal\-\_\-lists}]{\setlength{\rightskip}{0pt plus 5cm}def src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-update\-\_\-wire\-\_\-reg\-\_\-signal\-\_\-lists (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{signal\-\_\-type, }
\item[{}]{parse\-\_\-type, }
\item[{}]{signal\-\_\-name, }
\item[{}]{bitdef, }
\item[{}]{uwidth, }
\item[{}]{lwidth, }
\item[{}]{depth, }
\item[{}]{signed}
\end{DoxyParamCaption}
)}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a6c20c3d036a8846c2d2b398857809799}
\begin{DoxyVerb}Function to update wire/reg/signal lists.
It compares the exiting bit definition accumulated and update it based on current widths.
\end{DoxyVerb}
 

\subsection{Member Data Documentation}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_ab5ccb54f6c07eed5f249a6f7d736121c}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!always\-\_\-constructs@{always\-\_\-constructs}}
\index{always\-\_\-constructs@{always\-\_\-constructs}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{always\-\_\-constructs}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-always\-\_\-constructs}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_ab5ccb54f6c07eed5f249a6f7d736121c}


Generate Skip \& Parsing. 

Detect typedef usages.

always block parsing

assign statements

\&force commands

imported package processing

`include processing

Parameter parsing.

integer processing

genvar processing

Generate Skip.

Generate Parsing

Check if endmodule declaration by user \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a7d3f4749a1f69f8a1cf2c00b4d96f82e}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!always\-\_\-for\-\_\-loop\-\_\-count@{always\-\_\-for\-\_\-loop\-\_\-count}}
\index{always\-\_\-for\-\_\-loop\-\_\-count@{always\-\_\-for\-\_\-loop\-\_\-count}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{always\-\_\-for\-\_\-loop\-\_\-count}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-always\-\_\-for\-\_\-loop\-\_\-count}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a7d3f4749a1f69f8a1cf2c00b4d96f82e}


Error out if R\-T\-L uses casex that is not allowed. 

Parsing assignments right after always.

Parsing case and casez conditions Parsing if / else if / else conditions Parsing case expressions

Replace \-:\-: for typedef enums before detecting \-: Parsing statements inside if / else if condtions Parsing statements inside else condtions If the beginning word is a keyword like if / else / case, then skip rest Parsing statements inside if\-\_\-begin / else\-\_\-if\-\_\-begin / else\-\_\-begin condtions Parsing end construct and removing the paired construct

Parsing end construct and removing the paired construct \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a1182cf00e893bc40e432fefe69df4b7b}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!assign2pkg\-\_\-index@{assign2pkg\-\_\-index}}
\index{assign2pkg\-\_\-index@{assign2pkg\-\_\-index}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{assign2pkg\-\_\-index}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-assign2pkg\-\_\-index}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a1182cf00e893bc40e432fefe69df4b7b}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a425456e33f633ca2cbfb13bd2fd05c4f}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!async\-\_\-reset@{async\-\_\-reset}}
\index{async\-\_\-reset@{async\-\_\-reset}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{async\-\_\-reset}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-async\-\_\-reset}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a425456e33f633ca2cbfb13bd2fd05c4f}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a78034c322e8a3f31bdac403da9977fcb}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!auto\-\_\-package\-\_\-load@{auto\-\_\-package\-\_\-load}}
\index{auto\-\_\-package\-\_\-load@{auto\-\_\-package\-\_\-load}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{auto\-\_\-package\-\_\-load}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-auto\-\_\-package\-\_\-load}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a78034c322e8a3f31bdac403da9977fcb}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_ac292954891b0eda38bc1272e74b71bf5}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!auto\-\_\-reset\-\_\-en@{auto\-\_\-reset\-\_\-en}}
\index{auto\-\_\-reset\-\_\-en@{auto\-\_\-reset\-\_\-en}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{auto\-\_\-reset\-\_\-en}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-auto\-\_\-reset\-\_\-en}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_ac292954891b0eda38bc1272e74b71bf5}


\&Posedge, \&Negedge, \&Clock, \&Sync\-Reset and \&Asyncreset 

\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_af94b1eb70c83858b118ac5f6fd150abb}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!auto\-\_\-reset\-\_\-index@{auto\-\_\-reset\-\_\-index}}
\index{auto\-\_\-reset\-\_\-index@{auto\-\_\-reset\-\_\-index}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{auto\-\_\-reset\-\_\-index}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-auto\-\_\-reset\-\_\-index}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_af94b1eb70c83858b118ac5f6fd150abb}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_ad751d762895cd27ae3de7b4adb34ee29}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!auto\-\_\-reset\-\_\-val@{auto\-\_\-reset\-\_\-val}}
\index{auto\-\_\-reset\-\_\-val@{auto\-\_\-reset\-\_\-val}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{auto\-\_\-reset\-\_\-val}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-auto\-\_\-reset\-\_\-val}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_ad751d762895cd27ae3de7b4adb34ee29}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a54670377536cff31d6b6638278eeb5d5}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!class\-\_\-name@{class\-\_\-name}}
\index{class\-\_\-name@{class\-\_\-name}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{class\-\_\-name}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-class\-\_\-name}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a54670377536cff31d6b6638278eeb5d5}


class and endclass 

\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a47eeccd54b5c7c35a8836faaf6a9bde7}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!classes@{classes}}
\index{classes@{classes}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{classes}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-classes}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a47eeccd54b5c7c35a8836faaf6a9bde7}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_ab6f63afce27653ad48fc243e234c0c29}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!clock@{clock}}
\index{clock@{clock}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{clock}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-clock}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_ab6f63afce27653ad48fc243e234c0c29}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a08e67f9ef0de0181a10caacaec6116d5}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!debug@{debug}}
\index{debug@{debug}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{debug}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-debug}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a08e67f9ef0de0181a10caacaec6116d5}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_ac8668d7328c5a15f7d67ede379b30ea3}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!debug\-\_\-file@{debug\-\_\-file}}
\index{debug\-\_\-file@{debug\-\_\-file}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{debug\-\_\-file}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-debug\-\_\-file}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_ac8668d7328c5a15f7d67ede379b30ea3}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a2f62555a692365df5e08fda3b4869c82}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!debug\-\_\-print@{debug\-\_\-print}}
\index{debug\-\_\-print@{debug\-\_\-print}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{debug\-\_\-print}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-debug\-\_\-print}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a2f62555a692365df5e08fda3b4869c82}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a7f17d4fbfa695ef7dd9a846135434690}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!files@{files}}
\index{files@{files}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{files}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-files}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a7f17d4fbfa695ef7dd9a846135434690}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a259774d2a3cc74fd78518fcaabf3867e}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!found\-\_\-error@{found\-\_\-error}}
\index{found\-\_\-error@{found\-\_\-error}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{found\-\_\-error}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-found\-\_\-error}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a259774d2a3cc74fd78518fcaabf3867e}


`ifdef/ifndef/elif/else/endif processing 

Applying all the param overriding on each port.

Parsing endcase construct and removing case\-\_\-condition construct.

`define processing

`include processing

Looking for I\-O declarations as part of module declaration.

Parameter parsing Parameter parsing `include processing Skip parsing the code if the nodule is not found Function Skip Task Skip {\ttfamily define processing }undef processing package parsing class and endclass typedef enum logic extraction

Function Skip

imported package processing class and endclass `define parsing Parameter parsing package parsing typedef enum logic extraction

`undef processing typedef enum logic extraction

Applying all the connect commands \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a9ca2637cb2fee2c2cc14bef5cefbc55c}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!gen\-\_\-dependencies@{gen\-\_\-dependencies}}
\index{gen\-\_\-dependencies@{gen\-\_\-dependencies}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{gen\-\_\-dependencies}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-gen\-\_\-dependencies}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a9ca2637cb2fee2c2cc14bef5cefbc55c}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_af691444ec4ff5f2e93254ed9b5dffdf3}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!generate\-\_\-for\-\_\-loop\-\_\-count@{generate\-\_\-for\-\_\-loop\-\_\-count}}
\index{generate\-\_\-for\-\_\-loop\-\_\-count@{generate\-\_\-for\-\_\-loop\-\_\-count}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{generate\-\_\-for\-\_\-loop\-\_\-count}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-generate\-\_\-for\-\_\-loop\-\_\-count}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_af691444ec4ff5f2e93254ed9b5dffdf3}


for loop processing 

\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_ae62ba26ec0f8a70e7feacd7546bac025}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!generate\-\_\-for\-\_\-loops@{generate\-\_\-for\-\_\-loops}}
\index{generate\-\_\-for\-\_\-loops@{generate\-\_\-for\-\_\-loops}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{generate\-\_\-for\-\_\-loops}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-generate\-\_\-for\-\_\-loops}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_ae62ba26ec0f8a70e7feacd7546bac025}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_aef575793938cd682ab9b35ef0f954d2c}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!generate\-\_\-stub@{generate\-\_\-stub}}
\index{generate\-\_\-stub@{generate\-\_\-stub}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{generate\-\_\-stub}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-generate\-\_\-stub}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_aef575793938cd682ab9b35ef0f954d2c}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_add046555471f9fe5a92518cf17462e38}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!hash\-\_\-defines@{hash\-\_\-defines}}
\index{hash\-\_\-defines@{hash\-\_\-defines}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{hash\-\_\-defines}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-hash\-\_\-defines}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_add046555471f9fe5a92518cf17462e38}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a0fac67c4c5969d90e8b49edd665d9677}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!incl\-\_\-dirs@{incl\-\_\-dirs}}
\index{incl\-\_\-dirs@{incl\-\_\-dirs}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{incl\-\_\-dirs}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-incl\-\_\-dirs}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a0fac67c4c5969d90e8b49edd665d9677}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_aa65e2df4339514dfd088c76ab9306c97}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!interface\-\_\-def\-\_\-files@{interface\-\_\-def\-\_\-files}}
\index{interface\-\_\-def\-\_\-files@{interface\-\_\-def\-\_\-files}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{interface\-\_\-def\-\_\-files}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-interface\-\_\-def\-\_\-files}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_aa65e2df4339514dfd088c76ab9306c97}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a155e7b6f4cfd1a3f02dd900e642cac73}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!interface\-\_\-spec\-\_\-files@{interface\-\_\-spec\-\_\-files}}
\index{interface\-\_\-spec\-\_\-files@{interface\-\_\-spec\-\_\-files}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{interface\-\_\-spec\-\_\-files}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-interface\-\_\-spec\-\_\-files}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a155e7b6f4cfd1a3f02dd900e642cac73}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a942af18cb73658579b4a9c277086f3cd}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!last\-\_\-tick\-\_\-loc@{last\-\_\-tick\-\_\-loc}}
\index{last\-\_\-tick\-\_\-loc@{last\-\_\-tick\-\_\-loc}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{last\-\_\-tick\-\_\-loc}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-last\-\_\-tick\-\_\-loc}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a942af18cb73658579b4a9c277086f3cd}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_af8c49dd8d8b401c3a2eee7489ffa04e9}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!line@{line}}
\index{line@{line}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{line}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-line}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_af8c49dd8d8b401c3a2eee7489ffa04e9}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a33892150ed346c986314e42e8000c838}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!line\-\_\-no@{line\-\_\-no}}
\index{line\-\_\-no@{line\-\_\-no}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{line\-\_\-no}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-line\-\_\-no}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a33892150ed346c986314e42e8000c838}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a3a27f85383ea07970dbccc29bc68ea06}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!manual\-\_\-ports@{manual\-\_\-ports}}
\index{manual\-\_\-ports@{manual\-\_\-ports}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{manual\-\_\-ports}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-manual\-\_\-ports}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a3a27f85383ea07970dbccc29bc68ea06}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a3db0cd72db1ddba2c6048d6fece48a34}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!module\-\_\-def\-\_\-files@{module\-\_\-def\-\_\-files}}
\index{module\-\_\-def\-\_\-files@{module\-\_\-def\-\_\-files}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{module\-\_\-def\-\_\-files}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-module\-\_\-def\-\_\-files}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a3db0cd72db1ddba2c6048d6fece48a34}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_afbe4a23f0db34f027628a4f5a9b5f7d2}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!module\-\_\-found@{module\-\_\-found}}
\index{module\-\_\-found@{module\-\_\-found}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{module\-\_\-found}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-module\-\_\-found}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_afbe4a23f0db34f027628a4f5a9b5f7d2}


Loading the module dependencies with spec files list. 

Manual module declaration parsing for incremental port updates \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a9e6de26b5fd6ad1ab65b4ed97cd6c078}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!module\-\_\-info@{module\-\_\-info}}
\index{module\-\_\-info@{module\-\_\-info}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{module\-\_\-info}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-module\-\_\-info}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a9e6de26b5fd6ad1ab65b4ed97cd6c078}


Load parameters and I\-Os from module spec. 

\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a517fc26126209e45aa5eefee4e937fd5}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!module\-\_\-name@{module\-\_\-name}}
\index{module\-\_\-name@{module\-\_\-name}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{module\-\_\-name}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-module\-\_\-name}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a517fc26126209e45aa5eefee4e937fd5}


Parameter parsing. 

Parameter parsing \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a833a3acd432dbf02d6c9f4333bcafba2}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!module\-\_\-param\-\_\-line@{module\-\_\-param\-\_\-line}}
\index{module\-\_\-param\-\_\-line@{module\-\_\-param\-\_\-line}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{module\-\_\-param\-\_\-line}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-module\-\_\-param\-\_\-line}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a833a3acd432dbf02d6c9f4333bcafba2}


Detect typedef usages. 

Load any parameters with \&Module \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a5233a3fc04bd927335ca10b2ff05e5f2}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!original\-\_\-line@{original\-\_\-line}}
\index{original\-\_\-line@{original\-\_\-line}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{original\-\_\-line}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-original\-\_\-line}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a5233a3fc04bd927335ca10b2ff05e5f2}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a32cec6a447990615389a8cf249caa57c}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!package\-\_\-files@{package\-\_\-files}}
\index{package\-\_\-files@{package\-\_\-files}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{package\-\_\-files}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-package\-\_\-files}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a32cec6a447990615389a8cf249caa57c}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_ab2bdbf68ed106816c50e5845c26bbe67}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!package\-\_\-name@{package\-\_\-name}}
\index{package\-\_\-name@{package\-\_\-name}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{package\-\_\-name}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-package\-\_\-name}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_ab2bdbf68ed106816c50e5845c26bbe67}


typedef logic extraction 

typedef struct extraction typedef union extraction package parsing \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a12004b8cf62949956ae314ef476dab87}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!packages@{packages}}
\index{packages@{packages}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{packages}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-packages}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a12004b8cf62949956ae314ef476dab87}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a7c108505c58a79df46601966e54a23db}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!params@{params}}
\index{params@{params}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{params}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-params}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a7c108505c58a79df46601966e54a23db}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a54f0c4a4380a1b9bbdccd108cba9d08f}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!parse\-\_\-generate@{parse\-\_\-generate}}
\index{parse\-\_\-generate@{parse\-\_\-generate}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{parse\-\_\-generate}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-parse\-\_\-generate}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a54f0c4a4380a1b9bbdccd108cba9d08f}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_ae7207d3f921f1717d4c75b105beb3bd9}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!parse\-\_\-lines@{parse\-\_\-lines}}
\index{parse\-\_\-lines@{parse\-\_\-lines}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{parse\-\_\-lines}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-parse\-\_\-lines}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_ae7207d3f921f1717d4c75b105beb3bd9}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_abdf606fe7e29eadd46bbefe59cc4ae2a}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!parser\-\_\-on@{parser\-\_\-on}}
\index{parser\-\_\-on@{parser\-\_\-on}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{parser\-\_\-on}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-parser\-\_\-on}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_abdf606fe7e29eadd46bbefe59cc4ae2a}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a1f81b9bfb1e1f5bf5819d26689b5a177}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!parsing\-\_\-format@{parsing\-\_\-format}}
\index{parsing\-\_\-format@{parsing\-\_\-format}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{parsing\-\_\-format}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-parsing\-\_\-format}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a1f81b9bfb1e1f5bf5819d26689b5a177}


Manual declarations. 

\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a22d4873848308efa676a094cf71164fa}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!pkg2assign\-\_\-index@{pkg2assign\-\_\-index}}
\index{pkg2assign\-\_\-index@{pkg2assign\-\_\-index}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{pkg2assign\-\_\-index}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-pkg2assign\-\_\-index}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a22d4873848308efa676a094cf71164fa}


Assertions Skip. 

Function Skip Task Skip Pkg2\-Assign Code Generation \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a9a7aaf735718fa08e9e442ded25bd33c}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!reset\-\_\-type@{reset\-\_\-type}}
\index{reset\-\_\-type@{reset\-\_\-type}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{reset\-\_\-type}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-reset\-\_\-type}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a9a7aaf735718fa08e9e442ded25bd33c}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a1f11619fa932845595dddd2989f07c5b}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!sub\-\_\-include\-\_\-files\-\_\-list@{sub\-\_\-include\-\_\-files\-\_\-list}}
\index{sub\-\_\-include\-\_\-files\-\_\-list@{sub\-\_\-include\-\_\-files\-\_\-list}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{sub\-\_\-include\-\_\-files\-\_\-list}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-sub\-\_\-include\-\_\-files\-\_\-list}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a1f11619fa932845595dddd2989f07c5b}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_ac977e4adc51ad4604b1cb0c4f722d7ba}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!sub\-\_\-last\-\_\-tick\-\_\-loc@{sub\-\_\-last\-\_\-tick\-\_\-loc}}
\index{sub\-\_\-last\-\_\-tick\-\_\-loc@{sub\-\_\-last\-\_\-tick\-\_\-loc}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{sub\-\_\-last\-\_\-tick\-\_\-loc}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-sub\-\_\-last\-\_\-tick\-\_\-loc}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_ac977e4adc51ad4604b1cb0c4f722d7ba}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a74778f2d16dd5598d6d091b9e5ede2f8}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!sub\-\_\-packages@{sub\-\_\-packages}}
\index{sub\-\_\-packages@{sub\-\_\-packages}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{sub\-\_\-packages}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-sub\-\_\-packages}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a74778f2d16dd5598d6d091b9e5ede2f8}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a3f36e200679cb1ba87d31832a63abe9d}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!sub\-\_\-params@{sub\-\_\-params}}
\index{sub\-\_\-params@{sub\-\_\-params}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{sub\-\_\-params}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-sub\-\_\-params}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a3f36e200679cb1ba87d31832a63abe9d}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a5f674939a5c1836e0f0a23aefcff9877}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!sub\-\_\-ports@{sub\-\_\-ports}}
\index{sub\-\_\-ports@{sub\-\_\-ports}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{sub\-\_\-ports}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-sub\-\_\-ports}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a5f674939a5c1836e0f0a23aefcff9877}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a31e7135de174cf37f497d1197f82b783}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!sub\-\_\-tick\-\_\-curr\-\_\-decision@{sub\-\_\-tick\-\_\-curr\-\_\-decision}}
\index{sub\-\_\-tick\-\_\-curr\-\_\-decision@{sub\-\_\-tick\-\_\-curr\-\_\-decision}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{sub\-\_\-tick\-\_\-curr\-\_\-decision}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-sub\-\_\-tick\-\_\-curr\-\_\-decision}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a31e7135de174cf37f497d1197f82b783}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a3ab09c605608b1763a9d38d858598d1e}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!sub\-\_\-tick\-\_\-curr\-\_\-served@{sub\-\_\-tick\-\_\-curr\-\_\-served}}
\index{sub\-\_\-tick\-\_\-curr\-\_\-served@{sub\-\_\-tick\-\_\-curr\-\_\-served}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{sub\-\_\-tick\-\_\-curr\-\_\-served}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-sub\-\_\-tick\-\_\-curr\-\_\-served}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a3ab09c605608b1763a9d38d858598d1e}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_abfb69b08a6d614d5c0da76f670f9047b}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!sub\-\_\-tick\-\_\-curr\-\_\-type@{sub\-\_\-tick\-\_\-curr\-\_\-type}}
\index{sub\-\_\-tick\-\_\-curr\-\_\-type@{sub\-\_\-tick\-\_\-curr\-\_\-type}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{sub\-\_\-tick\-\_\-curr\-\_\-type}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-sub\-\_\-tick\-\_\-curr\-\_\-type}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_abfb69b08a6d614d5c0da76f670f9047b}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_abd1507b2ce9e396913dc7199fd3cfbbb}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!sub\-\_\-tick\-\_\-decisions@{sub\-\_\-tick\-\_\-decisions}}
\index{sub\-\_\-tick\-\_\-decisions@{sub\-\_\-tick\-\_\-decisions}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{sub\-\_\-tick\-\_\-decisions}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-sub\-\_\-tick\-\_\-decisions}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_abd1507b2ce9e396913dc7199fd3cfbbb}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a0fe75e02462dff88651e209020bd8c08}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!sub\-\_\-tick\-\_\-defines@{sub\-\_\-tick\-\_\-defines}}
\index{sub\-\_\-tick\-\_\-defines@{sub\-\_\-tick\-\_\-defines}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{sub\-\_\-tick\-\_\-defines}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-sub\-\_\-tick\-\_\-defines}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a0fe75e02462dff88651e209020bd8c08}


Auto Instantiation. 

Skipping some keywords.

\&begin\-Instance $<$module\-\_\-name$>$ \mbox{[}$<$instance\-\_\-name$>$\mbox{]} \mbox{[}$<$file\-\_\-name$>$\mbox{]}; \&build\-Command $<$build\-\_\-commandline\-\_\-option$>$; \&param $<$submod\-\_\-param$>$ $<$top\-\_\-param/top\-\_\-define/constant$>$; \&connect $<$sub\-\_\-port\-\_\-name$>$ $<$top\-\_\-port\-\_\-name$>$; \&connect $<$sub\-\_\-port\-\_\-name$>$ $<$\-C\-O\-N\-S\-T\-A\-N\-T$>$; \&connect $<$sub\-\_\-port\-\_\-name$>$; \&connect /$\ast$$<$search\-\_\-pattern$>$/ /$<$replace\-\_\-pattern$>$/; \&connect /$<$search\-\_\-pattern$>$/; \&connect /$<$search\-\_\-pattern$>$/ /$<$replace\-\_\-pattern$>$/ I\-N\-P\-U\-T\-S; \&connect /$<$search\-\_\-pattern$>$/ /$<$replace\-\_\-pattern$>$/ O\-U\-T\-P\-U\-T\-S;  Parsing submodule for ports and params

Initializing all the arrays and varibles for every submodule

Manual Instantiation Printing all the gathered registers Parsing submodule for ports and params

Initializing all the arrays and varibles for every submodule \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a6e0cff75675a7d8adbb2e3ea6e62478d}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!sub\-\_\-tick\-\_\-ifdef\-\_\-arr@{sub\-\_\-tick\-\_\-ifdef\-\_\-arr}}
\index{sub\-\_\-tick\-\_\-ifdef\-\_\-arr@{sub\-\_\-tick\-\_\-ifdef\-\_\-arr}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{sub\-\_\-tick\-\_\-ifdef\-\_\-arr}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-sub\-\_\-tick\-\_\-ifdef\-\_\-arr}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a6e0cff75675a7d8adbb2e3ea6e62478d}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_ac7193c9bd9f9e97375bddbfda7eb6202}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!sub\-\_\-tick\-\_\-ifdef\-\_\-en@{sub\-\_\-tick\-\_\-ifdef\-\_\-en}}
\index{sub\-\_\-tick\-\_\-ifdef\-\_\-en@{sub\-\_\-tick\-\_\-ifdef\-\_\-en}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{sub\-\_\-tick\-\_\-ifdef\-\_\-en}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-sub\-\_\-tick\-\_\-ifdef\-\_\-en}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_ac7193c9bd9f9e97375bddbfda7eb6202}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a748b0afbf1f89ad1d427be7850155ed2}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!sub\-\_\-tick\-\_\-served@{sub\-\_\-tick\-\_\-served}}
\index{sub\-\_\-tick\-\_\-served@{sub\-\_\-tick\-\_\-served}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{sub\-\_\-tick\-\_\-served}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-sub\-\_\-tick\-\_\-served}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a748b0afbf1f89ad1d427be7850155ed2}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a37da1b12ed542819d62fe3f19bc38c95}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!sub\-\_\-tick\-\_\-types@{sub\-\_\-tick\-\_\-types}}
\index{sub\-\_\-tick\-\_\-types@{sub\-\_\-tick\-\_\-types}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{sub\-\_\-tick\-\_\-types}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-sub\-\_\-tick\-\_\-types}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a37da1b12ed542819d62fe3f19bc38c95}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a334ca7fd582268f86fab71ea3b49d69d}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!sub\-\_\-typedef\-\_\-bindings@{sub\-\_\-typedef\-\_\-bindings}}
\index{sub\-\_\-typedef\-\_\-bindings@{sub\-\_\-typedef\-\_\-bindings}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{sub\-\_\-typedef\-\_\-bindings}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-sub\-\_\-typedef\-\_\-bindings}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a334ca7fd582268f86fab71ea3b49d69d}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_af7fa7848ba25555610030998d725390b}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!sub\-\_\-typedef\-\_\-enums@{sub\-\_\-typedef\-\_\-enums}}
\index{sub\-\_\-typedef\-\_\-enums@{sub\-\_\-typedef\-\_\-enums}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{sub\-\_\-typedef\-\_\-enums}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-sub\-\_\-typedef\-\_\-enums}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_af7fa7848ba25555610030998d725390b}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a3966d0b7fd61ad757e8ea0fa29f792b2}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!sub\-\_\-typedef\-\_\-logics@{sub\-\_\-typedef\-\_\-logics}}
\index{sub\-\_\-typedef\-\_\-logics@{sub\-\_\-typedef\-\_\-logics}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{sub\-\_\-typedef\-\_\-logics}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-sub\-\_\-typedef\-\_\-logics}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a3966d0b7fd61ad757e8ea0fa29f792b2}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_adf10a77a048fb738457b954ff06d51bd}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!sub\-\_\-typedef\-\_\-structs@{sub\-\_\-typedef\-\_\-structs}}
\index{sub\-\_\-typedef\-\_\-structs@{sub\-\_\-typedef\-\_\-structs}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{sub\-\_\-typedef\-\_\-structs}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-sub\-\_\-typedef\-\_\-structs}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_adf10a77a048fb738457b954ff06d51bd}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a17db935d2c0e06791b3d784a6a4a1794}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!sub\-\_\-typedef\-\_\-unions@{sub\-\_\-typedef\-\_\-unions}}
\index{sub\-\_\-typedef\-\_\-unions@{sub\-\_\-typedef\-\_\-unions}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{sub\-\_\-typedef\-\_\-unions}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-sub\-\_\-typedef\-\_\-unions}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a17db935d2c0e06791b3d784a6a4a1794}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_ae7f406445a30521eda2e92708fa64bae}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!sync\-\_\-reset@{sync\-\_\-reset}}
\index{sync\-\_\-reset@{sync\-\_\-reset}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{sync\-\_\-reset}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-sync\-\_\-reset}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_ae7f406445a30521eda2e92708fa64bae}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a0c1a032cbfb2282c87c68f1670399c0d}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!tick\-\_\-curr\-\_\-decision@{tick\-\_\-curr\-\_\-decision}}
\index{tick\-\_\-curr\-\_\-decision@{tick\-\_\-curr\-\_\-decision}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{tick\-\_\-curr\-\_\-decision}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-tick\-\_\-curr\-\_\-decision}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a0c1a032cbfb2282c87c68f1670399c0d}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a4a833b74a2be85c3719261328722e371}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!tick\-\_\-curr\-\_\-served@{tick\-\_\-curr\-\_\-served}}
\index{tick\-\_\-curr\-\_\-served@{tick\-\_\-curr\-\_\-served}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{tick\-\_\-curr\-\_\-served}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-tick\-\_\-curr\-\_\-served}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a4a833b74a2be85c3719261328722e371}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a09e28ad43e48089e1f58d1b858aa5fa2}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!tick\-\_\-curr\-\_\-type@{tick\-\_\-curr\-\_\-type}}
\index{tick\-\_\-curr\-\_\-type@{tick\-\_\-curr\-\_\-type}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{tick\-\_\-curr\-\_\-type}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-tick\-\_\-curr\-\_\-type}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a09e28ad43e48089e1f58d1b858aa5fa2}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a18f0a3d7b00dc045a831a4c852cb81a9}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!tick\-\_\-decisions@{tick\-\_\-decisions}}
\index{tick\-\_\-decisions@{tick\-\_\-decisions}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{tick\-\_\-decisions}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-tick\-\_\-decisions}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a18f0a3d7b00dc045a831a4c852cb81a9}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_aad5fd2ecca89fc5793a69c2d97fdeb8e}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!tick\-\_\-defines@{tick\-\_\-defines}}
\index{tick\-\_\-defines@{tick\-\_\-defines}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{tick\-\_\-defines}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-tick\-\_\-defines}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_aad5fd2ecca89fc5793a69c2d97fdeb8e}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_ad6e63fac0c5ab3d3c9ff0ffd7e966fe3}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!tick\-\_\-ifdef\-\_\-dis@{tick\-\_\-ifdef\-\_\-dis}}
\index{tick\-\_\-ifdef\-\_\-dis@{tick\-\_\-ifdef\-\_\-dis}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{tick\-\_\-ifdef\-\_\-dis}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-tick\-\_\-ifdef\-\_\-dis}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_ad6e63fac0c5ab3d3c9ff0ffd7e966fe3}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a7693c6d544636962a754d3781b3246f9}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!tick\-\_\-ifdef\-\_\-en@{tick\-\_\-ifdef\-\_\-en}}
\index{tick\-\_\-ifdef\-\_\-en@{tick\-\_\-ifdef\-\_\-en}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{tick\-\_\-ifdef\-\_\-en}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-tick\-\_\-ifdef\-\_\-en}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a7693c6d544636962a754d3781b3246f9}


\&Parser\-Off and \&Skip\-End for parsing skip 

\&Skip\-Ifdef\-Begin and \&Skip\-Ifdef\-End for parsing skip `ifdef/ifndef/elif/else/endif processing \hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a648196e70fb7e82ac29ab300a162d055}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!tick\-\_\-served@{tick\-\_\-served}}
\index{tick\-\_\-served@{tick\-\_\-served}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{tick\-\_\-served}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-tick\-\_\-served}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a648196e70fb7e82ac29ab300a162d055}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a2f7dedc04e4a32968765ac354243f907}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!tick\-\_\-types@{tick\-\_\-types}}
\index{tick\-\_\-types@{tick\-\_\-types}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{tick\-\_\-types}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-tick\-\_\-types}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a2f7dedc04e4a32968765ac354243f907}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_ac58bfda0c6c3b46dddf4965f0fbf818f}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!typedef\-\_\-bindings@{typedef\-\_\-bindings}}
\index{typedef\-\_\-bindings@{typedef\-\_\-bindings}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{typedef\-\_\-bindings}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-typedef\-\_\-bindings}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_ac58bfda0c6c3b46dddf4965f0fbf818f}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a1c9d4e2a68d2cfefb74f0d4a4ff9d3e7}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!typedef\-\_\-enums@{typedef\-\_\-enums}}
\index{typedef\-\_\-enums@{typedef\-\_\-enums}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{typedef\-\_\-enums}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-typedef\-\_\-enums}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a1c9d4e2a68d2cfefb74f0d4a4ff9d3e7}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a523203cbac7ad76b0c193c4ab57c1ff8}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!typedef\-\_\-logics@{typedef\-\_\-logics}}
\index{typedef\-\_\-logics@{typedef\-\_\-logics}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{typedef\-\_\-logics}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-typedef\-\_\-logics}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a523203cbac7ad76b0c193c4ab57c1ff8}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a2f3d97d651c6748ef49e137c39a88613}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!typedef\-\_\-structs@{typedef\-\_\-structs}}
\index{typedef\-\_\-structs@{typedef\-\_\-structs}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{typedef\-\_\-structs}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-typedef\-\_\-structs}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a2f3d97d651c6748ef49e137c39a88613}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_a72b450cd8097ca7d0b7f63acb4d4c281}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!typedef\-\_\-unions@{typedef\-\_\-unions}}
\index{typedef\-\_\-unions@{typedef\-\_\-unions}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{typedef\-\_\-unions}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-typedef\-\_\-unions}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_a72b450cd8097ca7d0b7f63acb4d4c281}
\hypertarget{classsrc_1_1verilog__parser_1_1verilog__parser_afdfce44cfa00c4603ac52ef06cfbaeed}{\index{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}!verilog\-\_\-define\-\_\-files@{verilog\-\_\-define\-\_\-files}}
\index{verilog\-\_\-define\-\_\-files@{verilog\-\_\-define\-\_\-files}!src::verilog_parser::verilog_parser@{src\-::verilog\-\_\-parser\-::verilog\-\_\-parser}}
\subsubsection[{verilog\-\_\-define\-\_\-files}]{\setlength{\rightskip}{0pt plus 5cm}src.\-verilog\-\_\-parser.\-verilog\-\_\-parser.\-verilog\-\_\-define\-\_\-files}}\label{classsrc_1_1verilog__parser_1_1verilog__parser_afdfce44cfa00c4603ac52ef06cfbaeed}


The documentation for this class was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
src/\hyperlink{verilog__parser_8py}{verilog\-\_\-parser.\-py}\end{DoxyCompactItemize}
