// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright SolidRun Ltd.
 *
 * Device tree for the CN9131 COM Express Type 7 board.
 */

#include "cn9130-bldn-mbv.dts"

/ {
	model = "CN9131 based BLDN MBV";
	compatible = "marvell,cn9131", "marvell,cn9130",
		     "marvell,armada-ap807-quad", "marvell,armada-ap807";

	aliases {
		gpio3 = &cp1_gpio1;
		gpio4 = &cp1_gpio2;
		ethernet3 = &cp1_eth0;
		ethernet4 = &cp1_eth1;
	};
	cp1_reg_usb3_vbus0: cp1_usb3_vbus@0 {
		compatible = "regulator-fixed";
		regulator-name = "cp1-xhci0-vbus";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		enable-active-high;
	};
	cp1_usb3_0_phy0: cp1_usb3_phy0 {
		compatible = "usb-nop-xceiv";
		vcc-supply = <&cp1_reg_usb3_vbus0>;
	};
	cp1_reg_usb3_vbus1: cp1_usb3_vbus@1 {
		compatible = "regulator-fixed";
		regulator-name = "cp1-xhci1-vbus";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		enable-active-high;
	};
	cp1_usb3_0_phy1: cp1_usb3_phy@1 {
		compatible = "usb-nop-xceiv";
		vcc-supply = <&cp1_reg_usb3_vbus1>;
	};
	cp1_sfp_eth0: sfp_eth0{
		compatible = "sff,sfp";
	//	i2c-bus = <&i2c_sfp1>;
                mod-def0-gpio = <&cp1_gpio2 18 GPIO_ACTIVE_LOW>; //MPP50
                maximum-power-milliwatt = <2000>;
                pinctrl-0 = <&sfp_cp1_present_pins>; 
	};
	
};

/* Instantiate the first slave CP115  */

#define CP11X_NAME		cp1
#define CP11X_BASE		f4000000
#define CP11X_PCIEx_MEM_BASE(iface) (0xe2000000 + (iface * 0x1000000))
#define CP11X_PCIEx_MEM_SIZE(iface) 0xf00000
#define CP11X_PCIE0_BASE	f4600000
#define CP11X_PCIE1_BASE	f4620000
#define CP11X_PCIE2_BASE	f4640000

#include "armada-cp115.dtsi"

#undef CP11X_NAME
#undef CP11X_BASE
#undef CP11X_PCIEx_MEM_BASE
#undef CP11X_PCIEx_MEM_SIZE
#undef CP11X_PCIE0_BASE
#undef CP11X_PCIE1_BASE
#undef CP11X_PCIE2_BASE

&cp1_crypto {
	status = "disabled";
};

&cp1_ethernet {
	status = "okay";
};

/* SRDS #0 - PCIe */
&cp1_pcie0 {
        pinctrl-names = "default";
        num-lanes = <1>;
        phys = <&cp1_comphy0 0>;
        status = "okay";
//      num-viewport = <8>;
};

/* SRDS #1 - USB */
&cp1_usb3_0{
        status = "okay";
        usb-phy = <&cp1_usb3_0_phy0>;
        phy-names = "usb";
	phys = <&cp1_comphy1 0>;
	dr_mode = "host";
};

/* SRDS #2 - 10GbE */
&cp1_eth0 {
        status = "okay";
        phy-mode = "10gbase-r";
        phys = <&cp1_comphy2 0>;
        managed = "in-band-status";

	/* for SFP direct connectivity */
//	sfp = <&cp1_sfp_eth0>;
        
	/* MBV-A BCM PHY  | MBV-B VSC Microchip PHY */
	phy = <&cp1_sfi_phy9>; //address 0x01001
};

/* SRDS #3 - NC */
/*
&cp1_sata1 {
        phys = <&cp1_comphy3 1>;
        status = "diabled";
};
*/
/* SRDS #4 - PCIe */
&cp1_pcie1 {
	pinctrl-names = "default";
        num-lanes = <1>;
        phys = <&cp1_comphy4 1>;
        status = "okay";
};

/* SRDS #5 - PCIe */
&cp1_pcie2 {
        pinctrl-names = "default";
        num-lanes = <1>;
        phys = <&cp1_comphy5 2>;
        status = "okay";
};


&cp1_gpio1 {
	status = "okay";
};

&cp1_gpio2 {
	status = "okay";
};

&cp1_xmdio {
        status = "okay";
 	pinctrl-0 = <&cp1_xmdio_pins>;
        cp0_sfi_phy8: ethernet-phy@8 {
                reg = <8>;
        };
        cp1_sfi_phy9: ethernet-phy@9 {
                reg = <9>;
        };
};

&cp1_mdio {
        status = "okay";
        pinctrl-0 = <&cp1_mdio_pins>;
        cp0_vsc_phy18: ethernet-phy@18 {
                reg = <18>;
        };
        cp0_vsc_phy19: ethernet-phy@19 {
                reg = <19>;
        };

};
&cp1_i2c1 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&cp1_i2c1_pins>;
	clock-frequency = <100000>;
};

&cp1_utmi {
        status = "okay";
};


&cp1_uart0{
	status = "okay";
        pinctrl-0 = <&cp1_uart0_pins>;
        pinctrl-names = "default";
};

&cp1_uart1{
        status = "okay";
        pinctrl-0 = <&cp1_uart1_pins>;
        pinctrl-names = "default";
};

/* PIN Definition */

&cp1_syscon0 {
	cp1_pinctrl: pinctrl {
		compatible = "marvell,cp115-standalone-pinctrl";

		cp1_i2c1_pins: cp1-i2c-pins-1 {
			marvell,pins = "mpp35", "mpp36";
			marvell,function = "i2c1";
		};
		cp1_xmdio_pins: cp1-xmdio-pins-0 {
			marvell,pins = "mpp2", "mpp3";
			marvell,function = "xg";
		};
		cp1_mdio_pins: cp1-mdio-pins-0 {
			marvell,pins = "mpp4", "mpp5";
			marvell,function = "ge";
		};	
		sfp_cp1_present_pins: sfp_cp1_present_pins-0 {
			marvell,pins = "mpp50";
			marvell,function = "gpio";
                };
		sfp_cp1_tx_disable_pins: sfp_cp1_tx_disable_pins-0 {
                        marvell,pins = "mpp33";
                        marvell,function = "gpio";
                };
		sfp_cp1_los_pins: sfp_cp1_los_pins-0 {
                        marvell,pins = "mpp34";
                        marvell,function = "gpio";
                };
		cp1_pci0_reset_pins: cp1_pci0_reset_pins-0 {
                        marvell,pins = "mpp29";
                        marvell,function = "gpio";
                };
		cp1_uart0_pins: cp1-uart0-pins-1 {
			marvell,pins = "mpp0", "mpp1";
			marvell,function = "uart0";
        	};
		cp1_uart1_pins: cp1-uart1-pins-1 {
                        marvell,pins = "mpp40", "mpp41", "mpp42", "mpp43";
                        marvell,function = "uart1";
                };

	};
};


/*************** definitions of addresses for cp0 eth ports ************/

&cp0_eth0 {
        status = "okay";
        phy = <&cp0_sfi_phy8>; //address 0x01000
};

&cp0_eth1 {
        status = "okay";
        phy = <&cp0_vsc_phy18>; //address 0x0011000
};

&cp0_eth2 {
        status = "okay";
        phy = <&cp0_vsc_phy19>; //address 0x0011001
};
                                                   
