Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon May 27 00:11:19 2024
| Host         : xu-Legion-Y9000P-Ubuntu running 64-bit Ubuntu 24.04 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    78 |
|    Minimum number of control sets                        |    78 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   442 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    78 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    43 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              89 |           35 |
| No           | No                    | Yes                    |              81 |           32 |
| No           | Yes                   | No                     |              75 |           31 |
| Yes          | No                    | No                     |             116 |           41 |
| Yes          | No                    | Yes                    |              65 |           18 |
| Yes          | Yes                   | No                     |             636 |          332 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |                                                                                            Enable Signal                                                                                            |                                                           Set/Reset Signal                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  cemera_inst/clk/inst/clk_out2         |                                                                                                                                                                                                     | cemera_inst/vga/vga_hsync0                                                                                                           |                1 |              1 |         1.00 |
|  cemera_inst/clk/inst/clk_out2         |                                                                                                                                                                                                     | cemera_inst/vga/vga_vsync0                                                                                                           |                1 |              1 |         1.00 |
|  cemera_inst/clk/inst/clk_out2         |                                                                                                                                                                                                     |                                                                                                                                      |                1 |              1 |         1.00 |
|  sys_clock_IBUF_BUFG                   | attack_inst/attack_signal_i_2_n_0                                                                                                                                                                   | attack_inst/attack_enable                                                                                                            |                1 |              1 |         1.00 |
|  sys_clock_IBUF_BUFG                   | ultrasound_distance_detect_inst/scan_seg_disp_inst/an[2]_i_1_n_0                                                                                                                                    | ultrasound_distance_detect_inst/scan_seg_disp_inst/an[0]_i_1_n_0                                                                     |                1 |              1 |         1.00 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_121  | cemera_inst/mycapture/address_reg[14]_psbram_and_n                                                                                   |                1 |              1 |         1.00 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_122 | cemera_inst/mycapture/address_reg[15]_psbram_and_n                                                                                   |                1 |              1 |         1.00 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_120  | cemera_inst/mycapture/address_reg[14]_psbram_and_n_1                                                                                 |                1 |              1 |         1.00 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_76   | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_psbram_and_n    |                1 |              2 |         2.00 |
|  cemera_inst/clk/inst/clk_out2         | cemera_inst/vga/vCounter_0                                                                                                                                                                          |                                                                                                                                      |                2 |              4 |         2.00 |
|  cemera_inst/clk/inst/clk_out2         |                                                                                                                                                                                                     | rst_lr_IBUF                                                                                                                          |                4 |              4 |         1.00 |
|  cemera_inst/clk/inst/clk_out3         |                                                                                                                                                                                                     |                                                                                                                                      |                3 |              4 |         1.33 |
|  cemera_inst/clk/inst/clk_out2         | cemera_inst/vga/vCounter_0                                                                                                                                                                          | cemera_inst/vga/vCounter[9]_i_1_n_0                                                                                                  |                2 |              6 |         3.00 |
|  FSM_onehot_config_step_reg[2]_i_2_n_0 | cemera_inst/configs/u1/cyc_count[5]_i_1_n_0                                                                                                                                                         | cemera_inst/power/camera_rstn_reg_reg_0                                                                                              |                2 |              6 |         3.00 |
|  sys_clock_IBUF_BUFG                   | ultrasound_distance_detect_inst/scan_seg_disp_inst/an[2]_i_1_n_0                                                                                                                                    |                                                                                                                                      |                2 |              6 |         3.00 |
|  sys_clock_IBUF_BUFG                   | ultrasound_distance_detect_inst/chaosheng_inst/distance[7]_i_1_n_0                                                                                                                                  | ultrasound_distance_detect_inst/chaosheng_inst/rst_n                                                                                 |                4 |              8 |         2.00 |
|  sys_clock_IBUF_BUFG                   | ultrasound_distance_detect_inst/numtodisp_inst/numtodisplay[7]_i_1_n_0                                                                                                                              |                                                                                                                                      |                4 |              8 |         2.00 |
|  FSM_onehot_config_step_reg[2]_i_2_n_0 |                                                                                                                                                                                                     | cemera_inst/power/camera_rstn_reg_reg_0                                                                                              |                4 |              8 |         2.00 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_111 | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_13_psbram_and_n   |                3 |              9 |         3.00 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_92  | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_16_psbram_and_n_1 |                5 |              9 |         1.80 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_107 | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_13_psbram_and_n_2 |                8 |              9 |         1.12 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_89  | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_16_psbram_and_n   |                5 |              9 |         1.80 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_109 | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_12_psbram_and_n   |                8 |              9 |         1.12 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_110 | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_13_psbram_and_n_1 |                4 |              9 |         2.25 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_108 | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_12_psbram_and_n_3 |                7 |              9 |         1.29 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_96  | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10_psbram_and_n_2 |                6 |              9 |         1.50 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_104 | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_12_psbram_and_n_1 |                4 |              9 |         2.25 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_100 | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10_psbram_and_n_3 |                4 |              9 |         2.25 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_106 | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_13_psbram_and_n_3 |                3 |              9 |         3.00 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_105 | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_12_psbram_and_n_2 |                5 |              9 |         1.80 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_103 | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_11_psbram_and_n   |                6 |              9 |         1.50 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_102 | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_11_psbram_and_n_1 |                4 |              9 |         2.25 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_101 | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10_psbram_and_n   |                6 |              9 |         1.50 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_99  | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_11_psbram_and_n_2 |                4 |              9 |         2.25 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_98  | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_11_psbram_and_n_3 |                5 |              9 |         1.80 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_97  | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10_psbram_and_n_1 |                3 |              9 |         3.00 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_95  | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_17_psbram_and_n_3 |                6 |              9 |         1.50 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_94  | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_17_psbram_and_n_1 |                5 |              9 |         1.80 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_93  | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_16_psbram_and_n_2 |                5 |              9 |         1.80 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_91  | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_17_psbram_and_n   |                6 |              9 |         1.50 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_90  | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_17_psbram_and_n_2 |                4 |              9 |         2.25 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_84  | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_15_psbram_and_n_3 |                5 |              9 |         1.80 |
|  FSM_onehot_config_step_reg[2]_i_2_n_0 | cemera_inst/configs/reg_index_rep[0]_i_1_n_0                                                                                                                                                        | cemera_inst/power/camera_rstn_reg_reg_0                                                                                              |                2 |              9 |         4.50 |
|  FSM_onehot_config_step_reg[2]_i_2_n_0 | cemera_inst/configs/i2c_data[21]_i_1_n_0                                                                                                                                                            | cemera_inst/configs/i2c_data[22]_i_1_n_0                                                                                             |                9 |              9 |         1.00 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_75  | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4_psbram_and_n_1  |                4 |              9 |         2.25 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_78  | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_5_psbram_and_n    |                4 |              9 |         2.25 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_79  | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_5_psbram_and_n_1  |                4 |              9 |         2.25 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_81  | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_15_psbram_and_n_2 |                6 |              9 |         1.50 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_82  | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_15_psbram_and_n   |                5 |              9 |         1.80 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_83   | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_14_psbram_and_n   |                5 |              9 |         1.80 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_85  | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_15_psbram_and_n_1 |                5 |              9 |         1.80 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_86   | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_14_psbram_and_n_1 |                6 |              9 |         1.50 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_87   | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_14_psbram_and_n_2 |                3 |              9 |         3.00 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_118 | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4_psbram_and_n    |                4 |              9 |         2.25 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_119 | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4_psbram_and_n_3  |                6 |              9 |         1.50 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_77  | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4_psbram_and_n_2  |                4 |              9 |         2.25 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_80  | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_14_psbram_and_n_3 |                5 |              9 |         1.80 |
|  cemera_inst/clk/inst/clk_out1         | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_88  | cemera_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_16_psbram_and_n_3 |                6 |              9 |         1.50 |
|  cemera_inst/clk/inst/clk_out2         |                                                                                                                                                                                                     | cemera_inst/vga/hCounter[9]_i_1_n_0                                                                                                  |                4 |             10 |         2.50 |
|  sys_clock_IBUF_BUFG                   | ultrasound_distance_detect_inst/bintobcd8_inst/one[3]_i_1_n_0                                                                                                                                       | ultrasound_distance_detect_inst/chaosheng_inst/rst_n                                                                                 |                2 |             10 |         5.00 |
|  cemera_inst/clk/inst/clk_out2         |                                                                                                                                                                                                     | cemera_inst/power/camera_rstn_reg_reg_0                                                                                              |                4 |             12 |         3.00 |
|  FSM_onehot_config_step_reg[2]_i_2_n_0 | cemera_inst/configs/i2c_data[21]_i_1_n_0                                                                                                                                                            |                                                                                                                                      |               13 |             13 |         1.00 |
|  cemera_inst/clk/inst/clk_out3         | cemera_inst/power/cnt2[0]_i_1_n_0                                                                                                                                                                   | cemera_inst/power/camera_pwnd_reg_reg_0                                                                                              |                4 |             16 |         4.00 |
|  cemera_inst/clk/inst/clk_out3         | cemera_inst/power/cnt1[0]_i_1_n_0                                                                                                                                                                   | ultrasound_distance_detect_inst/chaosheng_inst/rst_n                                                                                 |                4 |             16 |         4.00 |
|  cemera_inst/clk/inst/clk_out1         |                                                                                                                                                                                                     |                                                                                                                                      |               10 |             16 |         1.60 |
|  cemera_inst/clk/inst/clk_out2         |                                                                                                                                                                                                     | cemera_inst/vga/vga_green[3]_i_1_n_0                                                                                                 |               12 |             17 |         1.42 |
|  pclk_IBUF_BUFG                        | cemera_inst/mycapture/p_1_in                                                                                                                                                                        | vsync_IBUF                                                                                                                           |                5 |             19 |         3.80 |
|  cemera_inst/clk/inst/clk_out2         | cemera_inst/vga/right_count[19]_i_2_n_0                                                                                                                                                             | cemera_inst/vga/right_count[19]_i_1_n_0                                                                                              |                6 |             20 |         3.33 |
|  cemera_inst/clk/inst/clk_out2         | cemera_inst/vga/middle_count[19]_i_2_n_0                                                                                                                                                            | cemera_inst/vga/middle_count[19]_i_1_n_0                                                                                             |                6 |             20 |         3.33 |
|  cemera_inst/clk/inst/clk_out2         | cemera_inst/vga/left_count[19]_i_2_n_0                                                                                                                                                              | cemera_inst/vga/left_count[19]_i_1_n_0                                                                                               |                6 |             20 |         3.33 |
|  pclk_IBUF_BUFG                        |                                                                                                                                                                                                     | vsync_IBUF                                                                                                                           |                6 |             20 |         3.33 |
|  pclk_IBUF_BUFG                        | cemera_inst/mycapture/d_latch[11]_i_1_n_0                                                                                                                                                           |                                                                                                                                      |                7 |             25 |         3.57 |
|  sys_clock_IBUF_BUFG                   |                                                                                                                                                                                                     | attack_inst/count[0]_i_1__0_n_0                                                                                                      |                7 |             26 |         3.71 |
|  sys_clock_IBUF_BUFG                   | PWM_IBUF                                                                                                                                                                                            | ultrasound_distance_detect_inst/chaosheng_inst/rst_n                                                                                 |                8 |             32 |         4.00 |
|  sys_clock_IBUF_BUFG                   |                                                                                                                                                                                                     | ultrasound_distance_detect_inst/chaosheng_inst/rst_n                                                                                 |               20 |             57 |         2.85 |
|  cemera_inst/clk/inst/clk_out2         | cemera_inst/vga/vCounter[9]_i_1_n_0                                                                                                                                                                 |                                                                                                                                      |               13 |             60 |         4.62 |
|  sys_clock_IBUF_BUFG                   |                                                                                                                                                                                                     |                                                                                                                                      |               21 |             68 |         3.24 |
|  cemera_inst/clk/inst/clk_out2         | cemera_inst/vga/address[0]_i_2_n_0                                                                                                                                                                  | cemera_inst/vga/clear                                                                                                                |               96 |            161 |         1.68 |
+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


