// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtop_core.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "Vtop_core__Syms.h"
#include "Vtop_core_top_core.h"

extern const VlUnpacked<CData/*0:0*/, 64> Vtop_core__ConstPool__TABLE_h77fb310b_0;
extern const VlUnpacked<IData/*30:0*/, 64> Vtop_core__ConstPool__TABLE_hcda606c2_0;
extern const VlWide<12>/*383:0*/ Vtop_core__ConstPool__CONST_h29f43d96_0;
extern const VlUnpacked<CData/*0:0*/, 512> Vtop_core__ConstPool__TABLE_h135c9944_0;

VL_INLINE_OPT void Vtop_core_top_core___ico_sequent__TOP__top_core__0(Vtop_core_top_core* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop_core__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+      Vtop_core_top_core___ico_sequent__TOP__top_core__0\n"); );
    // Init
    SData/*8:0*/ __Vtableidx6;
    CData/*5:0*/ __Vtableidx7;
    IData/*31:0*/ __Vilp;
    // Body
    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mip 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mip;
    if (vlSymsp->TOP.ext_int) {
        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mip 
            = (0x800U | vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mip);
    } else if (vlSymsp->TOP.ext_int_clear) {
        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mip 
            = (0xfffff7ffU & vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mip);
    }
    if (vlSymsp->TOP.soft_int) {
        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mip 
            = (8U | vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mip);
    } else if (vlSymsp->TOP.soft_int_clear) {
        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mip 
            = (0xfffffff7U & vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mip);
    }
    if (vlSymsp->TOP.timer_int) {
        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mip 
            = (0x80U | vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mip);
    } else if (vlSymsp->TOP.timer_int_clear) {
        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mip 
            = (0xffffff7fU & vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mip);
    }
    __Vtableidx7 = (((IData)(vlSymsp->TOP.timer_int) 
                     << 2U) | (((IData)(vlSymsp->TOP.soft_int) 
                                << 1U) | (IData)(vlSymsp->TOP.ext_int)));
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__int_ex_handler__DOT__interrupt 
        = Vtop_core__ConstPool__TABLE_h77fb310b_0[__Vtableidx7];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__int_ex_handler__DOT__int_src 
        = Vtop_core__ConstPool__TABLE_hcda606c2_0[__Vtableidx7];
    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val = 0U;
    if ((0x1000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
        if ((0x800U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
            if ((0x400U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if ((0x200U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if ((0x100U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                            }
                        }
                    } else if ((0x80U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                            }
                        }
                    } else if ((0x40U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                            }
                        }
                    } else if ((0x20U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                            if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                                if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                        = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                                } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                        = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                                }
                            }
                        } else if ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                            if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                                if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                                    if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                                    } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                                    }
                                }
                            } else {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])
                                        ? 0U : 0U);
                            }
                        } else if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])
                                    ? 0U : 0U);
                        } else if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val = 0U;
                        } else if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                            }
                        }
                    } else if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                    }
                } else if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                    if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                    } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                    }
                }
            } else if ((0x200U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                    if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                    } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                    }
                }
            } else if ((0x100U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if ((0x80U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                    }
                } else if ((0x40U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                    }
                } else if ((0x20U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                    }
                } else if ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                    }
                } else if ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                    }
                } else if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                            }
                        }
                    } else if ((1U & (~ ((0U == (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__mode__DOT__curr_priv_level)) 
                                         & (~ (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounteren 
                                               >> 1U)))))) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = (IData)((vlSymsp->TOP.mtime 
                                       >> 0x20U));
                    }
                } else if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if ((1U & (~ ((0U == (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__mode__DOT__curr_priv_level)) 
                                  & (~ (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounteren 
                                        >> 2U)))))) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = (IData)((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__instret_full 
                                       >> 0x20U));
                    }
                } else if ((1U & (~ ((0U == (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__mode__DOT__curr_priv_level)) 
                                     & (~ vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounteren))))) {
                    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                        = (IData)((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__cycles_full 
                                   >> 0x20U));
                }
            } else if ((0x80U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                    if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                    } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                    }
                }
            } else if ((0x40U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                    if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                    } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                    }
                }
            } else if ((0x20U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                    if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                    } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                    }
                }
            } else if ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                    if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                    } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                    }
                }
            } else if ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                    if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                    } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                    }
                }
            } else if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                    }
                } else if ((1U & (~ ((0U == (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__mode__DOT__curr_priv_level)) 
                                     & (~ (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounteren 
                                           >> 2U)))))) {
                    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                        = (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__instret_full);
                }
            } else if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if ((1U & (~ ((0U == (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__mode__DOT__curr_priv_level)) 
                              & (~ (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounteren 
                                    >> 1U)))))) {
                    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                        = (IData)(vlSymsp->TOP.mtime);
                }
            } else if ((1U & (~ ((0U == (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__mode__DOT__curr_priv_level)) 
                                 & (~ vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounteren))))) {
                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                    = (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__cycles_full);
            }
        } else if ((0x400U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
            if ((0x200U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if ((0x100U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if ((0x80U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                            }
                        }
                    } else if ((0x40U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                            }
                        }
                    } else if ((0x20U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                            }
                        }
                    } else if ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                            }
                        }
                    } else if ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                            }
                        }
                    } else if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                            if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                                if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                        = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                                } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                        = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                                }
                            }
                        } else {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = (IData)((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__instret_full 
                                           >> 0x20U));
                        }
                    } else if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                            }
                        }
                    } else {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = (IData)((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__cycles_full 
                                       >> 0x20U));
                    }
                } else if ((0x80U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                    }
                } else if ((0x40U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                    }
                } else if ((0x20U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                    }
                } else if ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                    }
                } else if ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                    }
                } else if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                            }
                        }
                    } else {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__instret_full);
                    }
                } else if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                    }
                } else {
                    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                        = (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__cycles_full);
                }
            } else if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                        = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                        = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                }
            }
        } else if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
            }
        }
    } else if ((0x800U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
            }
        }
    } else if ((0x400U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
        if ((0x200U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
            if ((0x100U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                    if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                    } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                    }
                }
            } else if ((0x80U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if ((0x40U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                    }
                } else if ((0x20U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                    }
                } else if ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                    }
                } else if ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                            }
                        }
                    } else if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                            }
                        }
                    } else {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mip;
                    }
                } else {
                    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                        = ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])
                            ? ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])
                                ? vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mtval
                                : vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcause)
                            : ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])
                                ? vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mepc
                                : vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mscratch));
                }
            } else if ((0x40U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if ((0x20U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                    }
                } else if ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                    }
                } else if ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                    }
                } else if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                    }
                } else if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                    }
                } else {
                    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounterinhibit;
                }
            } else if ((0x20U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                    }
                } else if ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                    }
                } else if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                    }
                } else if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                    }
                } else {
                    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val = 0U;
                }
            } else if ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                    if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                    } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                    }
                }
            } else if ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                            }
                        }
                    } else {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounteren;
                    }
                } else {
                    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                        = ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])
                            ? vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mtvec
                            : vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mie);
                }
            } else if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                    if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                    } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                    }
                }
            } else {
                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                    = ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])
                        ? 0x40100100U : vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus);
            }
        } else if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
            }
        }
    } else if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
        }
    }
    vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__busy 
        = ((0U == vlSymsp->TOP__top_core__gen_bus_if.__PVT__addr)
            ? 1U : (1U & (IData)(vlSymsp->TOP.busy)));
    if ((0U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__state)) {
        if ((((IData)(vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__ren) 
              & (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit)) 
             & (~ (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__ifence_pulse)))) {
            vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__rdata 
                = (IData)((vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_data 
                           >> (0x20U & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                        << 2U))));
        } else if ((1U & (~ (((IData)(vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__wen) 
                              & (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit)) 
                             & (~ (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__ifence_pulse)))))) {
            if (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__pass_through) {
                vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__rdata 
                    = vlSymsp->TOP.rdata;
            }
        }
    }
    vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__dload_ext 
        = ((0x8000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])
            ? ((0x4000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])
                ? 0U : ((0x2000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])
                         ? ((3U == (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                             ? (0xffffU & vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__rdata)
                             : ((0xcU == (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                 ? (vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__rdata 
                                    >> 0x10U) : 0U))
                         : ((8U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                             ? ((4U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                 ? 0U : ((2U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                          ? 0U : ((1U 
                                                   & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                                   ? 0U
                                                   : 
                                                  (vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__rdata 
                                                   >> 0x18U))))
                             : ((4U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                 ? ((2U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                     ? 0U : ((1U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                              ? 0U : 
                                             (0xffU 
                                              & (vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__rdata 
                                                 >> 0x10U))))
                                 : ((2U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                     ? ((1U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                         ? 0U : (0xffU 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__rdata 
                                                    >> 8U)))
                                     : ((1U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                         ? (0xffU & vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__rdata)
                                         : 0U))))))
            : ((0x4000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])
                ? ((0x2000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])
                    ? 0U : vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__rdata)
                : ((0x2000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])
                    ? ((3U == (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                        ? VL_EXTENDS_II(32,16, (0xffffU 
                                                & vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__rdata))
                        : ((0xcU == (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                            ? VL_EXTENDS_II(32,16, 
                                            (vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__rdata 
                                             >> 0x10U))
                            : 0U)) : ((8U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                       ? ((4U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                           ? 0U : (
                                                   (2U 
                                                    & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                                    ? 0U
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                                     ? 0U
                                                     : 
                                                    VL_EXTENDS_II(32,8, 
                                                                  (vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__rdata 
                                                                   >> 0x18U)))))
                                       : ((4U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                           ? ((2U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                               ? 0U
                                               : ((1U 
                                                   & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                                   ? 0U
                                                   : 
                                                  VL_EXTENDS_II(32,8, 
                                                                (0xffU 
                                                                 & (vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__rdata 
                                                                    >> 0x10U)))))
                                           : ((2U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                               ? ((1U 
                                                   & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                                   ? 0U
                                                   : 
                                                  VL_EXTENDS_II(32,8, 
                                                                (0xffU 
                                                                 & (vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__rdata 
                                                                    >> 8U))))
                                               : ((1U 
                                                   & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                                   ? 
                                                  VL_EXTENDS_II(32,8, 
                                                                (0xffU 
                                                                 & vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__rdata))
                                                   : 0U)))))));
    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mcause 
        = (((~ (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__int_ex_handler__DOT__exception)) 
            << 0x1fU) | ((IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__int_ex_handler__DOT__exception)
                          ? vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__int_ex_handler__DOT__ex_src
                          : vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__int_ex_handler__DOT__int_src));
    vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fw_if.__PVT__rd_mem_data 
        = ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU])
            ? ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU])
                ? 0U : ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU])
                         ? 0U : vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val))
            : ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU])
                ? ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU])
                    ? ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                        << 0x1fU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                     >> 1U)) : ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[5U] 
                                                 << 0x1fU) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[4U] 
                                                   >> 1U)))
                : ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU])
                    ? ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[6U] 
                        << 0x1fU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[5U] 
                                     >> 1U)) : 0U)));
    vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__busy 
        = ((0U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state) 
           | ((1U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state) 
              | ((2U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state)
                  ? (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__busy)
                  : ((3U != vlSelf->__PVT__CORE__DOT__mc__DOT__current_state) 
                     | (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__busy)))));
    vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__busy 
        = ((0U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state) 
           | ((1U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state) 
              | ((2U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state) 
                 | ((3U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state) 
                    | ((4U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state) 
                       | ((5U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state)
                           ? (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__busy)
                           : ((6U != vlSelf->__PVT__CORE__DOT__mc__DOT__current_state) 
                              | (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__busy))))))));
    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__priv_pc = 0U;
    if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__intr) {
        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__priv_pc 
            = (((1U == (3U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mtvec)) 
                & (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mcause 
                   >> 0x1fU)) ? ((0xfffffffcU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mtvec) 
                                 + (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mcause 
                                    << 2U)) : (0xfffffffcU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mtvec));
    } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__mret) {
        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__priv_pc 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mepc;
    }
    vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__rs2_post_fwd 
        = (((((0U != (0x1fU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                               >> 0x13U))) & ((0x1fU 
                                               & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                                                  >> 0x14U)) 
                                              == (0x1fU 
                                                  & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                     >> 0x13U)))) 
             & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                >> 0x11U)) & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fw_if.__PVT__load)))
            ? vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fw_if.__PVT__rd_mem_data
            : vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[
           (0x1fU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                     >> 0x14U))]);
    vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__rs1_post_fwd 
        = (((((0U != (0x1fU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                               >> 0x13U))) & ((0x1fU 
                                               & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                                                  >> 0xfU)) 
                                              == (0x1fU 
                                                  & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                     >> 0x13U)))) 
             & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                >> 0x11U)) & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fw_if.__PVT__load)))
            ? vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fw_if.__PVT__rd_mem_data
            : vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[
           (0x1fU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                     >> 0xfU))]);
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__enable_word_count = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__enable_flush_count = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWEN = 0U;
    if ((0U != vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
        if ((1U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
            if ((2U == (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num))) {
                vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWEN = 1U;
            }
            if (((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__busy)) 
                 & (2U != (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num)))) {
                vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__enable_word_count = 1U;
                vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWEN = 1U;
            }
        } else if ((2U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
            if (((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__busy)) 
                 & (2U != (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num)))) {
                vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__enable_word_count = 1U;
            }
            if ((2U == (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num))) {
                vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWEN = 1U;
            }
        } else if ((3U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
            if ((((0x173U >= (0x1ffU & ((IData)(0x5cU) 
                                        + ((IData)(0x5dU) 
                                           * (3U & 
                                              ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                               >> 1U)))))) 
                  & (vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vcellout__SRAM____pinNumber4[
                     (0xfU & (((IData)(0x5cU) + ((IData)(0x5dU) 
                                                 * 
                                                 (3U 
                                                  & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                     >> 1U)))) 
                              >> 5U))] >> (0x1fU & 
                                           ((IData)(0x5cU) 
                                            + ((IData)(0x5dU) 
                                               * (3U 
                                                  & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                     >> 1U))))))) 
                 & ((0x173U >= (0x1ffU & ((IData)(0x5bU) 
                                          + ((IData)(0x5dU) 
                                             * (3U 
                                                & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                   >> 1U)))))) 
                    & (vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vcellout__SRAM____pinNumber4[
                       (0xfU & (((IData)(0x5bU) + ((IData)(0x5dU) 
                                                   * 
                                                   (3U 
                                                    & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                       >> 1U)))) 
                                >> 5U))] >> (0x1fU 
                                             & ((IData)(0x5bU) 
                                                + ((IData)(0x5dU) 
                                                   * 
                                                   (3U 
                                                    & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                       >> 1U))))))))) {
                if ((1U & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__busy)))) {
                    if ((1U & (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx))) {
                        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWEN = 1U;
                    }
                }
            } else {
                vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWEN = 1U;
            }
        }
        if ((1U != vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
            if ((2U != vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
                if ((3U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
                    if ((((0x173U >= (0x1ffU & ((IData)(0x5cU) 
                                                + ((IData)(0x5dU) 
                                                   * 
                                                   (3U 
                                                    & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                       >> 1U)))))) 
                          & (vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vcellout__SRAM____pinNumber4[
                             (0xfU & (((IData)(0x5cU) 
                                       + ((IData)(0x5dU) 
                                          * (3U & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                   >> 1U)))) 
                                      >> 5U))] >> (0x1fU 
                                                   & ((IData)(0x5cU) 
                                                      + 
                                                      ((IData)(0x5dU) 
                                                       * 
                                                       (3U 
                                                        & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                           >> 1U))))))) 
                         & ((0x173U >= (0x1ffU & ((IData)(0x5bU) 
                                                  + 
                                                  ((IData)(0x5dU) 
                                                   * 
                                                   (3U 
                                                    & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                       >> 1U)))))) 
                            & (vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vcellout__SRAM____pinNumber4[
                               (0xfU & (((IData)(0x5bU) 
                                         + ((IData)(0x5dU) 
                                            * (3U & 
                                               ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                >> 1U)))) 
                                        >> 5U))] >> 
                               (0x1fU & ((IData)(0x5bU) 
                                         + ((IData)(0x5dU) 
                                            * (3U & 
                                               ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                >> 1U))))))))) {
                        if ((1U & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__busy)))) {
                            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__enable_flush_count = 1U;
                        }
                    }
                }
            }
        }
    }
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__enable_word_count = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__enable_flush_count = 0U;
    if ((0U != vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__state)) {
        if ((1U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__state)) {
            if (((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__busy)) 
                 & (2U != (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__word_num)))) {
                vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__enable_word_count = 1U;
            }
        } else if ((2U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__state)) {
            if (((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__busy)) 
                 & (2U != (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__word_num)))) {
                vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__enable_word_count = 1U;
            }
        }
        if ((1U != vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__state)) {
            if ((2U != vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__state)) {
                if ((3U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__state)) {
                    if ((((0x173U >= (0x1ffU & ((IData)(0x5cU) 
                                                + ((IData)(0x5dU) 
                                                   * 
                                                   (3U 
                                                    & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                                       >> 1U)))))) 
                          & (vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vcellout__SRAM____pinNumber4[
                             (0xfU & (((IData)(0x5cU) 
                                       + ((IData)(0x5dU) 
                                          * (3U & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                                   >> 1U)))) 
                                      >> 5U))] >> (0x1fU 
                                                   & ((IData)(0x5cU) 
                                                      + 
                                                      ((IData)(0x5dU) 
                                                       * 
                                                       (3U 
                                                        & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                                           >> 1U))))))) 
                         & ((0x173U >= (0x1ffU & ((IData)(0x5bU) 
                                                  + 
                                                  ((IData)(0x5dU) 
                                                   * 
                                                   (3U 
                                                    & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                                       >> 1U)))))) 
                            & (vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vcellout__SRAM____pinNumber4[
                               (0xfU & (((IData)(0x5bU) 
                                         + ((IData)(0x5dU) 
                                            * (3U & 
                                               ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                                >> 1U)))) 
                                        >> 5U))] >> 
                               (0x1fU & ((IData)(0x5bU) 
                                         + ((IData)(0x5dU) 
                                            * (3U & 
                                               ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                                >> 1U))))))))) {
                        if ((1U & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__busy)))) {
                            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__enable_flush_count = 1U;
                        }
                    }
                }
            }
        }
    }
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWEN = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[0U] = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[1U] = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[2U] = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[3U] = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[4U] = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[5U] = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[6U] = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[7U] = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[8U] = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[9U] = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[0xaU] = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[0xbU] = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[0U] = 0xffffffffU;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[1U] = 0xffffffffU;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[2U] = 0xffffffffU;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[3U] = 0xffffffffU;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[4U] = 0xffffffffU;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[5U] = 0xffffffffU;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[6U] = 0xffffffffU;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[7U] = 0xffffffffU;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[8U] = 0xffffffffU;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[9U] = 0xffffffffU;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[0xaU] = 0xffffffffU;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[0xbU] = 0xfffffU;
    vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__wdata = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_read_addr 
        = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__read_addr;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_decoded_req_addr 
        = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__decoded_req_addr;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx 
        = (3U & ((IData)(1U) + (1U & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__last_used) 
                                      >> (1U & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                >> 4U))))));
    if ((0U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__state)) {
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_read_addr 
            = ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                << 0x1fU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                             >> 1U));
        if ((1U & (~ (((IData)(vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__ren) 
                       & (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit)) 
                      & (~ (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__ifence_pulse)))))) {
            if ((((IData)(vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__wen) 
                  & (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit)) 
                 & (~ (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__ifence_pulse)))) {
                vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWEN = 1U;
                vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h75d3f992__0 
                    = vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__wdata;
                if ((8U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))) {
                    if ((4U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))) {
                        if ((2U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))) {
                            vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h214df0a5__6 = 0U;
                            if ((0x173U >= (0x1ffU 
                                            & (((IData)(0x5dU) 
                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)) 
                                               + (0x20U 
                                                  & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                     << 2U)))))) {
                                VL_ASSIGNSEL_WI(372,32,
                                                (0x1ffU 
                                                 & (((IData)(0x5dU) 
                                                     * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)) 
                                                    + 
                                                    (0x20U 
                                                     & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                        << 2U)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask, vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h214df0a5__6);
                            }
                        } else if ((1U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))) {
                            vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h214df0a5__6 = 0U;
                            if ((0x173U >= (0x1ffU 
                                            & (((IData)(0x5dU) 
                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)) 
                                               + (0x20U 
                                                  & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                     << 2U)))))) {
                                VL_ASSIGNSEL_WI(372,32,
                                                (0x1ffU 
                                                 & (((IData)(0x5dU) 
                                                     * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)) 
                                                    + 
                                                    (0x20U 
                                                     & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                        << 2U)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask, vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h214df0a5__6);
                            }
                        } else {
                            vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h214df0a5__5 = 0xffffU;
                            if ((0x173U >= (0x1ffU 
                                            & (((IData)(0x5dU) 
                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)) 
                                               + (0x20U 
                                                  & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                     << 2U)))))) {
                                VL_ASSIGNSEL_WI(372,32,
                                                (0x1ffU 
                                                 & (((IData)(0x5dU) 
                                                     * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)) 
                                                    + 
                                                    (0x20U 
                                                     & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                        << 2U)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask, vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h214df0a5__5);
                            }
                        }
                    } else if ((2U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))) {
                        vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h214df0a5__6 = 0U;
                        if ((0x173U >= (0x1ffU & (((IData)(0x5dU) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)) 
                                                  + 
                                                  (0x20U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      << 2U)))))) {
                            VL_ASSIGNSEL_WI(372,32,
                                            (0x1ffU 
                                             & (((IData)(0x5dU) 
                                                 * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)) 
                                                + (0x20U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      << 2U)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask, vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h214df0a5__6);
                        }
                    } else if ((1U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))) {
                        vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h214df0a5__6 = 0U;
                        if ((0x173U >= (0x1ffU & (((IData)(0x5dU) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)) 
                                                  + 
                                                  (0x20U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      << 2U)))))) {
                            VL_ASSIGNSEL_WI(372,32,
                                            (0x1ffU 
                                             & (((IData)(0x5dU) 
                                                 * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)) 
                                                + (0x20U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      << 2U)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask, vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h214df0a5__6);
                        }
                    } else {
                        vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h214df0a5__3 = 0xffffffU;
                        if ((0x173U >= (0x1ffU & (((IData)(0x5dU) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)) 
                                                  + 
                                                  (0x20U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      << 2U)))))) {
                            VL_ASSIGNSEL_WI(372,32,
                                            (0x1ffU 
                                             & (((IData)(0x5dU) 
                                                 * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)) 
                                                + (0x20U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      << 2U)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask, vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h214df0a5__3);
                        }
                    }
                } else if ((4U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))) {
                    if ((2U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))) {
                        vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h214df0a5__6 = 0U;
                        if ((0x173U >= (0x1ffU & (((IData)(0x5dU) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)) 
                                                  + 
                                                  (0x20U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      << 2U)))))) {
                            VL_ASSIGNSEL_WI(372,32,
                                            (0x1ffU 
                                             & (((IData)(0x5dU) 
                                                 * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)) 
                                                + (0x20U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      << 2U)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask, vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h214df0a5__6);
                        }
                    } else if ((1U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))) {
                        vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h214df0a5__6 = 0U;
                        if ((0x173U >= (0x1ffU & (((IData)(0x5dU) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)) 
                                                  + 
                                                  (0x20U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      << 2U)))))) {
                            VL_ASSIGNSEL_WI(372,32,
                                            (0x1ffU 
                                             & (((IData)(0x5dU) 
                                                 * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)) 
                                                + (0x20U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      << 2U)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask, vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h214df0a5__6);
                        }
                    } else {
                        vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h214df0a5__2 = 0xff00ffffU;
                        if ((0x173U >= (0x1ffU & (((IData)(0x5dU) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)) 
                                                  + 
                                                  (0x20U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      << 2U)))))) {
                            VL_ASSIGNSEL_WI(372,32,
                                            (0x1ffU 
                                             & (((IData)(0x5dU) 
                                                 * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)) 
                                                + (0x20U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      << 2U)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask, vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h214df0a5__2);
                        }
                    }
                } else if ((2U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))) {
                    if ((1U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))) {
                        vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h214df0a5__4 = 0xffff0000U;
                        if ((0x173U >= (0x1ffU & (((IData)(0x5dU) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)) 
                                                  + 
                                                  (0x20U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      << 2U)))))) {
                            VL_ASSIGNSEL_WI(372,32,
                                            (0x1ffU 
                                             & (((IData)(0x5dU) 
                                                 * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)) 
                                                + (0x20U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      << 2U)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask, vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h214df0a5__4);
                        }
                    } else {
                        vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h214df0a5__1 = 0xffff00ffU;
                        if ((0x173U >= (0x1ffU & (((IData)(0x5dU) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)) 
                                                  + 
                                                  (0x20U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      << 2U)))))) {
                            VL_ASSIGNSEL_WI(372,32,
                                            (0x1ffU 
                                             & (((IData)(0x5dU) 
                                                 * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)) 
                                                + (0x20U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      << 2U)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask, vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h214df0a5__1);
                        }
                    }
                } else if ((1U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))) {
                    vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h214df0a5__0 = 0xffffff00U;
                    if ((0x173U >= (0x1ffU & (((IData)(0x5dU) 
                                               * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)) 
                                              + (0x20U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                    << 2U)))))) {
                        VL_ASSIGNSEL_WI(372,32,(0x1ffU 
                                                & (((IData)(0x5dU) 
                                                    * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)) 
                                                   + 
                                                   (0x20U 
                                                    & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                       << 2U)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask, vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h214df0a5__0);
                    }
                } else {
                    vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h214df0a5__6 = 0U;
                    if ((0x173U >= (0x1ffU & (((IData)(0x5dU) 
                                               * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)) 
                                              + (0x20U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                    << 2U)))))) {
                        VL_ASSIGNSEL_WI(372,32,(0x1ffU 
                                                & (((IData)(0x5dU) 
                                                    * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)) 
                                                   + 
                                                   (0x20U 
                                                    & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                       << 2U)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask, vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h214df0a5__6);
                    }
                }
                if ((0x173U >= (0x1ffU & (((IData)(0x5dU) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)) 
                                          + (0x20U 
                                             & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                << 2U)))))) {
                    VL_ASSIGNSEL_WI(372,32,(0x1ffU 
                                            & (((IData)(0x5dU) 
                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)) 
                                               + (0x20U 
                                                  & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                     << 2U)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite, vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h75d3f992__0);
                }
                vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_hc69e7196__0 = 0U;
                vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h033cbfa6__0 = 1U;
                if ((0x173U >= (0x1ffU & ((IData)(0x5bU) 
                                          + ((IData)(0x5dU) 
                                             * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)))))) {
                    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[(0xfU 
                                                                                & (((IData)(0x5bU) 
                                                                                + 
                                                                                ((IData)(0x5dU) 
                                                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx))) 
                                                                                >> 5U))] 
                        = (((~ ((IData)(1U) << (0x1fU 
                                                & ((IData)(0x5bU) 
                                                   + 
                                                   ((IData)(0x5dU) 
                                                    * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)))))) 
                            & vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[
                            (0xfU & (((IData)(0x5bU) 
                                      + ((IData)(0x5dU) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx))) 
                                     >> 5U))]) | ((IData)(vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_hc69e7196__0) 
                                                  << 
                                                  (0x1fU 
                                                   & ((IData)(0x5bU) 
                                                      + 
                                                      ((IData)(0x5dU) 
                                                       * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx))))));
                    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[(0xfU 
                                                                                & (((IData)(0x5bU) 
                                                                                + 
                                                                                ((IData)(0x5dU) 
                                                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx))) 
                                                                                >> 5U))] 
                        = (((~ ((IData)(1U) << (0x1fU 
                                                & ((IData)(0x5bU) 
                                                   + 
                                                   ((IData)(0x5dU) 
                                                    * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx)))))) 
                            & vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[
                            (0xfU & (((IData)(0x5bU) 
                                      + ((IData)(0x5dU) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx))) 
                                     >> 5U))]) | ((IData)(vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h033cbfa6__0) 
                                                  << 
                                                  (0x1fU 
                                                   & ((IData)(0x5bU) 
                                                      + 
                                                      ((IData)(0x5dU) 
                                                       * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit_idx))))));
                }
            } else if (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__pass_through) {
                if (vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__wen) {
                    vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__wdata 
                        = ((8U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                            ? ((4U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                ? ((2U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                    ? vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__wdata
                                    : ((1U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                        ? vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__wdata
                                        : (0xffff0000U 
                                           & vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__wdata)))
                                : ((2U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                    ? vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__wdata
                                    : ((1U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                        ? vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__wdata
                                        : (0xff000000U 
                                           & vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__wdata))))
                            : ((4U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                ? ((2U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                    ? vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__wdata
                                    : ((1U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                        ? vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__wdata
                                        : (0xff0000U 
                                           & vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__wdata)))
                                : ((2U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                    ? ((1U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                        ? (0xffffU 
                                           & vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__wdata)
                                        : (0xff00U 
                                           & vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__wdata))
                                    : ((1U & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
                                        ? (0xffU & vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__wdata)
                                        : vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__wdata))));
                }
            } else if ((((((IData)(vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__ren) 
                           | (IData)(vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__wen)) 
                          & (~ (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit))) 
                         & (~ ((0x173U >= (0x1ffU & 
                                           ((IData)(0x5bU) 
                                            + ((IData)(0x5dU) 
                                               * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))))) 
                               & (vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vcellout__SRAM____pinNumber4[
                                  (0xfU & (((IData)(0x5bU) 
                                            + ((IData)(0x5dU) 
                                               * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))) 
                                           >> 5U))] 
                                  >> (0x1fU & ((IData)(0x5bU) 
                                               + ((IData)(0x5dU) 
                                                  * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx)))))))) 
                        & (~ (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__pass_through)))) {
                vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_decoded_req_addr 
                    = ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                        << 0x1fU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                     >> 1U));
                vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_read_addr 
                    = (0xfffffff8U & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                       << 0x1fU) | 
                                      (0x7ffffff8U 
                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                          >> 1U))));
            } else if ((((((IData)(vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__ren) 
                           | (IData)(vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__wen)) 
                          & (~ (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit))) 
                         & ((0x173U >= (0x1ffU & ((IData)(0x5bU) 
                                                  + 
                                                  ((IData)(0x5dU) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))))) 
                            & (vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vcellout__SRAM____pinNumber4[
                               (0xfU & (((IData)(0x5bU) 
                                         + ((IData)(0x5dU) 
                                            * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))) 
                                        >> 5U))] >> 
                               (0x1fU & ((IData)(0x5bU) 
                                         + ((IData)(0x5dU) 
                                            * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))))))) 
                        & (~ (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__pass_through)))) {
                vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_decoded_req_addr 
                    = ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                        << 0x1fU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                     >> 1U));
                vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_read_addr 
                    = ((((0x173U >= (0x1ffU & ((IData)(0x40U) 
                                               + ((IData)(0x5dU) 
                                                  * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx)))))
                          ? (0x7ffffffU & (((0U == 
                                             (0x1fU 
                                              & ((IData)(0x40U) 
                                                 + 
                                                 ((IData)(0x5dU) 
                                                  * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx)))))
                                             ? 0U : 
                                            (vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vcellout__SRAM____pinNumber4[
                                             (((IData)(0x1aU) 
                                               + (0x1ffU 
                                                  & ((IData)(0x40U) 
                                                     + 
                                                     ((IData)(0x5dU) 
                                                      * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))))) 
                                              >> 5U)] 
                                             << ((IData)(0x20U) 
                                                 - 
                                                 (0x1fU 
                                                  & ((IData)(0x40U) 
                                                     + 
                                                     ((IData)(0x5dU) 
                                                      * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))))))) 
                                           | (vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vcellout__SRAM____pinNumber4[
                                              (0xfU 
                                               & (((IData)(0x40U) 
                                                   + 
                                                   ((IData)(0x5dU) 
                                                    * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))) 
                                                  >> 5U))] 
                                              >> (0x1fU 
                                                  & ((IData)(0x40U) 
                                                     + 
                                                     ((IData)(0x5dU) 
                                                      * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx)))))))
                          : 0U) << 5U) | (0x18U & (
                                                   vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 1U)));
            }
        }
    } else if ((1U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__state)) {
        if ((2U == (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__word_num))) {
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWEN = 1U;
        }
        vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h325132d4__0 = 0U;
        vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_hbf233a89__0 = 0U;
        if ((0x173U >= (0x1ffU & ((IData)(0x5cU) + 
                                  ((IData)(0x5dU) * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx)))))) {
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[(0xfU 
                                                                                & (((IData)(0x5cU) 
                                                                                + 
                                                                                ((IData)(0x5dU) 
                                                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))) 
                                                                                >> 5U))] 
                = (((~ ((IData)(1U) << (0x1fU & ((IData)(0x5cU) 
                                                 + 
                                                 ((IData)(0x5dU) 
                                                  * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx)))))) 
                    & vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[
                    (0xfU & (((IData)(0x5cU) + ((IData)(0x5dU) 
                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))) 
                             >> 5U))]) | ((IData)(vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h325132d4__0) 
                                          << (0x1fU 
                                              & ((IData)(0x5cU) 
                                                 + 
                                                 ((IData)(0x5dU) 
                                                  * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))))));
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[(0xfU 
                                                                                & (((IData)(0x5cU) 
                                                                                + 
                                                                                ((IData)(0x5dU) 
                                                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))) 
                                                                                >> 5U))] 
                = (((~ ((IData)(1U) << (0x1fU & ((IData)(0x5cU) 
                                                 + 
                                                 ((IData)(0x5dU) 
                                                  * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx)))))) 
                    & vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[
                    (0xfU & (((IData)(0x5cU) + ((IData)(0x5dU) 
                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))) 
                             >> 5U))]) | ((IData)(vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_hbf233a89__0) 
                                          << (0x1fU 
                                              & ((IData)(0x5cU) 
                                                 + 
                                                 ((IData)(0x5dU) 
                                                  * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))))));
        }
        if ((2U == (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__word_num))) {
            vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_hbf233a89__1 = 1U;
            vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h003574db__0 
                = (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__decoded_req_addr 
                   >> 5U);
            vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h325132d4__1 = 0U;
            if ((0x173U >= (0x1ffU & ((IData)(0x5cU) 
                                      + ((IData)(0x5dU) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx)))))) {
                vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[(0xfU 
                                                                                & (((IData)(0x5cU) 
                                                                                + 
                                                                                ((IData)(0x5dU) 
                                                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x5cU) 
                                             + ((IData)(0x5dU) 
                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx)))))) 
                        & vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[
                        (0xfU & (((IData)(0x5cU) + 
                                  ((IData)(0x5dU) * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))) 
                                 >> 5U))]) | ((IData)(vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_hbf233a89__1) 
                                              << (0x1fU 
                                                  & ((IData)(0x5cU) 
                                                     + 
                                                     ((IData)(0x5dU) 
                                                      * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))))));
                vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[(0xfU 
                                                                                & (((IData)(0x5cU) 
                                                                                + 
                                                                                ((IData)(0x5dU) 
                                                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x5cU) 
                                             + ((IData)(0x5dU) 
                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx)))))) 
                        & vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[
                        (0xfU & (((IData)(0x5cU) + 
                                  ((IData)(0x5dU) * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))) 
                                 >> 5U))]) | ((IData)(vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h325132d4__1) 
                                              << (0x1fU 
                                                  & ((IData)(0x5cU) 
                                                     + 
                                                     ((IData)(0x5dU) 
                                                      * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))))));
            }
            vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h7d1a0219__0 = 0U;
            if ((0x173U >= (0x1ffU & ((IData)(0x40U) 
                                      + ((IData)(0x5dU) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx)))))) {
                VL_ASSIGNSEL_WI(372,27,(0x1ffU & ((IData)(0x40U) 
                                                  + 
                                                  ((IData)(0x5dU) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite, vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h003574db__0);
                VL_ASSIGNSEL_WI(372,27,(0x1ffU & ((IData)(0x40U) 
                                                  + 
                                                  ((IData)(0x5dU) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask, vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h7d1a0219__0);
            }
        }
        if (((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__busy)) 
             & (2U != (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__word_num)))) {
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWEN = 1U;
            vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_hb7f2d31d__0 
                = vlSymsp->TOP.rdata;
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_read_addr 
                = ((IData)(4U) + vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__read_addr);
            vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_he3f90764__0 = 0U;
            if ((0x173U >= (0x1ffU & (((IData)(0x5dU) 
                                       * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx)) 
                                      + (0x3fU & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__word_num) 
                                                  << 5U)))))) {
                VL_ASSIGNSEL_WI(372,32,(0x1ffU & (((IData)(0x5dU) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx)) 
                                                  + 
                                                  (0x3fU 
                                                   & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__word_num) 
                                                      << 5U)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite, vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_hb7f2d31d__0);
                VL_ASSIGNSEL_WI(372,32,(0x1ffU & (((IData)(0x5dU) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx)) 
                                                  + 
                                                  (0x3fU 
                                                   & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__word_num) 
                                                      << 5U)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask, vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_he3f90764__0);
            }
        }
    } else if ((2U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__state)) {
        if ((2U == (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__word_num))) {
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWEN = 1U;
            vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_hbe55c246__0 = 0U;
            vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h325527b6__0 = 0U;
            if ((0x173U >= (0x1ffU & ((IData)(0x5bU) 
                                      + ((IData)(0x5dU) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx)))))) {
                vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[(0xfU 
                                                                                & (((IData)(0x5bU) 
                                                                                + 
                                                                                ((IData)(0x5dU) 
                                                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x5bU) 
                                             + ((IData)(0x5dU) 
                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx)))))) 
                        & vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[
                        (0xfU & (((IData)(0x5bU) + 
                                  ((IData)(0x5dU) * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))) 
                                 >> 5U))]) | ((IData)(vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_hbe55c246__0) 
                                              << (0x1fU 
                                                  & ((IData)(0x5bU) 
                                                     + 
                                                     ((IData)(0x5dU) 
                                                      * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))))));
                vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[(0xfU 
                                                                                & (((IData)(0x5bU) 
                                                                                + 
                                                                                ((IData)(0x5dU) 
                                                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x5bU) 
                                             + ((IData)(0x5dU) 
                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx)))))) 
                        & vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[
                        (0xfU & (((IData)(0x5bU) + 
                                  ((IData)(0x5dU) * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))) 
                                 >> 5U))]) | ((IData)(vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h325527b6__0) 
                                              << (0x1fU 
                                                  & ((IData)(0x5bU) 
                                                     + 
                                                     ((IData)(0x5dU) 
                                                      * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))))));
            }
        }
        vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__wdata 
            = ((0x173U >= (0x1ffU & (((IData)(0x5dU) 
                                      * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx)) 
                                     + (0x3fU & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__word_num) 
                                                 << 5U)))))
                ? (((0U == (0x1fU & (((IData)(0x5dU) 
                                      * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx)) 
                                     + (0x3fU & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__word_num) 
                                                 << 5U)))))
                     ? 0U : (vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vcellout__SRAM____pinNumber4[
                             (((IData)(0x1fU) + (0x1ffU 
                                                 & (((IData)(0x5dU) 
                                                     * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx)) 
                                                    + 
                                                    (0x3fU 
                                                     & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__word_num) 
                                                        << 5U))))) 
                              >> 5U)] << ((IData)(0x20U) 
                                          - (0x1fU 
                                             & (((IData)(0x5dU) 
                                                 * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx)) 
                                                + (0x3fU 
                                                   & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__word_num) 
                                                      << 5U))))))) 
                   | (vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vcellout__SRAM____pinNumber4[
                      (0xfU & ((((IData)(0x5dU) * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx)) 
                                + (0x3fU & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__word_num) 
                                            << 5U))) 
                               >> 5U))] >> (0x1fU & 
                                            (((IData)(0x5dU) 
                                              * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx)) 
                                             + (0x3fU 
                                                & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__word_num) 
                                                   << 5U))))))
                : 0U);
        if (((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__busy)) 
             & (2U != (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__word_num)))) {
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_read_addr 
                = ((IData)(4U) + vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__read_addr);
        }
    } else if ((3U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__state)) {
        if ((((0x173U >= (0x1ffU & ((IData)(0x5cU) 
                                    + ((IData)(0x5dU) 
                                       * (3U & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                                >> 1U)))))) 
              & (vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vcellout__SRAM____pinNumber4[
                 (0xfU & (((IData)(0x5cU) + ((IData)(0x5dU) 
                                             * (3U 
                                                & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                                   >> 1U)))) 
                          >> 5U))] >> (0x1fU & ((IData)(0x5cU) 
                                                + ((IData)(0x5dU) 
                                                   * 
                                                   (3U 
                                                    & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                                       >> 1U))))))) 
             & ((0x173U >= (0x1ffU & ((IData)(0x5bU) 
                                      + ((IData)(0x5dU) 
                                         * (3U & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                                  >> 1U)))))) 
                & (vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vcellout__SRAM____pinNumber4[
                   (0xfU & (((IData)(0x5bU) + ((IData)(0x5dU) 
                                               * (3U 
                                                  & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                                     >> 1U)))) 
                            >> 5U))] >> (0x1fU & ((IData)(0x5bU) 
                                                  + 
                                                  ((IData)(0x5dU) 
                                                   * 
                                                   (3U 
                                                    & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                                       >> 1U))))))))) {
            if ((1U & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__busy)))) {
                if ((1U & (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx))) {
                    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWEN = 1U;
                    vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h0f1df81b__0[0U] = 0U;
                    vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h0f1df81b__0[1U] = 0U;
                    vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h0f1df81b__0[2U] = 0U;
                    vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h1ee545ae__0[0U] = 0U;
                    vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h1ee545ae__0[1U] = 0U;
                    vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h1ee545ae__0[2U] = 0U;
                    if ((0x173U >= (0x1ffU & ((IData)(0x5dU) 
                                              * (3U 
                                                 & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                                    >> 1U)))))) {
                        VL_ASSIGNSEL_WW(372,93,(0x1ffU 
                                                & ((IData)(0x5dU) 
                                                   * 
                                                   (3U 
                                                    & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                                       >> 1U)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite, vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h0f1df81b__0);
                        VL_ASSIGNSEL_WW(372,93,(0x1ffU 
                                                & ((IData)(0x5dU) 
                                                   * 
                                                   (3U 
                                                    & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                                       >> 1U)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask, vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h1ee545ae__0);
                    }
                }
            }
            vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__wdata 
                = ((0x173U >= (0x1ffU & (((IData)(0x5dU) 
                                          * (3U & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                                   >> 1U))) 
                                         + (0x20U & 
                                            ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                             << 5U)))))
                    ? (((0U == (0x1fU & (((IData)(0x5dU) 
                                          * (3U & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                                   >> 1U))) 
                                         + (0x20U & 
                                            ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                             << 5U)))))
                         ? 0U : (vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vcellout__SRAM____pinNumber4[
                                 (((IData)(0x1fU) + 
                                   (0x1ffU & (((IData)(0x5dU) 
                                               * (3U 
                                                  & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                                     >> 1U))) 
                                              + (0x20U 
                                                 & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                                    << 5U))))) 
                                  >> 5U)] << ((IData)(0x20U) 
                                              - (0x1fU 
                                                 & (((IData)(0x5dU) 
                                                     * 
                                                     (3U 
                                                      & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                                         >> 1U))) 
                                                    + 
                                                    (0x20U 
                                                     & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                                        << 5U))))))) 
                       | (vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vcellout__SRAM____pinNumber4[
                          (0xfU & ((((IData)(0x5dU) 
                                     * (3U & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                              >> 1U))) 
                                    + (0x20U & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                                << 5U))) 
                                   >> 5U))] >> (0x1fU 
                                                & (((IData)(0x5dU) 
                                                    * 
                                                    (3U 
                                                     & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                                        >> 1U))) 
                                                   + 
                                                   (0x20U 
                                                    & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                                       << 5U))))))
                    : 0U);
        } else {
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWEN = 1U;
            vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h0f1df81b__1[0U] = 0U;
            vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h0f1df81b__1[1U] = 0U;
            vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h0f1df81b__1[2U] = 0U;
            vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h1ee545ae__1[0U] = 0U;
            vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h1ee545ae__1[1U] = 0U;
            vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h1ee545ae__1[2U] = 0U;
            if ((0x173U >= (0x1ffU & ((IData)(0x5dU) 
                                      * (3U & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                               >> 1U)))))) {
                VL_ASSIGNSEL_WW(372,93,(0x1ffU & ((IData)(0x5dU) 
                                                  * 
                                                  (3U 
                                                   & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                                      >> 1U)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite, vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h0f1df81b__1);
                VL_ASSIGNSEL_WW(372,93,(0x1ffU & ((IData)(0x5dU) 
                                                  * 
                                                  (3U 
                                                   & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                                                      >> 1U)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask, vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vlvbound_h1ee545ae__1);
            }
        }
    }
    vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__busy = 1U;
    vlSelf->__PVT__CORE__DOT__pipeline__DOT__fetch_stage_i__DOT__npc 
        = ((IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__insert_pc)
            ? vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__priv_pc
            : ((1U & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                       >> 0x10U) & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__fence_stall))))
                ? ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[6U] 
                    << 0x1fU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[5U] 
                                 >> 1U)) : ((IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__hazard_unit_i__DOT__branch_jump)
                                             ? ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                 << 0x1fU) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   >> 1U))
                                             : ((IData)(4U) 
                                                + vlSelf->__PVT__CORE__DOT__pipeline__DOT__fetch_stage_i__DOT__pc))));
    vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__branch_res__DOT__op_2_ext 
        = (((QData)((IData)((1U & ((~ ((6U == (7U & 
                                               (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                                                >> 0xcU))) 
                                       | (7U == (7U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                                                    >> 0xcU))))) 
                                   & (((IData)(1U) 
                                       + (~ vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__rs2_post_fwd)) 
                                      >> 0x1fU))))) 
            << 0x20U) | (QData)((IData)(((IData)(1U) 
                                         + (~ vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__rs2_post_fwd)))));
    vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__jump_calc__DOT__jump_addr 
        = (((0x6fU == (0x7fU & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U]))
             ? vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[4U]
             : vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__rs1_post_fwd) 
           + ((0x6fU == (0x7fU & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U]))
               ? (((- (IData)((1U & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__imm_UJ 
                                     >> 0x14U)))) << 0x15U) 
                  | vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__imm_UJ)
               : vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__imm_I_ext));
    vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__branch_res__DOT__eq 
        = (vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__rs1_post_fwd 
           == vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__rs2_post_fwd);
    vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu_if.__PVT__port_a 
        = ((2U & (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__alu_a_sel))
            ? ((1U & (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__alu_a_sel))
                ? 0U : vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[4U])
            : ((1U & (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__alu_a_sel))
                ? (((- (IData)((1U & ((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__imm_S) 
                                      >> 0xbU)))) << 0xcU) 
                   | (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__imm_S))
                : vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__rs1_post_fwd));
    vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu_if.__PVT__port_b 
        = ((2U & (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__alu_b_sel))
            ? ((1U & (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__alu_b_sel))
                ? (0xfffff000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U])
                : (((0x13U == (0x7fU & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U])) 
                    & ((1U == (7U & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                                     >> 0xcU))) | (5U 
                                                   == 
                                                   (7U 
                                                    & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                                                       >> 0xcU)))))
                    ? (0x1fU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                                >> 0x14U)) : vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__imm_I_ext))
            : ((1U & (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__alu_b_sel))
                ? vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__rs2_post_fwd
                : vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__rs1_post_fwd));
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_word_num 
        = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num;
    if (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__clear_word_count) {
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_word_num = 0U;
    } else if (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__enable_word_count) {
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_word_num 
            = (3U & ((IData)(1U) + (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num)));
    }
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_flush_idx 
        = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx;
    if (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__clear_flush_count) {
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_flush_idx = 0U;
    } else if (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__enable_flush_count_nowb) {
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_flush_idx 
            = (0x3fU & ((IData)(2U) + (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx)));
    } else if (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__enable_flush_count) {
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_flush_idx 
            = (0x3fU & ((IData)(1U) + (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx)));
    }
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_word_num 
        = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__word_num;
    if (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__clear_word_count) {
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_word_num = 0U;
    } else if (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__enable_word_count) {
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_word_num 
            = (3U & ((IData)(1U) + (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__word_num)));
    }
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_flush_idx 
        = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx;
    if (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__clear_flush_count) {
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_flush_idx = 0U;
    } else if (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__enable_flush_count_nowb) {
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_flush_idx 
            = (0x3fU & ((IData)(2U) + (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx)));
    } else if (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__enable_flush_count) {
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_flush_idx 
            = (0x3fU & ((IData)(1U) + (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx)));
    }
    __Vilp = 0U;
    while ((__Vilp <= 0x2eU)) {
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__n_sramMemory[__Vilp] 
            = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__sramMemory[__Vilp];
        __Vilp = ((IData)(1U) + __Vilp);
    }
    if (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWEN) {
        vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT____Vlvbound_h9e60dea4__0[0U] 
            = ((vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[0U] 
                & (~ vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[0U])) 
               | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[0U] 
                  & ((0x5cfU >= (0x7ffU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL))))
                      ? (((0U == (0x1fU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL))))
                           ? 0U : (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__sramMemory[
                                   ((IData)(1U) + (0x3fU 
                                                   & (((IData)(0x174U) 
                                                       * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x174U) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)))))) 
                         | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__sramMemory[
                            (0x3fU & (((IData)(0x174U) 
                                       * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)) 
                                      >> 5U))] >> (0x1fU 
                                                   & ((IData)(0x174U) 
                                                      * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)))))
                      : Vtop_core__ConstPool__CONST_h29f43d96_0[0U])));
        vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT____Vlvbound_h9e60dea4__0[1U] 
            = ((vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[1U] 
                & (~ vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[1U])) 
               | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[1U] 
                  & ((0x5cfU >= (0x7ffU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL))))
                      ? (((0U == (0x1fU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL))))
                           ? 0U : (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__sramMemory[
                                   ((IData)(2U) + (0x3fU 
                                                   & (((IData)(0x174U) 
                                                       * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x174U) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)))))) 
                         | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__sramMemory[
                            ((IData)(1U) + (0x3fU & 
                                            (((IData)(0x174U) 
                                              * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)) 
                                             >> 5U)))] 
                            >> (0x1fU & ((IData)(0x174U) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)))))
                      : Vtop_core__ConstPool__CONST_h29f43d96_0[1U])));
        vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT____Vlvbound_h9e60dea4__0[2U] 
            = ((vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[2U] 
                & (~ vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[2U])) 
               | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[2U] 
                  & ((0x5cfU >= (0x7ffU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL))))
                      ? (((0U == (0x1fU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL))))
                           ? 0U : (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__sramMemory[
                                   ((IData)(3U) + (0x3fU 
                                                   & (((IData)(0x174U) 
                                                       * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x174U) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)))))) 
                         | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__sramMemory[
                            ((IData)(2U) + (0x3fU & 
                                            (((IData)(0x174U) 
                                              * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)) 
                                             >> 5U)))] 
                            >> (0x1fU & ((IData)(0x174U) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)))))
                      : Vtop_core__ConstPool__CONST_h29f43d96_0[2U])));
        vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT____Vlvbound_h9e60dea4__0[3U] 
            = ((vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[3U] 
                & (~ vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[3U])) 
               | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[3U] 
                  & ((0x5cfU >= (0x7ffU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL))))
                      ? (((0U == (0x1fU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL))))
                           ? 0U : (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__sramMemory[
                                   ((IData)(4U) + (0x3fU 
                                                   & (((IData)(0x174U) 
                                                       * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x174U) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)))))) 
                         | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__sramMemory[
                            ((IData)(3U) + (0x3fU & 
                                            (((IData)(0x174U) 
                                              * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)) 
                                             >> 5U)))] 
                            >> (0x1fU & ((IData)(0x174U) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)))))
                      : Vtop_core__ConstPool__CONST_h29f43d96_0[3U])));
        vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT____Vlvbound_h9e60dea4__0[4U] 
            = ((vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[4U] 
                & (~ vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[4U])) 
               | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[4U] 
                  & ((0x5cfU >= (0x7ffU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL))))
                      ? (((0U == (0x1fU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL))))
                           ? 0U : (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__sramMemory[
                                   ((IData)(5U) + (0x3fU 
                                                   & (((IData)(0x174U) 
                                                       * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x174U) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)))))) 
                         | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__sramMemory[
                            ((IData)(4U) + (0x3fU & 
                                            (((IData)(0x174U) 
                                              * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)) 
                                             >> 5U)))] 
                            >> (0x1fU & ((IData)(0x174U) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)))))
                      : Vtop_core__ConstPool__CONST_h29f43d96_0[4U])));
        vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT____Vlvbound_h9e60dea4__0[5U] 
            = ((vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[5U] 
                & (~ vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[5U])) 
               | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[5U] 
                  & ((0x5cfU >= (0x7ffU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL))))
                      ? (((0U == (0x1fU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL))))
                           ? 0U : (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__sramMemory[
                                   ((IData)(6U) + (0x3fU 
                                                   & (((IData)(0x174U) 
                                                       * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x174U) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)))))) 
                         | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__sramMemory[
                            ((IData)(5U) + (0x3fU & 
                                            (((IData)(0x174U) 
                                              * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)) 
                                             >> 5U)))] 
                            >> (0x1fU & ((IData)(0x174U) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)))))
                      : Vtop_core__ConstPool__CONST_h29f43d96_0[5U])));
        vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT____Vlvbound_h9e60dea4__0[6U] 
            = ((vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[6U] 
                & (~ vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[6U])) 
               | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[6U] 
                  & ((0x5cfU >= (0x7ffU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL))))
                      ? (((0U == (0x1fU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL))))
                           ? 0U : (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__sramMemory[
                                   ((IData)(7U) + (0x3fU 
                                                   & (((IData)(0x174U) 
                                                       * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x174U) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)))))) 
                         | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__sramMemory[
                            ((IData)(6U) + (0x3fU & 
                                            (((IData)(0x174U) 
                                              * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)) 
                                             >> 5U)))] 
                            >> (0x1fU & ((IData)(0x174U) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)))))
                      : Vtop_core__ConstPool__CONST_h29f43d96_0[6U])));
        vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT____Vlvbound_h9e60dea4__0[7U] 
            = ((vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[7U] 
                & (~ vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[7U])) 
               | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[7U] 
                  & ((0x5cfU >= (0x7ffU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL))))
                      ? (((0U == (0x1fU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL))))
                           ? 0U : (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__sramMemory[
                                   ((IData)(8U) + (0x3fU 
                                                   & (((IData)(0x174U) 
                                                       * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x174U) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)))))) 
                         | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__sramMemory[
                            ((IData)(7U) + (0x3fU & 
                                            (((IData)(0x174U) 
                                              * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)) 
                                             >> 5U)))] 
                            >> (0x1fU & ((IData)(0x174U) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)))))
                      : Vtop_core__ConstPool__CONST_h29f43d96_0[7U])));
        vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT____Vlvbound_h9e60dea4__0[8U] 
            = ((vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[8U] 
                & (~ vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[8U])) 
               | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[8U] 
                  & ((0x5cfU >= (0x7ffU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL))))
                      ? (((0U == (0x1fU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL))))
                           ? 0U : (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__sramMemory[
                                   ((IData)(9U) + (0x3fU 
                                                   & (((IData)(0x174U) 
                                                       * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x174U) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)))))) 
                         | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__sramMemory[
                            ((IData)(8U) + (0x3fU & 
                                            (((IData)(0x174U) 
                                              * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)) 
                                             >> 5U)))] 
                            >> (0x1fU & ((IData)(0x174U) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)))))
                      : Vtop_core__ConstPool__CONST_h29f43d96_0[8U])));
        vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT____Vlvbound_h9e60dea4__0[9U] 
            = ((vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[9U] 
                & (~ vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[9U])) 
               | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[9U] 
                  & ((0x5cfU >= (0x7ffU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL))))
                      ? (((0U == (0x1fU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL))))
                           ? 0U : (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__sramMemory[
                                   ((IData)(0xaU) + 
                                    (0x3fU & (((IData)(0x174U) 
                                               * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)) 
                                              >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x174U) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)))))) 
                         | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__sramMemory[
                            ((IData)(9U) + (0x3fU & 
                                            (((IData)(0x174U) 
                                              * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)) 
                                             >> 5U)))] 
                            >> (0x1fU & ((IData)(0x174U) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)))))
                      : Vtop_core__ConstPool__CONST_h29f43d96_0[9U])));
        vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT____Vlvbound_h9e60dea4__0[0xaU] 
            = ((vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[0xaU] 
                & (~ vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[0xaU])) 
               | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[0xaU] 
                  & ((0x5cfU >= (0x7ffU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL))))
                      ? (((0U == (0x1fU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL))))
                           ? 0U : (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__sramMemory[
                                   ((IData)(0xbU) + 
                                    (0x3fU & (((IData)(0x174U) 
                                               * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)) 
                                              >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x174U) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)))))) 
                         | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__sramMemory[
                            ((IData)(0xaU) + (0x3fU 
                                              & (((IData)(0x174U) 
                                                  * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)) 
                                                 >> 5U)))] 
                            >> (0x1fU & ((IData)(0x174U) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)))))
                      : Vtop_core__ConstPool__CONST_h29f43d96_0[0xaU])));
        vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT____Vlvbound_h9e60dea4__0[0xbU] 
            = ((vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramWrite[0xbU] 
                & (~ vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[0xbU])) 
               | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramMask[0xbU] 
                  & ((0x5cfU >= (0x7ffU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL))))
                      ? (((0U == (0x1fU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL))))
                           ? 0U : (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__sramMemory[
                                   ((IData)(0xcU) + 
                                    (0x3fU & (((IData)(0x174U) 
                                               * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)) 
                                              >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x174U) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)))))) 
                         | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__sramMemory[
                            ((IData)(0xbU) + (0x3fU 
                                              & (((IData)(0x174U) 
                                                  * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)) 
                                                 >> 5U)))] 
                            >> (0x1fU & ((IData)(0x174U) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL)))))
                      : Vtop_core__ConstPool__CONST_h29f43d96_0[0xbU])));
        if ((0x5cfU >= (0x7ffU & ((IData)(0x174U) * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL))))) {
            VL_ASSIGNSEL_WW(1488,372,(0x7ffU & ((IData)(0x174U) 
                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__n_sramMemory, vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT____Vlvbound_h9e60dea4__0);
        }
    }
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_state 
        = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__state;
    if ((0U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__state)) {
        if ((((IData)(vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__ren) 
              & (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit)) 
             & (~ (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__ifence_pulse)))) {
            vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__busy = 0U;
        } else if ((((IData)(vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__wen) 
                     & (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit)) 
                    & (~ (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__ifence_pulse)))) {
            vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__busy = 0U;
        } else if (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__pass_through) {
            vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__busy 
                = vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__busy;
        }
        if ((((((IData)(vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__ren) 
                | (IData)(vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__wen)) 
               & (~ (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit))) 
              & ((0x173U >= (0x1ffU & ((IData)(0x5bU) 
                                       + ((IData)(0x5dU) 
                                          * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))))) 
                 & (vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vcellout__SRAM____pinNumber4[
                    (0xfU & (((IData)(0x5bU) + ((IData)(0x5dU) 
                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))) 
                             >> 5U))] >> (0x1fU & ((IData)(0x5bU) 
                                                   + 
                                                   ((IData)(0x5dU) 
                                                    * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))))))) 
             & (~ (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__pass_through)))) {
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_state = 2U;
        } else if ((((((IData)(vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__ren) 
                       | (IData)(vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__wen)) 
                      & (~ (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__hit))) 
                     & (~ ((0x173U >= (0x1ffU & ((IData)(0x5bU) 
                                                 + 
                                                 ((IData)(0x5dU) 
                                                  * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))))) 
                           & (vlSelf->CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT____Vcellout__SRAM____pinNumber4[
                              (0xfU & (((IData)(0x5bU) 
                                        + ((IData)(0x5dU) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx))) 
                                       >> 5U))] >> 
                              (0x1fU & ((IData)(0x5bU) 
                                        + ((IData)(0x5dU) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__ridx)))))))) 
                    & (~ (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__pass_through)))) {
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_state = 1U;
        }
    } else if ((1U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__state)) {
        if ((((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
               << 0x1fU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                            >> 1U)) != vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__decoded_req_addr)) {
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_state = 0U;
        } else if ((2U == (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__word_num))) {
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_state = 0U;
        }
    } else if ((2U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__state)) {
        if ((((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
               << 0x1fU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                            >> 1U)) != vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__decoded_req_addr)) {
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_state = 0U;
        } else if ((2U == (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__word_num))) {
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_state = 1U;
        }
    } else if ((3U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__state)) {
        if (vlSelf->CORE__DOT__sep_caches__DOT____Vcellout__genblk1__DOT__dcache__flush_done) {
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_state = 0U;
        }
    }
    vlSelf->__PVT__CORE__DOT__pipeline__DOT__hazard_unit_i__DOT__wait_for_dmem 
        = (((IData)((0U != (0xc0000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU]))) 
            & (IData)(vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__busy)) 
           & (~ (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__hazard_unit_i__DOT__exception)));
    vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__branch_res__DOT__adder_out 
        = (0x1ffffffffULL & ((((QData)((IData)(((vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__rs1_post_fwd 
                                                 >> 0x1fU) 
                                                & (~ 
                                                   ((6U 
                                                     == 
                                                     (7U 
                                                      & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                                                         >> 0xcU))) 
                                                    | (7U 
                                                       == 
                                                       (7U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                                                           >> 0xcU)))))))) 
                               << 0x20U) | (QData)((IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__rs1_post_fwd))) 
                             + vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__branch_res__DOT__op_2_ext));
    vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu__DOT__op_a_ext 
        = (((QData)((IData)(((9U != (IData)(vlSelf->CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu__DOT___VdfgExtracted___h7d703271__0)) 
                             & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu_if.__PVT__port_a 
                                >> 0x1fU)))) << 0x20U) 
           | (QData)((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu_if.__PVT__port_a)));
    vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu__DOT__op_b 
        = ((3U == (IData)(vlSelf->CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu__DOT___VdfgExtracted___h7d703271__0))
            ? vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu_if.__PVT__port_b
            : ((IData)(1U) + (~ vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu_if.__PVT__port_b)));
    vlSelf->__PVT__CORE__DOT__pipeline__DOT__hazard_unit_i__DOT__ex_flush_hazard 
        = (1U & ((((((IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__hazard_unit_i__DOT__intr) 
                     | (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__hazard_unit_i__DOT__exception)) 
                    & (~ (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__hazard_unit_i__DOT__wait_for_dmem))) 
                   | (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__hazard_unit_i__DOT__exception)) 
                  | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                     >> 6U)) | ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                                 >> 0x10U) & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__fence_stall)))));
    vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__ex_mem_stall 
        = (1U & (((IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__hazard_unit_i__DOT__wait_for_dmem) 
                  | (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__fence_stall)) 
                 | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                    >> 0xeU)));
    vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__branch_res__DOT__ltu 
        = ((~ (IData)((vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__branch_res__DOT__adder_out 
                       >> 0x20U))) & (0U != vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__branch_res__DOT__op_2_ext));
    vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__branch_res__DOT__lt 
        = (1U & (((~ (vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__rs2_post_fwd 
                      >> 0x1fU)) & (vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__rs1_post_fwd 
                                    >> 0x1fU)) | ((~ 
                                                   ((~ 
                                                     (vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__rs1_post_fwd 
                                                      >> 0x1fU)) 
                                                    & (vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__rs2_post_fwd 
                                                       >> 0x1fU))) 
                                                  & (IData)(
                                                            (vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__branch_res__DOT__adder_out 
                                                             >> 0x1fU)))));
    vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu__DOT__op_b_ext 
        = (((QData)((IData)(((9U != (IData)(vlSelf->CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu__DOT___VdfgExtracted___h7d703271__0)) 
                             & (vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu__DOT__op_b 
                                >> 0x1fU)))) << 0x20U) 
           | (QData)((IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu__DOT__op_b)));
    vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__suppress_iren 
        = (1U & ((((IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__hazard_unit_i__DOT__branch_jump) 
                   | (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__hazard_unit_i__DOT__ex_flush_hazard)) 
                  | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                     >> 6U)) | (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__insert_pc)));
    vlSymsp->TOP__top_core__CORE__DOT__prv_pipe_if.__PVT__valid_write 
        = ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__ex_mem_stall)) 
           & (0U != (0x3800U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU])));
    __Vtableidx6 = (((IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__branch_res__DOT__eq) 
                     << 8U) | ((0x80U & ((~ (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__branch_res__DOT__eq)) 
                                         << 7U)) | 
                               (((IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__branch_res__DOT__lt) 
                                 << 6U) | ((0x20U & 
                                            ((~ (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__branch_res__DOT__lt)) 
                                             << 5U)) 
                                           | (((IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__branch_res__DOT__ltu) 
                                               << 4U) 
                                              | ((8U 
                                                  & ((~ (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__branch_res__DOT__ltu)) 
                                                     << 3U)) 
                                                 | (7U 
                                                    & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                                                       >> 0xcU))))))));
    vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__branch_if.__PVT__branch_taken 
        = Vtop_core__ConstPool__TABLE_h135c9944_0[__Vtableidx6];
    vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu__DOT__adder_out 
        = (0x1ffffffffULL & (vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu__DOT__op_a_ext 
                             + vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu__DOT__op_b_ext));
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_last_used 
        = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__last_used;
    vlSymsp->TOP__top_core__CORE__DOT__tspp_icache_gen_bus_if.__PVT__busy = 1U;
    vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__byte_en = 0xfU;
    vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__wen = 0U;
    vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__addr = 0U;
    vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__ren = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[0U] = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[1U] = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[2U] = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[3U] = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[4U] = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[5U] = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[6U] = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[7U] = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[8U] = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[9U] = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[0xaU] = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[0xbU] = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[0U] = 0xffffffffU;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[1U] = 0xffffffffU;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[2U] = 0xffffffffU;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[3U] = 0xffffffffU;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[4U] = 0xffffffffU;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[5U] = 0xffffffffU;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[6U] = 0xffffffffU;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[7U] = 0xffffffffU;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[8U] = 0xffffffffU;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[9U] = 0xffffffffU;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[0xaU] = 0xffffffffU;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[0xbU] = 0xfffffU;
    vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__wdata = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_read_addr 
        = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__read_addr;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_decoded_req_addr 
        = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__decoded_req_addr;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx 
        = (3U & ((IData)(1U) + (1U & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__last_used) 
                                      >> (1U & (vlSelf->__PVT__CORE__DOT__pipeline__DOT__fetch_stage_i__DOT__pc 
                                                >> 3U))))));
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__inject_mcycle = 0U;
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__inject_minstret = 0U;
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__inject_minstreth = 0U;
    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__csr_active 
        = (((~ (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_priv)) 
            & (IData)(vlSymsp->TOP__top_core__CORE__DOT__prv_pipe_if.__PVT__valid_write)) 
           & (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation));
    vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__if_ex_stall 
        = (((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__ex_mem_stall) 
            | (((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                 >> 0x11U) & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                               >> 0x13U) | (IData)(vlSymsp->TOP__top_core__CORE__DOT__prv_pipe_if.__PVT__valid_write))) 
               & ((((0x1fU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                              >> 0xfU)) == (0x1fU & 
                                            (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                             >> 0x13U))) 
                   & (0U != (0x1fU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                      >> 0x13U)))) 
                  | (((0x1fU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                                >> 0x14U)) == (0x1fU 
                                               & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                  >> 0x13U))) 
                     & (0U != (0x1fU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                        >> 0x13U))))))) 
           | (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__fence_stall));
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus_next 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus;
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mtvec_next 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mtvec;
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mie_next 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mie;
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mip_next 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mip;
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mscratch_next 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mscratch;
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mepc_next 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mepc;
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mtval_next 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mtval;
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounteren_next 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounteren;
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounterinhibit_next 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounterinhibit;
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcause_next 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcause;
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__nxt_csr_val 
        = ((0x2000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU])
            ? ((0x400U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU])
                ? (0x1fU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                            >> 0x18U)) : ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                           << 0x1fU) 
                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[9U] 
                                             >> 1U)))
            : ((0x800U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU])
                ? (((0x400U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU])
                     ? (0x1fU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                 >> 0x18U)) : ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                << 0x1fU) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[9U] 
                                                  >> 1U))) 
                   | vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val)
                : ((0x1000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU])
                    ? ((~ ((0x400U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU])
                            ? (0x1fU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                        >> 0x18U)) : 
                           ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                             << 0x1fU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[9U] 
                                          >> 1U)))) 
                       & vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val)
                    : ((0x400U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU])
                        ? (0x1fU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                    >> 0x18U)) : ((
                                                   vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   << 0x1fU) 
                                                  | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[9U] 
                                                     >> 1U))))));
    if ((1U & (~ (IData)(((0x1800U == (0x1800U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) 
                          & (~ (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                                >> 9U))))))) {
        if (((3U & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                    >> 9U)) <= (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__mode__DOT__curr_priv_level))) {
            if (vlSymsp->TOP__top_core__CORE__DOT__prv_pipe_if.__PVT__valid_write) {
                if ((1U & (~ ((((((((0x300U == (0xfffU 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                   >> 1U))) 
                                    | (0x305U == (0xfffU 
                                                  & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                     >> 1U)))) 
                                   | (0x304U == (0xfffU 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                    >> 1U)))) 
                                  | (0x344U == (0xfffU 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                   >> 1U)))) 
                                 | (0x340U == (0xfffU 
                                               & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                  >> 1U)))) 
                                | (0x341U == (0xfffU 
                                              & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                 >> 1U)))) 
                               | (0x343U == (0xfffU 
                                             & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                >> 1U)))) 
                              | (0x306U == (0xfffU 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                               >> 1U))))))) {
                    if ((0x320U != (0xfffU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                              >> 1U)))) {
                        if ((0x342U != (0xfffU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                  >> 1U)))) {
                            if ((0xb00U != (0xfffU 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                               >> 1U)))) {
                                if ((0xb02U != (0xfffU 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                   >> 1U)))) {
                                    if ((0xb80U == 
                                         (0xfffU & 
                                          (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                           >> 1U)))) {
                                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__inject_mcycleh = 1U;
                                    }
                                    if ((0xb80U != 
                                         (0xfffU & 
                                          (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                           >> 1U)))) {
                                        if ((0xb82U 
                                             == (0xfffU 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                    >> 1U)))) {
                                            vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__inject_minstreth = 1U;
                                        }
                                    }
                                }
                                if ((0xb02U == (0xfffU 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                   >> 1U)))) {
                                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__inject_minstret = 1U;
                                }
                            }
                            if ((0xb00U == (0xfffU 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                               >> 1U)))) {
                                vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__inject_mcycle = 1U;
                            }
                        }
                    }
                }
                if (((((((((0x300U == (0xfffU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                 >> 1U))) 
                           | (0x305U == (0xfffU & (
                                                   vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                   >> 1U)))) 
                          | (0x304U == (0xfffU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                  >> 1U)))) 
                         | (0x344U == (0xfffU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                 >> 1U)))) 
                        | (0x340U == (0xfffU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                >> 1U)))) 
                       | (0x341U == (0xfffU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                               >> 1U)))) 
                      | (0x343U == (0xfffU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                              >> 1U)))) 
                     | (0x306U == (0xfffU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                             >> 1U))))) {
                    if ((0x300U == (0xfffU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                              >> 1U)))) {
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus_next 
                            = ((0xffffe7ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus_next) 
                               | ((((2U == (3U & ((
                                                   (0x400U 
                                                    & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU])
                                                    ? 
                                                   (0x1fU 
                                                    & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                       >> 0x18U))
                                                    : 
                                                   ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                     << 0x1fU) 
                                                    | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[9U] 
                                                       >> 1U))) 
                                                  >> 0xbU))) 
                                    | (1U == (3U & 
                                              (((0x400U 
                                                 & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU])
                                                 ? 
                                                (0x1fU 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                    >> 0x18U))
                                                 : 
                                                ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  << 0x1fU) 
                                                 | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[9U] 
                                                    >> 1U))) 
                                               >> 0xbU))))
                                    ? 0U : (3U & (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__nxt_csr_val 
                                                  >> 0xbU))) 
                                  << 0xbU));
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus_next 
                            = ((0xfffffff7U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus_next) 
                               | (8U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__nxt_csr_val));
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus_next 
                            = ((0xffffff7fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus_next) 
                               | (0x80U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__nxt_csr_val));
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus_next 
                            = ((0xfffdffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus_next) 
                               | (0x20000U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__nxt_csr_val));
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus_next 
                            = ((0xffdfffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus_next) 
                               | (0x200000U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__nxt_csr_val));
                    } else if ((0x305U == (0xfffU & 
                                           (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                            >> 1U)))) {
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mtvec_next 
                            = ((0xfffffffcU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mtvec_next) 
                               | ((1U < (3U & ((0x400U 
                                                & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU])
                                                ? (0x1fU 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                      >> 0x18U))
                                                : (
                                                   (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                    << 0x1fU) 
                                                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[9U] 
                                                      >> 1U)))))
                                   ? 0U : (3U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__nxt_csr_val)));
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mtvec_next 
                            = ((3U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mtvec_next) 
                               | (0xfffffffcU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__nxt_csr_val));
                    } else if ((0x304U == (0xfffU & 
                                           (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                            >> 1U)))) {
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mie_next 
                            = ((0xfffffff7U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mie_next) 
                               | (8U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__nxt_csr_val));
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mie_next 
                            = ((0xffffff7fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mie_next) 
                               | (0x80U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__nxt_csr_val));
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mie_next 
                            = ((0xfffff7ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mie_next) 
                               | (0x800U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__nxt_csr_val));
                    } else if ((0x344U == (0xfffU & 
                                           (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                            >> 1U)))) {
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mip_next 
                            = ((0xfffffff7U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mip_next) 
                               | (8U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__nxt_csr_val));
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mip_next 
                            = ((0xffffff7fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mip_next) 
                               | (0x80U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__nxt_csr_val));
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mip_next 
                            = ((0xfffff7ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mip_next) 
                               | (0x800U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__nxt_csr_val));
                    } else if ((0x340U == (0xfffU & 
                                           (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                            >> 1U)))) {
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mscratch_next 
                            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__nxt_csr_val;
                    } else if ((0x341U == (0xfffU & 
                                           (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                            >> 1U)))) {
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mepc_next 
                            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__nxt_csr_val;
                    } else if ((0x343U == (0xfffU & 
                                           (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                            >> 1U)))) {
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mtval_next 
                            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__nxt_csr_val;
                    } else {
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounteren_next 
                            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__nxt_csr_val;
                    }
                } else if ((0x320U == (0xfffU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                 >> 1U)))) {
                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounterinhibit_next 
                        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__nxt_csr_val;
                } else if ((0x342U == (0xfffU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                 >> 1U)))) {
                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcause_next 
                        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__nxt_csr_val;
                }
            }
        }
    }
    if (((IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__intr) 
         | (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__mret))) {
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus_next 
            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mstatus;
    }
    if ((1U & ((((((((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__mal_l) 
                     | (IData)(vlSymsp->TOP__top_core__CORE__DOT__prv_pipe_if.__PVT__prot_fault_l)) 
                    | (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__mal_s)) 
                   | (IData)(vlSymsp->TOP__top_core__CORE__DOT__prv_pipe_if.__PVT__prot_fault_s)) 
                  | (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__illegal_insn)) 
                 | (IData)(vlSymsp->TOP__top_core__CORE__DOT__prv_pipe_if.__PVT__fault_insn)) 
                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                   >> 0x12U)) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                                 >> 8U)))) {
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mtval_next 
            = ((IData)((0U != (0x60000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])))
                ? ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[4U] 
                    << 0x1fU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[3U] 
                                 >> 1U)) : ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                             << 0x1fU) 
                                            | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                               >> 1U)));
    }
    if (((IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__int_ex_handler__DOT__exception) 
         | (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__int_ex_handler__DOT__interrupt_fired))) {
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mepc_next 
            = ((IData)(((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                         >> 0x17U) & (~ (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__hazard_unit_i__DOT__intr))))
                ? ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U] 
                    << 0x1fU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[6U] 
                                 >> 1U)) : ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[5U])
                                             ? vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[4U]
                                             : vlSelf->__PVT__CORE__DOT__pipeline__DOT__fetch_stage_i__DOT__pc));
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcause_next 
            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mcause;
    }
    if (((IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__int_ex_handler__DOT__interrupt) 
         | (((IData)(vlSymsp->TOP.timer_int_clear) 
             | (IData)(vlSymsp->TOP.soft_int_clear)) 
            | (IData)(vlSymsp->TOP.ext_int_clear)))) {
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mip_next 
            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mip;
    }
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus_next 
        = ((0x7fffffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus_next) 
           | ((((3U == (3U & (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus_next 
                              >> 9U))) | (3U == (3U 
                                                 & (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus_next 
                                                    >> 0xdU)))) 
               | (3U == (3U & (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus_next 
                               >> 0xfU)))) << 0x1fU));
    vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu_if.__PVT__port_out 
        = ((8U & (IData)(vlSelf->CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu__DOT___VdfgExtracted___h7d703271__0))
            ? ((4U & (IData)(vlSelf->CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu__DOT___VdfgExtracted___h7d703271__0))
                ? 0U : ((2U & (IData)(vlSelf->CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu__DOT___VdfgExtracted___h7d703271__0))
                         ? 0U : ((1U & (IData)(vlSelf->CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu__DOT___VdfgExtracted___h7d703271__0))
                                  ? ((~ (1U & (IData)(
                                                      (vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu__DOT__adder_out 
                                                       >> 0x20U)))) 
                                     & (0U != vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu__DOT__op_b_ext))
                                  : (((~ (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu_if.__PVT__port_b 
                                          >> 0x1fU)) 
                                      & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu_if.__PVT__port_a 
                                         >> 0x1fU))
                                      ? 1U : (((~ (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu_if.__PVT__port_a 
                                                   >> 0x1fU)) 
                                               & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu_if.__PVT__port_b 
                                                  >> 0x1fU))
                                               ? 0U
                                               : (1U 
                                                  & (IData)(
                                                            (vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu__DOT__adder_out 
                                                             >> 0x1fU))))))))
            : ((4U & (IData)(vlSelf->CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu__DOT___VdfgExtracted___h7d703271__0))
                ? ((2U & (IData)(vlSelf->CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu__DOT___VdfgExtracted___h7d703271__0))
                    ? ((1U & (IData)(vlSelf->CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu__DOT___VdfgExtracted___h7d703271__0))
                        ? (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu_if.__PVT__port_a 
                           ^ vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu_if.__PVT__port_b)
                        : (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu_if.__PVT__port_a 
                           | vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu_if.__PVT__port_b))
                    : ((1U & (IData)(vlSelf->CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu__DOT___VdfgExtracted___h7d703271__0))
                        ? (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu_if.__PVT__port_a 
                           & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu_if.__PVT__port_b)
                        : (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu__DOT__adder_out)))
                : ((2U & (IData)(vlSelf->CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu__DOT___VdfgExtracted___h7d703271__0))
                    ? ((1U & (IData)(vlSelf->CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu__DOT___VdfgExtracted___h7d703271__0))
                        ? (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu__DOT__adder_out)
                        : VL_SHIFTRS_III(32,32,5, vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu_if.__PVT__port_a, 
                                         (0x1fU & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu_if.__PVT__port_b)))
                    : ((1U & (IData)(vlSelf->CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu__DOT___VdfgExtracted___h7d703271__0))
                        ? (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu_if.__PVT__port_a 
                           >> (0x1fU & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu_if.__PVT__port_b))
                        : (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu_if.__PVT__port_a 
                           << (0x1fU & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu_if.__PVT__port_b))))));
    if ((0U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
        if ((((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__suppress_iren)) 
              & (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__hit)) 
             & (~ (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__ifence_pulse)))) {
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_last_used 
                = (((~ ((IData)(1U) << (1U & (vlSelf->__PVT__CORE__DOT__pipeline__DOT__fetch_stage_i__DOT__pc 
                                              >> 3U)))) 
                    & (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_last_used)) 
                   | (3U & ((1U & (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__hit_idx)) 
                            << (1U & (vlSelf->__PVT__CORE__DOT__pipeline__DOT__fetch_stage_i__DOT__pc 
                                      >> 3U)))));
            vlSymsp->TOP__top_core__CORE__DOT__tspp_icache_gen_bus_if.__PVT__rdata 
                = (IData)((vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__hit_data 
                           >> (0x20U & (vlSelf->__PVT__CORE__DOT__pipeline__DOT__fetch_stage_i__DOT__pc 
                                        << 3U))));
            vlSymsp->TOP__top_core__CORE__DOT__tspp_icache_gen_bus_if.__PVT__busy = 0U;
        } else if (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__pass_through) {
            vlSymsp->TOP__top_core__CORE__DOT__tspp_icache_gen_bus_if.__PVT__rdata 
                = vlSymsp->TOP.rdata;
            vlSymsp->TOP__top_core__CORE__DOT__tspp_icache_gen_bus_if.__PVT__busy 
                = vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__busy;
        }
    }
    vlSelf->__PVT__CORE__DOT__pipeline__DOT__hazard_unit_i__DOT__wait_for_imem 
        = ((IData)(vlSymsp->TOP__top_core__CORE__DOT__tspp_icache_gen_bus_if.__PVT__busy) 
           & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__suppress_iren)));
    if ((0U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
        if ((1U & (~ (((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__suppress_iren)) 
                       & (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__hit)) 
                      & (~ (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__ifence_pulse)))))) {
            if (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__pass_through) {
                vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__byte_en = 0xfU;
                vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__wen = 0U;
            }
        }
    } else if ((1U != vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
        if ((2U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
            vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__wen = 1U;
            if ((2U == (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num))) {
                vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__wen = 0U;
            }
        } else if ((3U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
            if ((((0x173U >= (0x1ffU & ((IData)(0x5cU) 
                                        + ((IData)(0x5dU) 
                                           * (3U & 
                                              ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                               >> 1U)))))) 
                  & (vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vcellout__SRAM____pinNumber4[
                     (0xfU & (((IData)(0x5cU) + ((IData)(0x5dU) 
                                                 * 
                                                 (3U 
                                                  & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                     >> 1U)))) 
                              >> 5U))] >> (0x1fU & 
                                           ((IData)(0x5cU) 
                                            + ((IData)(0x5dU) 
                                               * (3U 
                                                  & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                     >> 1U))))))) 
                 & ((0x173U >= (0x1ffU & ((IData)(0x5bU) 
                                          + ((IData)(0x5dU) 
                                             * (3U 
                                                & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                   >> 1U)))))) 
                    & (vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vcellout__SRAM____pinNumber4[
                       (0xfU & (((IData)(0x5bU) + ((IData)(0x5dU) 
                                                   * 
                                                   (3U 
                                                    & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                       >> 1U)))) 
                                >> 5U))] >> (0x1fU 
                                             & ((IData)(0x5bU) 
                                                + ((IData)(0x5dU) 
                                                   * 
                                                   (3U 
                                                    & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                       >> 1U))))))))) {
                vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__wen = 1U;
            }
        }
    }
    vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__wen 
        = ((0U != vlSelf->__PVT__CORE__DOT__mc__DOT__current_state) 
           & ((1U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state)
               ? (IData)(vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__wen)
               : ((2U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state)
                   ? (IData)(vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__wen)
                   : ((3U != vlSelf->__PVT__CORE__DOT__mc__DOT__current_state) 
                      & ((4U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state)
                          ? (IData)(vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__wen)
                          : ((5U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state) 
                             & (IData)(vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__wen)))))));
    if ((0U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
        if ((1U & (~ (((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__suppress_iren)) 
                       & (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__hit)) 
                      & (~ (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__ifence_pulse)))))) {
            if (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__pass_through) {
                vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__addr 
                    = vlSelf->__PVT__CORE__DOT__pipeline__DOT__fetch_stage_i__DOT__pc;
                vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__ren 
                    = (1U & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__suppress_iren)));
            }
        }
    } else if ((1U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
        vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__addr 
            = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__read_addr;
        vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__ren = 1U;
        if ((2U == (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num))) {
            vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__ren = 0U;
        }
    } else if ((2U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
        vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__addr 
            = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__read_addr;
    } else if ((3U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
        if ((((0x173U >= (0x1ffU & ((IData)(0x5cU) 
                                    + ((IData)(0x5dU) 
                                       * (3U & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                >> 1U)))))) 
              & (vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vcellout__SRAM____pinNumber4[
                 (0xfU & (((IData)(0x5cU) + ((IData)(0x5dU) 
                                             * (3U 
                                                & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                   >> 1U)))) 
                          >> 5U))] >> (0x1fU & ((IData)(0x5cU) 
                                                + ((IData)(0x5dU) 
                                                   * 
                                                   (3U 
                                                    & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                       >> 1U))))))) 
             & ((0x173U >= (0x1ffU & ((IData)(0x5bU) 
                                      + ((IData)(0x5dU) 
                                         * (3U & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                  >> 1U)))))) 
                & (vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vcellout__SRAM____pinNumber4[
                   (0xfU & (((IData)(0x5bU) + ((IData)(0x5dU) 
                                               * (3U 
                                                  & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                     >> 1U)))) 
                            >> 5U))] >> (0x1fU & ((IData)(0x5bU) 
                                                  + 
                                                  ((IData)(0x5dU) 
                                                   * 
                                                   (3U 
                                                    & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                       >> 1U))))))))) {
            vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__addr 
                = ((((0x173U >= (0x1ffU & ((IData)(0x40U) 
                                           + ((IData)(0x5dU) 
                                              * (3U 
                                                 & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                    >> 1U))))))
                      ? (0x7ffffffU & (((0U == (0x1fU 
                                                & ((IData)(0x40U) 
                                                   + 
                                                   ((IData)(0x5dU) 
                                                    * 
                                                    (3U 
                                                     & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                        >> 1U))))))
                                         ? 0U : (vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vcellout__SRAM____pinNumber4[
                                                 (((IData)(0x1aU) 
                                                   + 
                                                   (0x1ffU 
                                                    & ((IData)(0x40U) 
                                                       + 
                                                       ((IData)(0x5dU) 
                                                        * 
                                                        (3U 
                                                         & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                            >> 1U)))))) 
                                                  >> 5U)] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x40U) 
                                                      + 
                                                      ((IData)(0x5dU) 
                                                       * 
                                                       (3U 
                                                        & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                           >> 1U)))))))) 
                                       | (vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vcellout__SRAM____pinNumber4[
                                          (0xfU & (
                                                   ((IData)(0x40U) 
                                                    + 
                                                    ((IData)(0x5dU) 
                                                     * 
                                                     (3U 
                                                      & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                         >> 1U)))) 
                                                   >> 5U))] 
                                          >> (0x1fU 
                                              & ((IData)(0x40U) 
                                                 + 
                                                 ((IData)(0x5dU) 
                                                  * 
                                                  (3U 
                                                   & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                      >> 1U))))))))
                      : 0U) << 5U) | ((0x18U & (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx)) 
                                      | (4U & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                               << 2U))));
        }
    }
    vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__ren 
        = ((0U != vlSelf->__PVT__CORE__DOT__mc__DOT__current_state) 
           & ((1U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state)
               ? (IData)(vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__ren)
               : ((2U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state)
                   ? (IData)(vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__ren)
                   : ((3U != vlSelf->__PVT__CORE__DOT__mc__DOT__current_state) 
                      & ((4U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state)
                          ? (IData)(vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__ren)
                          : ((5U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state) 
                             & (IData)(vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__ren)))))));
    if ((0U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state)) {
        vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__byte_en 
            = vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__byte_en;
        vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__addr = 0U;
        vlSelf->__PVT__CORE__DOT__mc__DOT__next_state 
            = (((IData)(vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__ren) 
                | (IData)(vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__wen))
                ? 4U : ((IData)(vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__ren)
                         ? 1U : 0U));
    } else if ((1U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state)) {
        vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__byte_en 
            = vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__byte_en;
        vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__addr 
            = vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__addr;
        vlSelf->__PVT__CORE__DOT__mc__DOT__next_state 
            = ((IData)(vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__ren)
                ? (((IData)(vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__ren) 
                    | (IData)(vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__wen))
                    ? 2U : 3U) : 0U);
    } else if ((2U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state)) {
        vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__byte_en 
            = vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__byte_en;
        vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__addr 
            = vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__addr;
        vlSelf->__PVT__CORE__DOT__mc__DOT__next_state 
            = ((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__busy)
                ? 2U : 6U);
    } else {
        if ((3U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state)) {
            vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__byte_en 
                = vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__byte_en;
            vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__addr = 0U;
        } else {
            vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__byte_en 
                = vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__byte_en;
            vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__addr 
                = ((4U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state)
                    ? vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__addr
                    : ((5U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state)
                        ? vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__addr
                        : 0U));
        }
        vlSelf->__PVT__CORE__DOT__mc__DOT__next_state 
            = ((4U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state)
                ? ((IData)(vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__ren)
                    ? 5U : 6U) : ((5U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state)
                                   ? ((1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__ren)) 
                                             & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__busy))))
                                       ? 0U : ((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__busy)
                                                ? 5U
                                                : 3U))
                                   : ((3U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state)
                                       ? ((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__busy)
                                           ? (((IData)(vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__ren) 
                                               | (IData)(vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__wen))
                                               ? 2U
                                               : ((IData)(vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__ren)
                                                   ? 3U
                                                   : 0U))
                                           : (((IData)(vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__ren) 
                                               | (IData)(vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__wen))
                                               ? 4U
                                               : 0U))
                                       : ((6U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state)
                                           ? ((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__busy)
                                               ? ((IData)(vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__ren)
                                                   ? 5U
                                                   : 6U)
                                               : ((IData)(vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__ren)
                                                   ? 1U
                                                   : 0U))
                                           : 0U))));
    }
    __Vilp = 0U;
    while ((__Vilp <= 0x2eU)) {
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__n_sramMemory[__Vilp] 
            = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__sramMemory[__Vilp];
        __Vilp = ((IData)(1U) + __Vilp);
    }
    if ((0U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_read_addr 
            = vlSelf->__PVT__CORE__DOT__pipeline__DOT__fetch_stage_i__DOT__pc;
        if ((1U & (~ (((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__suppress_iren)) 
                       & (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__hit)) 
                      & (~ (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__ifence_pulse)))))) {
            if ((1U & (~ (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__pass_through)))) {
                if ((1U & ((((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__suppress_iren)) 
                             & (~ (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__hit))) 
                            & (~ ((0x173U >= (0x1ffU 
                                              & ((IData)(0x5bU) 
                                                 + 
                                                 ((IData)(0x5dU) 
                                                  * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))))) 
                                  & (vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vcellout__SRAM____pinNumber4[
                                     (0xfU & (((IData)(0x5bU) 
                                               + ((IData)(0x5dU) 
                                                  * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))) 
                                              >> 5U))] 
                                     >> (0x1fU & ((IData)(0x5bU) 
                                                  + 
                                                  ((IData)(0x5dU) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx)))))))) 
                           & (~ (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__pass_through))))) {
                    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_decoded_req_addr 
                        = vlSelf->__PVT__CORE__DOT__pipeline__DOT__fetch_stage_i__DOT__pc;
                    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_read_addr 
                        = (0xfffffff8U & vlSelf->__PVT__CORE__DOT__pipeline__DOT__fetch_stage_i__DOT__pc);
                } else if (((((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__suppress_iren)) 
                              & (~ (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__hit))) 
                             & ((0x173U >= (0x1ffU 
                                            & ((IData)(0x5bU) 
                                               + ((IData)(0x5dU) 
                                                  * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))))) 
                                & (vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vcellout__SRAM____pinNumber4[
                                   (0xfU & (((IData)(0x5bU) 
                                             + ((IData)(0x5dU) 
                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))) 
                                            >> 5U))] 
                                   >> (0x1fU & ((IData)(0x5bU) 
                                                + ((IData)(0x5dU) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))))))) 
                            & (~ (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__pass_through)))) {
                    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_decoded_req_addr 
                        = vlSelf->__PVT__CORE__DOT__pipeline__DOT__fetch_stage_i__DOT__pc;
                    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_read_addr 
                        = ((((0x173U >= (0x1ffU & ((IData)(0x40U) 
                                                   + 
                                                   ((IData)(0x5dU) 
                                                    * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx)))))
                              ? (0x7ffffffU & (((0U 
                                                 == 
                                                 (0x1fU 
                                                  & ((IData)(0x40U) 
                                                     + 
                                                     ((IData)(0x5dU) 
                                                      * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx)))))
                                                 ? 0U
                                                 : 
                                                (vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vcellout__SRAM____pinNumber4[
                                                 (((IData)(0x1aU) 
                                                   + 
                                                   (0x1ffU 
                                                    & ((IData)(0x40U) 
                                                       + 
                                                       ((IData)(0x5dU) 
                                                        * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))))) 
                                                  >> 5U)] 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x40U) 
                                                      + 
                                                      ((IData)(0x5dU) 
                                                       * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))))))) 
                                               | (vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vcellout__SRAM____pinNumber4[
                                                  (0xfU 
                                                   & (((IData)(0x40U) 
                                                       + 
                                                       ((IData)(0x5dU) 
                                                        * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))) 
                                                      >> 5U))] 
                                                  >> 
                                                  (0x1fU 
                                                   & ((IData)(0x40U) 
                                                      + 
                                                      ((IData)(0x5dU) 
                                                       * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx)))))))
                              : 0U) << 5U) | (0x18U 
                                              & vlSelf->__PVT__CORE__DOT__pipeline__DOT__fetch_stage_i__DOT__pc));
                }
            }
        }
    } else if ((1U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
        vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_h325132d4__0 = 0U;
        vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_hbf233a89__0 = 0U;
        if ((0x173U >= (0x1ffU & ((IData)(0x5cU) + 
                                  ((IData)(0x5dU) * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx)))))) {
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[(0xfU 
                                                                                & (((IData)(0x5cU) 
                                                                                + 
                                                                                ((IData)(0x5dU) 
                                                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))) 
                                                                                >> 5U))] 
                = (((~ ((IData)(1U) << (0x1fU & ((IData)(0x5cU) 
                                                 + 
                                                 ((IData)(0x5dU) 
                                                  * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx)))))) 
                    & vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[
                    (0xfU & (((IData)(0x5cU) + ((IData)(0x5dU) 
                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))) 
                             >> 5U))]) | ((IData)(vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_h325132d4__0) 
                                          << (0x1fU 
                                              & ((IData)(0x5cU) 
                                                 + 
                                                 ((IData)(0x5dU) 
                                                  * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))))));
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[(0xfU 
                                                                                & (((IData)(0x5cU) 
                                                                                + 
                                                                                ((IData)(0x5dU) 
                                                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))) 
                                                                                >> 5U))] 
                = (((~ ((IData)(1U) << (0x1fU & ((IData)(0x5cU) 
                                                 + 
                                                 ((IData)(0x5dU) 
                                                  * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx)))))) 
                    & vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[
                    (0xfU & (((IData)(0x5cU) + ((IData)(0x5dU) 
                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))) 
                             >> 5U))]) | ((IData)(vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_hbf233a89__0) 
                                          << (0x1fU 
                                              & ((IData)(0x5cU) 
                                                 + 
                                                 ((IData)(0x5dU) 
                                                  * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))))));
        }
        if ((2U == (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num))) {
            vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_hbf233a89__1 = 1U;
            vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_h003574db__0 
                = (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__decoded_req_addr 
                   >> 5U);
            if ((0x173U >= (0x1ffU & ((IData)(0x5cU) 
                                      + ((IData)(0x5dU) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx)))))) {
                vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[(0xfU 
                                                                                & (((IData)(0x5cU) 
                                                                                + 
                                                                                ((IData)(0x5dU) 
                                                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x5cU) 
                                             + ((IData)(0x5dU) 
                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx)))))) 
                        & vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[
                        (0xfU & (((IData)(0x5cU) + 
                                  ((IData)(0x5dU) * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))) 
                                 >> 5U))]) | ((IData)(vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_hbf233a89__1) 
                                              << (0x1fU 
                                                  & ((IData)(0x5cU) 
                                                     + 
                                                     ((IData)(0x5dU) 
                                                      * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))))));
                vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_h325132d4__1 = 0U;
                vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[(0xfU 
                                                                                & (((IData)(0x5cU) 
                                                                                + 
                                                                                ((IData)(0x5dU) 
                                                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x5cU) 
                                             + ((IData)(0x5dU) 
                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx)))))) 
                        & vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[
                        (0xfU & (((IData)(0x5cU) + 
                                  ((IData)(0x5dU) * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))) 
                                 >> 5U))]) | ((IData)(vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_h325132d4__1) 
                                              << (0x1fU 
                                                  & ((IData)(0x5cU) 
                                                     + 
                                                     ((IData)(0x5dU) 
                                                      * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))))));
            } else {
                vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_h325132d4__1 = 0U;
            }
            vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_h7d1a0219__0 = 0U;
            if ((0x173U >= (0x1ffU & ((IData)(0x40U) 
                                      + ((IData)(0x5dU) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx)))))) {
                VL_ASSIGNSEL_WI(372,27,(0x1ffU & ((IData)(0x40U) 
                                                  + 
                                                  ((IData)(0x5dU) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite, vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_h003574db__0);
                VL_ASSIGNSEL_WI(372,27,(0x1ffU & ((IData)(0x40U) 
                                                  + 
                                                  ((IData)(0x5dU) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask, vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_h7d1a0219__0);
            }
        }
        if (((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__busy)) 
             & (2U != (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num)))) {
            vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_hb7f2d31d__0 
                = vlSymsp->TOP.rdata;
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_read_addr 
                = ((IData)(4U) + vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__read_addr);
            vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_he3f90764__0 = 0U;
            if ((0x173U >= (0x1ffU & (((IData)(0x5dU) 
                                       * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx)) 
                                      + (0x3fU & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num) 
                                                  << 5U)))))) {
                VL_ASSIGNSEL_WI(372,32,(0x1ffU & (((IData)(0x5dU) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx)) 
                                                  + 
                                                  (0x3fU 
                                                   & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num) 
                                                      << 5U)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite, vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_hb7f2d31d__0);
                VL_ASSIGNSEL_WI(372,32,(0x1ffU & (((IData)(0x5dU) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx)) 
                                                  + 
                                                  (0x3fU 
                                                   & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num) 
                                                      << 5U)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask, vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_he3f90764__0);
            }
        }
    } else if ((2U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
        vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__wdata 
            = ((0x173U >= (0x1ffU & (((IData)(0x5dU) 
                                      * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx)) 
                                     + (0x3fU & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num) 
                                                 << 5U)))))
                ? (((0U == (0x1fU & (((IData)(0x5dU) 
                                      * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx)) 
                                     + (0x3fU & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num) 
                                                 << 5U)))))
                     ? 0U : (vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vcellout__SRAM____pinNumber4[
                             (((IData)(0x1fU) + (0x1ffU 
                                                 & (((IData)(0x5dU) 
                                                     * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx)) 
                                                    + 
                                                    (0x3fU 
                                                     & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num) 
                                                        << 5U))))) 
                              >> 5U)] << ((IData)(0x20U) 
                                          - (0x1fU 
                                             & (((IData)(0x5dU) 
                                                 * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx)) 
                                                + (0x3fU 
                                                   & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num) 
                                                      << 5U))))))) 
                   | (vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vcellout__SRAM____pinNumber4[
                      (0xfU & ((((IData)(0x5dU) * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx)) 
                                + (0x3fU & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num) 
                                            << 5U))) 
                               >> 5U))] >> (0x1fU & 
                                            (((IData)(0x5dU) 
                                              * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx)) 
                                             + (0x3fU 
                                                & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num) 
                                                   << 5U))))))
                : 0U);
        if (((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__busy)) 
             & (2U != (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num)))) {
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_read_addr 
                = ((IData)(4U) + vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__read_addr);
        }
        if ((2U == (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num))) {
            vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_hbe55c246__0 = 0U;
            vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_h325527b6__0 = 0U;
            if ((0x173U >= (0x1ffU & ((IData)(0x5bU) 
                                      + ((IData)(0x5dU) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx)))))) {
                vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[(0xfU 
                                                                                & (((IData)(0x5bU) 
                                                                                + 
                                                                                ((IData)(0x5dU) 
                                                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x5bU) 
                                             + ((IData)(0x5dU) 
                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx)))))) 
                        & vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[
                        (0xfU & (((IData)(0x5bU) + 
                                  ((IData)(0x5dU) * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))) 
                                 >> 5U))]) | ((IData)(vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_hbe55c246__0) 
                                              << (0x1fU 
                                                  & ((IData)(0x5bU) 
                                                     + 
                                                     ((IData)(0x5dU) 
                                                      * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))))));
                vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[(0xfU 
                                                                                & (((IData)(0x5bU) 
                                                                                + 
                                                                                ((IData)(0x5dU) 
                                                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))) 
                                                                                >> 5U))] 
                    = (((~ ((IData)(1U) << (0x1fU & 
                                            ((IData)(0x5bU) 
                                             + ((IData)(0x5dU) 
                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx)))))) 
                        & vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[
                        (0xfU & (((IData)(0x5bU) + 
                                  ((IData)(0x5dU) * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))) 
                                 >> 5U))]) | ((IData)(vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_h325527b6__0) 
                                              << (0x1fU 
                                                  & ((IData)(0x5bU) 
                                                     + 
                                                     ((IData)(0x5dU) 
                                                      * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))))));
            }
        }
    } else if ((3U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
        if ((((0x173U >= (0x1ffU & ((IData)(0x5cU) 
                                    + ((IData)(0x5dU) 
                                       * (3U & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                >> 1U)))))) 
              & (vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vcellout__SRAM____pinNumber4[
                 (0xfU & (((IData)(0x5cU) + ((IData)(0x5dU) 
                                             * (3U 
                                                & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                   >> 1U)))) 
                          >> 5U))] >> (0x1fU & ((IData)(0x5cU) 
                                                + ((IData)(0x5dU) 
                                                   * 
                                                   (3U 
                                                    & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                       >> 1U))))))) 
             & ((0x173U >= (0x1ffU & ((IData)(0x5bU) 
                                      + ((IData)(0x5dU) 
                                         * (3U & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                  >> 1U)))))) 
                & (vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vcellout__SRAM____pinNumber4[
                   (0xfU & (((IData)(0x5bU) + ((IData)(0x5dU) 
                                               * (3U 
                                                  & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                     >> 1U)))) 
                            >> 5U))] >> (0x1fU & ((IData)(0x5bU) 
                                                  + 
                                                  ((IData)(0x5dU) 
                                                   * 
                                                   (3U 
                                                    & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                       >> 1U))))))))) {
            vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__wdata 
                = ((0x173U >= (0x1ffU & (((IData)(0x5dU) 
                                          * (3U & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                   >> 1U))) 
                                         + (0x20U & 
                                            ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                             << 5U)))))
                    ? (((0U == (0x1fU & (((IData)(0x5dU) 
                                          * (3U & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                   >> 1U))) 
                                         + (0x20U & 
                                            ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                             << 5U)))))
                         ? 0U : (vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vcellout__SRAM____pinNumber4[
                                 (((IData)(0x1fU) + 
                                   (0x1ffU & (((IData)(0x5dU) 
                                               * (3U 
                                                  & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                     >> 1U))) 
                                              + (0x20U 
                                                 & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                    << 5U))))) 
                                  >> 5U)] << ((IData)(0x20U) 
                                              - (0x1fU 
                                                 & (((IData)(0x5dU) 
                                                     * 
                                                     (3U 
                                                      & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                         >> 1U))) 
                                                    + 
                                                    (0x20U 
                                                     & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                        << 5U))))))) 
                       | (vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vcellout__SRAM____pinNumber4[
                          (0xfU & ((((IData)(0x5dU) 
                                     * (3U & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                              >> 1U))) 
                                    + (0x20U & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                << 5U))) 
                                   >> 5U))] >> (0x1fU 
                                                & (((IData)(0x5dU) 
                                                    * 
                                                    (3U 
                                                     & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                        >> 1U))) 
                                                   + 
                                                   (0x20U 
                                                    & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                       << 5U))))))
                    : 0U);
            if ((1U & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__busy)))) {
                if ((1U & (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx))) {
                    vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_h0f1df81b__0[0U] = 0U;
                    vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_h0f1df81b__0[1U] = 0U;
                    vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_h0f1df81b__0[2U] = 0U;
                    vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_h1ee545ae__0[0U] = 0U;
                    vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_h1ee545ae__0[1U] = 0U;
                    vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_h1ee545ae__0[2U] = 0U;
                    if ((0x173U >= (0x1ffU & ((IData)(0x5dU) 
                                              * (3U 
                                                 & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                    >> 1U)))))) {
                        VL_ASSIGNSEL_WW(372,93,(0x1ffU 
                                                & ((IData)(0x5dU) 
                                                   * 
                                                   (3U 
                                                    & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                       >> 1U)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite, vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_h0f1df81b__0);
                        VL_ASSIGNSEL_WW(372,93,(0x1ffU 
                                                & ((IData)(0x5dU) 
                                                   * 
                                                   (3U 
                                                    & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                       >> 1U)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask, vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_h1ee545ae__0);
                    }
                }
            }
        } else {
            vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_h0f1df81b__1[0U] = 0U;
            vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_h0f1df81b__1[1U] = 0U;
            vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_h0f1df81b__1[2U] = 0U;
            vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_h1ee545ae__1[0U] = 0U;
            vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_h1ee545ae__1[1U] = 0U;
            vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_h1ee545ae__1[2U] = 0U;
            if ((0x173U >= (0x1ffU & ((IData)(0x5dU) 
                                      * (3U & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                               >> 1U)))))) {
                VL_ASSIGNSEL_WW(372,93,(0x1ffU & ((IData)(0x5dU) 
                                                  * 
                                                  (3U 
                                                   & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                      >> 1U)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite, vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_h0f1df81b__1);
                VL_ASSIGNSEL_WW(372,93,(0x1ffU & ((IData)(0x5dU) 
                                                  * 
                                                  (3U 
                                                   & ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx) 
                                                      >> 1U)))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask, vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vlvbound_h1ee545ae__1);
            }
        }
    }
    if (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWEN) {
        vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT____Vlvbound_h9e60dea4__0[0U] 
            = ((vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[0U] 
                & (~ vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[0U])) 
               | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[0U] 
                  & ((0x5cfU >= (0x7ffU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL))))
                      ? (((0U == (0x1fU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL))))
                           ? 0U : (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__sramMemory[
                                   ((IData)(1U) + (0x3fU 
                                                   & (((IData)(0x174U) 
                                                       * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x174U) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)))))) 
                         | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__sramMemory[
                            (0x3fU & (((IData)(0x174U) 
                                       * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)) 
                                      >> 5U))] >> (0x1fU 
                                                   & ((IData)(0x174U) 
                                                      * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)))))
                      : Vtop_core__ConstPool__CONST_h29f43d96_0[0U])));
        vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT____Vlvbound_h9e60dea4__0[1U] 
            = ((vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[1U] 
                & (~ vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[1U])) 
               | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[1U] 
                  & ((0x5cfU >= (0x7ffU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL))))
                      ? (((0U == (0x1fU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL))))
                           ? 0U : (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__sramMemory[
                                   ((IData)(2U) + (0x3fU 
                                                   & (((IData)(0x174U) 
                                                       * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x174U) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)))))) 
                         | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__sramMemory[
                            ((IData)(1U) + (0x3fU & 
                                            (((IData)(0x174U) 
                                              * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)) 
                                             >> 5U)))] 
                            >> (0x1fU & ((IData)(0x174U) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)))))
                      : Vtop_core__ConstPool__CONST_h29f43d96_0[1U])));
        vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT____Vlvbound_h9e60dea4__0[2U] 
            = ((vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[2U] 
                & (~ vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[2U])) 
               | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[2U] 
                  & ((0x5cfU >= (0x7ffU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL))))
                      ? (((0U == (0x1fU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL))))
                           ? 0U : (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__sramMemory[
                                   ((IData)(3U) + (0x3fU 
                                                   & (((IData)(0x174U) 
                                                       * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x174U) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)))))) 
                         | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__sramMemory[
                            ((IData)(2U) + (0x3fU & 
                                            (((IData)(0x174U) 
                                              * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)) 
                                             >> 5U)))] 
                            >> (0x1fU & ((IData)(0x174U) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)))))
                      : Vtop_core__ConstPool__CONST_h29f43d96_0[2U])));
        vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT____Vlvbound_h9e60dea4__0[3U] 
            = ((vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[3U] 
                & (~ vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[3U])) 
               | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[3U] 
                  & ((0x5cfU >= (0x7ffU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL))))
                      ? (((0U == (0x1fU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL))))
                           ? 0U : (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__sramMemory[
                                   ((IData)(4U) + (0x3fU 
                                                   & (((IData)(0x174U) 
                                                       * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x174U) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)))))) 
                         | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__sramMemory[
                            ((IData)(3U) + (0x3fU & 
                                            (((IData)(0x174U) 
                                              * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)) 
                                             >> 5U)))] 
                            >> (0x1fU & ((IData)(0x174U) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)))))
                      : Vtop_core__ConstPool__CONST_h29f43d96_0[3U])));
        vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT____Vlvbound_h9e60dea4__0[4U] 
            = ((vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[4U] 
                & (~ vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[4U])) 
               | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[4U] 
                  & ((0x5cfU >= (0x7ffU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL))))
                      ? (((0U == (0x1fU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL))))
                           ? 0U : (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__sramMemory[
                                   ((IData)(5U) + (0x3fU 
                                                   & (((IData)(0x174U) 
                                                       * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x174U) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)))))) 
                         | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__sramMemory[
                            ((IData)(4U) + (0x3fU & 
                                            (((IData)(0x174U) 
                                              * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)) 
                                             >> 5U)))] 
                            >> (0x1fU & ((IData)(0x174U) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)))))
                      : Vtop_core__ConstPool__CONST_h29f43d96_0[4U])));
        vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT____Vlvbound_h9e60dea4__0[5U] 
            = ((vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[5U] 
                & (~ vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[5U])) 
               | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[5U] 
                  & ((0x5cfU >= (0x7ffU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL))))
                      ? (((0U == (0x1fU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL))))
                           ? 0U : (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__sramMemory[
                                   ((IData)(6U) + (0x3fU 
                                                   & (((IData)(0x174U) 
                                                       * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x174U) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)))))) 
                         | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__sramMemory[
                            ((IData)(5U) + (0x3fU & 
                                            (((IData)(0x174U) 
                                              * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)) 
                                             >> 5U)))] 
                            >> (0x1fU & ((IData)(0x174U) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)))))
                      : Vtop_core__ConstPool__CONST_h29f43d96_0[5U])));
        vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT____Vlvbound_h9e60dea4__0[6U] 
            = ((vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[6U] 
                & (~ vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[6U])) 
               | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[6U] 
                  & ((0x5cfU >= (0x7ffU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL))))
                      ? (((0U == (0x1fU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL))))
                           ? 0U : (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__sramMemory[
                                   ((IData)(7U) + (0x3fU 
                                                   & (((IData)(0x174U) 
                                                       * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x174U) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)))))) 
                         | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__sramMemory[
                            ((IData)(6U) + (0x3fU & 
                                            (((IData)(0x174U) 
                                              * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)) 
                                             >> 5U)))] 
                            >> (0x1fU & ((IData)(0x174U) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)))))
                      : Vtop_core__ConstPool__CONST_h29f43d96_0[6U])));
        vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT____Vlvbound_h9e60dea4__0[7U] 
            = ((vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[7U] 
                & (~ vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[7U])) 
               | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[7U] 
                  & ((0x5cfU >= (0x7ffU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL))))
                      ? (((0U == (0x1fU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL))))
                           ? 0U : (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__sramMemory[
                                   ((IData)(8U) + (0x3fU 
                                                   & (((IData)(0x174U) 
                                                       * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x174U) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)))))) 
                         | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__sramMemory[
                            ((IData)(7U) + (0x3fU & 
                                            (((IData)(0x174U) 
                                              * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)) 
                                             >> 5U)))] 
                            >> (0x1fU & ((IData)(0x174U) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)))))
                      : Vtop_core__ConstPool__CONST_h29f43d96_0[7U])));
        vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT____Vlvbound_h9e60dea4__0[8U] 
            = ((vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[8U] 
                & (~ vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[8U])) 
               | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[8U] 
                  & ((0x5cfU >= (0x7ffU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL))))
                      ? (((0U == (0x1fU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL))))
                           ? 0U : (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__sramMemory[
                                   ((IData)(9U) + (0x3fU 
                                                   & (((IData)(0x174U) 
                                                       * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)) 
                                                      >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x174U) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)))))) 
                         | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__sramMemory[
                            ((IData)(8U) + (0x3fU & 
                                            (((IData)(0x174U) 
                                              * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)) 
                                             >> 5U)))] 
                            >> (0x1fU & ((IData)(0x174U) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)))))
                      : Vtop_core__ConstPool__CONST_h29f43d96_0[8U])));
        vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT____Vlvbound_h9e60dea4__0[9U] 
            = ((vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[9U] 
                & (~ vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[9U])) 
               | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[9U] 
                  & ((0x5cfU >= (0x7ffU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL))))
                      ? (((0U == (0x1fU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL))))
                           ? 0U : (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__sramMemory[
                                   ((IData)(0xaU) + 
                                    (0x3fU & (((IData)(0x174U) 
                                               * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)) 
                                              >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x174U) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)))))) 
                         | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__sramMemory[
                            ((IData)(9U) + (0x3fU & 
                                            (((IData)(0x174U) 
                                              * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)) 
                                             >> 5U)))] 
                            >> (0x1fU & ((IData)(0x174U) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)))))
                      : Vtop_core__ConstPool__CONST_h29f43d96_0[9U])));
        vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT____Vlvbound_h9e60dea4__0[0xaU] 
            = ((vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[0xaU] 
                & (~ vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[0xaU])) 
               | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[0xaU] 
                  & ((0x5cfU >= (0x7ffU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL))))
                      ? (((0U == (0x1fU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL))))
                           ? 0U : (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__sramMemory[
                                   ((IData)(0xbU) + 
                                    (0x3fU & (((IData)(0x174U) 
                                               * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)) 
                                              >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x174U) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)))))) 
                         | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__sramMemory[
                            ((IData)(0xaU) + (0x3fU 
                                              & (((IData)(0x174U) 
                                                  * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)) 
                                                 >> 5U)))] 
                            >> (0x1fU & ((IData)(0x174U) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)))))
                      : Vtop_core__ConstPool__CONST_h29f43d96_0[0xaU])));
        vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT____Vlvbound_h9e60dea4__0[0xbU] 
            = ((vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramWrite[0xbU] 
                & (~ vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[0xbU])) 
               | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramMask[0xbU] 
                  & ((0x5cfU >= (0x7ffU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL))))
                      ? (((0U == (0x1fU & ((IData)(0x174U) 
                                           * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL))))
                           ? 0U : (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__sramMemory[
                                   ((IData)(0xcU) + 
                                    (0x3fU & (((IData)(0x174U) 
                                               * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)) 
                                              >> 5U)))] 
                                   << ((IData)(0x20U) 
                                       - (0x1fU & ((IData)(0x174U) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)))))) 
                         | (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__sramMemory[
                            ((IData)(0xbU) + (0x3fU 
                                              & (((IData)(0x174U) 
                                                  * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)) 
                                                 >> 5U)))] 
                            >> (0x1fU & ((IData)(0x174U) 
                                         * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL)))))
                      : Vtop_core__ConstPool__CONST_h29f43d96_0[0xbU])));
        if ((0x5cfU >= (0x7ffU & ((IData)(0x174U) * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL))))) {
            VL_ASSIGNSEL_WW(1488,372,(0x7ffU & ((IData)(0x174U) 
                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__sramSEL))), vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__n_sramMemory, vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT____Vlvbound_h9e60dea4__0);
        }
    }
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_state 
        = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state;
    if ((0U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
        if (((((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__suppress_iren)) 
               & (~ (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__hit))) 
              & ((0x173U >= (0x1ffU & ((IData)(0x5bU) 
                                       + ((IData)(0x5dU) 
                                          * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))))) 
                 & (vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vcellout__SRAM____pinNumber4[
                    (0xfU & (((IData)(0x5bU) + ((IData)(0x5dU) 
                                                * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))) 
                             >> 5U))] >> (0x1fU & ((IData)(0x5bU) 
                                                   + 
                                                   ((IData)(0x5dU) 
                                                    * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))))))) 
             & (~ (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__pass_through)))) {
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_state = 2U;
        } else if ((1U & ((((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__suppress_iren)) 
                            & (~ (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__hit))) 
                           & (~ ((0x173U >= (0x1ffU 
                                             & ((IData)(0x5bU) 
                                                + ((IData)(0x5dU) 
                                                   * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))))) 
                                 & (vlSelf->CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT____Vcellout__SRAM____pinNumber4[
                                    (0xfU & (((IData)(0x5bU) 
                                              + ((IData)(0x5dU) 
                                                 * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx))) 
                                             >> 5U))] 
                                    >> (0x1fU & ((IData)(0x5bU) 
                                                 + 
                                                 ((IData)(0x5dU) 
                                                  * (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__ridx)))))))) 
                          & (~ (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__pass_through))))) {
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_state = 1U;
        }
    } else if ((1U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
        if ((vlSelf->__PVT__CORE__DOT__pipeline__DOT__fetch_stage_i__DOT__pc 
             != vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__decoded_req_addr)) {
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_state = 0U;
        } else if ((2U == (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num))) {
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_state = 0U;
        }
    } else if ((2U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
        if ((vlSelf->__PVT__CORE__DOT__pipeline__DOT__fetch_stage_i__DOT__pc 
             != vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__decoded_req_addr)) {
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_state = 0U;
        } else if ((2U == (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num))) {
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_state = 1U;
        }
    } else if ((3U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
        if (vlSelf->CORE__DOT__sep_caches__DOT____Vcellout__genblk2__DOT__icache__flush_done) {
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_state = 0U;
        }
    }
    if (vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__ifence_pulse) {
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_state = 3U;
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_state = 3U;
    }
    vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__ex_mem_flush 
        = (((IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__hazard_unit_i__DOT__ex_flush_hazard) 
            | (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__hazard_unit_i__DOT__branch_jump)) 
           | ((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__if_ex_stall) 
              & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__ex_mem_stall))));
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__cf_next 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__cycles_full;
    if ((1U & (~ vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounterinhibit))) {
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__cf_next 
            = (1ULL + vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__cycles_full);
    }
    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__inject_mcycle) {
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__cf_next 
            = (((QData)((IData)((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__cycles_full 
                                 >> 0x20U))) << 0x20U) 
               | (QData)((IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__nxt_csr_val)));
    }
    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__inject_mcycleh) {
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__cf_next 
            = (((QData)((IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__nxt_csr_val)) 
                << 0x20U) | (QData)((IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__cycles_full)));
    }
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[0U] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[1U] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[2U] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[3U] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[4U] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[5U] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[6U] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[7U] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[8U] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[9U] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[0xaU] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[0xbU] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[0xcU] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[0xdU] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[0xeU] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[0xfU] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_cfg[0U] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[0U];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_cfg[1U] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[1U];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_cfg[2U] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[2U];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_cfg[3U] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[3U];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__nxt_csr_val;
    if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__csr_active) {
        if ((0x3a0U != (0xffcU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                  >> 1U)))) {
            if ((0x3b0U == (0xff0U & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                      >> 1U)))) {
                if ((1U & (~ (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[
                              (3U & (((IData)(7U) + 
                                      ((0x60U & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                 << 2U)) 
                                       + (0x18U & (
                                                   vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                   << 2U)))) 
                                     >> 5U))] >> (0x1fU 
                                                  & ((IData)(7U) 
                                                     + 
                                                     ((0x60U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                          << 2U)) 
                                                      + 
                                                      (0x18U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                          << 2U))))))))) {
                    if ((0xfU != (0xfU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                          >> 1U)))) {
                        if ((1U != (3U & (((0U == (0x1fU 
                                                   & ((IData)(3U) 
                                                      + 
                                                      ((0x60U 
                                                        & (((IData)(1U) 
                                                            + 
                                                            (0xfU 
                                                             & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                                >> 1U))) 
                                                           << 3U)) 
                                                       + 
                                                       (0x18U 
                                                        & (((IData)(1U) 
                                                            + 
                                                            (0xfU 
                                                             & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                                >> 1U))) 
                                                           << 3U))))))
                                            ? 0U : 
                                           (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[
                                            (((IData)(1U) 
                                              + (0x7fU 
                                                 & ((IData)(3U) 
                                                    + 
                                                    ((0x60U 
                                                      & (((IData)(1U) 
                                                          + 
                                                          (0xfU 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                              >> 1U))) 
                                                         << 3U)) 
                                                     + 
                                                     (0x18U 
                                                      & (((IData)(1U) 
                                                          + 
                                                          (0xfU 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                              >> 1U))) 
                                                         << 3U)))))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(3U) 
                                                      + 
                                                      ((0x60U 
                                                        & (((IData)(1U) 
                                                            + 
                                                            (0xfU 
                                                             & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                                >> 1U))) 
                                                           << 3U)) 
                                                       + 
                                                       (0x18U 
                                                        & (((IData)(1U) 
                                                            + 
                                                            (0xfU 
                                                             & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                                >> 1U))) 
                                                           << 3U)))))))) 
                                          | (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[
                                             (3U & 
                                              (((IData)(3U) 
                                                + (
                                                   (0x60U 
                                                    & (((IData)(1U) 
                                                        + 
                                                        (0xfU 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                            >> 1U))) 
                                                       << 3U)) 
                                                   + 
                                                   (0x18U 
                                                    & (((IData)(1U) 
                                                        + 
                                                        (0xfU 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                            >> 1U))) 
                                                       << 3U)))) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & ((IData)(3U) 
                                                    + 
                                                    ((0x60U 
                                                      & (((IData)(1U) 
                                                          + 
                                                          (0xfU 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                              >> 1U))) 
                                                         << 3U)) 
                                                     + 
                                                     (0x18U 
                                                      & (((IData)(1U) 
                                                          + 
                                                          (0xfU 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                              >> 1U))) 
                                                         << 3U)))))))))) {
                            VL_ASSIGNSEL_WI(512,32,
                                            (0x1e0U 
                                             & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                << 4U)), vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr, vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__nxt_csr_val);
                        } else if ((1U & (~ (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[
                                             (3U & 
                                              (((IData)(7U) 
                                                + (
                                                   (0x60U 
                                                    & (((IData)(1U) 
                                                        + 
                                                        (0xfU 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                            >> 1U))) 
                                                       << 3U)) 
                                                   + 
                                                   (0x18U 
                                                    & (((IData)(1U) 
                                                        + 
                                                        (0xfU 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                            >> 1U))) 
                                                       << 3U)))) 
                                               >> 5U))] 
                                             >> (0x1fU 
                                                 & ((IData)(7U) 
                                                    + 
                                                    ((0x60U 
                                                      & (((IData)(1U) 
                                                          + 
                                                          (0xfU 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                              >> 1U))) 
                                                         << 3U)) 
                                                     + 
                                                     (0x18U 
                                                      & (((IData)(1U) 
                                                          + 
                                                          (0xfU 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                              >> 1U))) 
                                                         << 3U))))))))) {
                            VL_ASSIGNSEL_WI(512,32,
                                            (0x1e0U 
                                             & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                << 4U)), vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr, vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__nxt_csr_val);
                        }
                    }
                }
            }
        }
        if ((0x3a0U == (0xffcU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                  >> 1U)))) {
            vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg 
                = (0xffffff9fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg);
            vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg 
                = (0xffff9fffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg);
            vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg 
                = (0xff9fffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg);
            vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg 
                = (0x9fffffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg);
            if ((IData)((2U == (3U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg)))) {
                vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg 
                    = (0xfffffffdU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg);
            }
            if ((IData)((0x200U == (0x300U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg)))) {
                vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg 
                    = (0xfffffdffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg);
            }
            if ((IData)((0x20000U == (0x30000U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg)))) {
                vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg 
                    = (0xfffdffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg);
            }
            if ((IData)((0x2000000U == (0x3000000U 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg)))) {
                vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg 
                    = (0xfdffffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg);
            }
            if ((1U & (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[
                       (3U & (((IData)(7U) + (0x60U 
                                              & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                 << 4U))) 
                              >> 5U))] >> (0x1fU & 
                                           ((IData)(7U) 
                                            + (0x60U 
                                               & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                  << 4U))))))) {
                vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg 
                    = ((0xffffff00U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg) 
                       | (0xffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[
                          (3U & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                 >> 1U))]));
            }
            if ((1U & (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[
                       (3U & (((IData)(0xfU) + (0x60U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                   << 4U))) 
                              >> 5U))] >> (0x1fU & 
                                           ((IData)(0xfU) 
                                            + (0x60U 
                                               & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                  << 4U))))))) {
                vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg 
                    = ((0xffff00ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg) 
                       | (0xff00U & ((((0U == (0x1fU 
                                               & ((IData)(8U) 
                                                  + 
                                                  (0x60U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                      << 4U)))))
                                        ? 0U : (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[
                                                (((IData)(7U) 
                                                  + 
                                                  (0x7fU 
                                                   & ((IData)(8U) 
                                                      + 
                                                      (0x60U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                          << 4U))))) 
                                                 >> 5U)] 
                                                << 
                                                ((IData)(0x20U) 
                                                 - 
                                                 (0x1fU 
                                                  & ((IData)(8U) 
                                                     + 
                                                     (0x60U 
                                                      & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                         << 4U))))))) 
                                      | (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[
                                         (3U & (((IData)(8U) 
                                                 + 
                                                 (0x60U 
                                                  & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                     << 4U))) 
                                                >> 5U))] 
                                         >> (0x1fU 
                                             & ((IData)(8U) 
                                                + (0x60U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                      << 4U)))))) 
                                     << 8U)));
            }
            if ((1U & (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[
                       (3U & (((IData)(0x17U) + (0x60U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                    << 4U))) 
                              >> 5U))] >> (0x1fU & 
                                           ((IData)(0x17U) 
                                            + (0x60U 
                                               & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                  << 4U))))))) {
                vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg 
                    = ((0xff00ffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg) 
                       | (0xff0000U & ((((0U == (0x1fU 
                                                 & ((IData)(0x10U) 
                                                    + 
                                                    (0x60U 
                                                     & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                        << 4U)))))
                                          ? 0U : (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[
                                                  (((IData)(7U) 
                                                    + 
                                                    (0x7fU 
                                                     & ((IData)(0x10U) 
                                                        + 
                                                        (0x60U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                            << 4U))))) 
                                                   >> 5U)] 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x10U) 
                                                       + 
                                                       (0x60U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                           << 4U))))))) 
                                        | (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[
                                           (3U & (((IData)(0x10U) 
                                                   + 
                                                   (0x60U 
                                                    & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                       << 4U))) 
                                                  >> 5U))] 
                                           >> (0x1fU 
                                               & ((IData)(0x10U) 
                                                  + 
                                                  (0x60U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                      << 4U)))))) 
                                       << 0x10U)));
            }
            if ((1U & (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[
                       (3U & (((IData)(0x1fU) + (0x60U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                    << 4U))) 
                              >> 5U))] >> (0x1fU & 
                                           ((IData)(0x1fU) 
                                            + (0x60U 
                                               & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                  << 4U))))))) {
                vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg 
                    = ((0xffffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg) 
                       | ((((0U == (0x1fU & ((IData)(0x18U) 
                                             + (0x60U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                   << 4U)))))
                             ? 0U : (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[
                                     (((IData)(7U) 
                                       + (0x7fU & ((IData)(0x18U) 
                                                   + 
                                                   (0x60U 
                                                    & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                       << 4U))))) 
                                      >> 5U)] << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x18U) 
                                                      + 
                                                      (0x60U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                          << 4U))))))) 
                           | (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[
                              (3U & (((IData)(0x18U) 
                                      + (0x60U & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                  << 4U))) 
                                     >> 5U))] >> (0x1fU 
                                                  & ((IData)(0x18U) 
                                                     + 
                                                     (0x60U 
                                                      & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                                         << 4U)))))) 
                          << 0x18U));
            }
            VL_ASSIGNSEL_WI(128,32,(0x60U & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                             << 4U)), vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_cfg, vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__new_cfg);
        }
    }
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__if_next 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__instret_full;
    if ((1U & (~ (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounterinhibit 
                  >> 2U)))) {
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__if_next 
            = (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__instret_full 
               + (QData)((IData)(((((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__if_ex_stall)) 
                                    | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                                       >> 0xfU)) | 
                                   (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                                    >> 0x16U)) & (0U 
                                                  != 
                                                  ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[8U] 
                                                    << 0x1fU) 
                                                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U] 
                                                      >> 1U)))))));
    }
    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__inject_minstret) {
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__if_next 
            = (((QData)((IData)((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__instret_full 
                                 >> 0x20U))) << 0x20U) 
               | (QData)((IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__nxt_csr_val)));
    }
    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__inject_minstreth) {
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__if_next 
            = (((QData)((IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__nxt_csr_val)) 
                << 0x20U) | (QData)((IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__instret_full)));
    }
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[0U] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[0U];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[1U] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[1U];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[2U] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[2U];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[3U] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[3U];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[4U] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[4U];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[5U] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[5U];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[6U] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[6U];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[7U] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[7U];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[8U] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[8U];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[9U] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[9U];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[0xaU] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[0xaU];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[0xbU] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[0xbU];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[0xcU] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[0xcU];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[0xdU] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[0xdU];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[0xeU] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[0xeU];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[0xfU] 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[0xfU];
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__new_val 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__nxt_csr_val;
    if ((0xbcU == (0xffU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                            >> 5U)))) {
        if ((((~ (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_priv)) 
              & (IData)(vlSymsp->TOP__top_core__CORE__DOT__prv_pipe_if.__PVT__valid_write)) 
             & (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation))) {
            if ((3U == (3U & (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__new_val 
                              >> 3U)))) {
                vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__new_val 
                    = (0xffffffe7U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__new_val);
            }
            if ((3U == (3U & (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__new_val 
                              >> 0x13U)))) {
                vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__new_val 
                    = (0xffe7ffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__new_val);
            }
            if ((7U == (7U & (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__new_val 
                              >> 8U)))) {
                vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__new_val 
                    = (0x300U | (0xfffff8ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__new_val));
            }
            if ((7U == (7U & (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__new_val 
                              >> 0x18U)))) {
                vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__new_val 
                    = (0x3000000U | (0xf8ffffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__new_val));
            }
            VL_ASSIGNSEL_WI(512,32,(0x1e0U & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                              << 4U)), vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs, vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__new_val);
        }
    }
}

extern const VlWide<16>/*511:0*/ Vtop_core__ConstPool__CONST_h94f47aa0_0;
extern const VlWide<16>/*511:0*/ Vtop_core__ConstPool__CONST_h93e1b771_0;

VL_INLINE_OPT void Vtop_core_top_core___nba_sequent__TOP__top_core__0(Vtop_core_top_core* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop_core__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+      Vtop_core_top_core___nba_sequent__TOP__top_core__0\n"); );
    // Body
    vlSelf->__Vdly__CORE__DOT__pipeline__DOT__fetch_stage_i__DOT__pc 
        = vlSelf->__PVT__CORE__DOT__pipeline__DOT__fetch_stage_i__DOT__pc;
    if (vlSymsp->TOP.nRST) {
        if ((1U & (((((((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__if_ex_stall)) 
                        & (~ (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__hazard_unit_i__DOT__wait_for_imem))) 
                       | (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__hazard_unit_i__DOT__branch_jump)) 
                      | (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__hazard_unit_i__DOT__ex_flush_hazard)) 
                     | (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__insert_pc)) 
                    | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                       >> 6U)) & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__fence_stall))))) {
            vlSelf->__Vdly__CORE__DOT__pipeline__DOT__fetch_stage_i__DOT__pc 
                = vlSelf->__PVT__CORE__DOT__pipeline__DOT__fetch_stage_i__DOT__npc;
        }
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__last_used 
            = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_last_used;
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__last_used 
            = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_last_used;
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__decoded_req_addr 
            = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_decoded_req_addr;
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__read_addr 
            = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_read_addr;
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num 
            = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_word_num;
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__decoded_req_addr 
            = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_decoded_req_addr;
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__read_addr 
            = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_read_addr;
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__word_num 
            = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_word_num;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__cycles_full 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__cf_next;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__instret_full 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__if_next;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcause 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcause_next;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mscratch 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mscratch_next;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mtval 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mtval_next;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mepc 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mepc_next;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mtvec 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mtvec_next;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounterinhibit 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounterinhibit_next;
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx 
            = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_flush_idx;
        vlSelf->__PVT__CORE__DOT__mc__DOT__current_state 
            = vlSelf->__PVT__CORE__DOT__mc__DOT__next_state;
        if ((1U & ((~ (IData)(vlSymsp->TOP.busy)) | 
                   ((~ (IData)(vlSymsp->TOP__top_core__gen_bus_if.__PVT__ren)) 
                    & (~ (IData)(vlSymsp->TOP__top_core__gen_bus_if.__PVT__wen)))))) {
            vlSymsp->TOP__top_core__gen_bus_if.__PVT__wen 
                = vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__wen;
            vlSymsp->TOP__top_core__gen_bus_if.__PVT__ren 
                = vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__ren;
            vlSymsp->TOP__top_core__gen_bus_if.__PVT__addr 
                = vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__addr;
            vlSymsp->TOP__top_core__gen_bus_if.__PVT__byte_en 
                = vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__byte_en;
            vlSymsp->TOP__top_core__gen_bus_if.__PVT__wdata 
                = vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__wdata;
        }
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state 
            = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_state;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mie 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mie_next;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mip 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mip_next;
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx 
            = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_flush_idx;
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__state 
            = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_state;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounteren 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounteren_next;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[0U] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[0U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[1U] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[1U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[2U] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[2U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[3U] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[3U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[4U] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[4U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[5U] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[5U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[6U] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[6U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[7U] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[7U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[8U] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[8U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[9U] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[9U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[0xaU] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[0xaU];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[0xbU] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[0xbU];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[0xcU] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[0xcU];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[0xdU] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[0xdU];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[0xeU] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[0xeU];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[0xfU] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__nxt_pma_regs[0xfU];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus_next;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__mode__DOT__curr_priv_level 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__mode__DOT__next_priv_level;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[0U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[1U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[2U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[3U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[4U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[5U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[6U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[7U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[8U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[9U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[0xaU];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[0xbU];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[0xcU];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[0xdU];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[0xeU];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_addr[0xfU];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[0U] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_cfg[0U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[1U] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_cfg[1U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[2U] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_cfg[2U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[3U] 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__nxt_pmp_cfg[3U];
        if ((((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
               >> 0x11U) & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__ex_mem_stall))) 
             & (0U != (0x1fU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                >> 0x13U))))) {
            VL_ASSIGNSEL_WI(1024,32,(0x3e0U & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                               >> 0xeU)), vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers, 
                            ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU])
                              ? ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU])
                                  ? 0U : ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU])
                                           ? 0U : vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val))
                              : ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU])
                                  ? ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU])
                                      ? ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                          << 0x1fU) 
                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                            >> 1U))
                                      : ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[5U] 
                                          << 0x1fU) 
                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[4U] 
                                            >> 1U)))
                                  : ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU])
                                      ? ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[6U] 
                                          << 0x1fU) 
                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[5U] 
                                            >> 1U))
                                      : vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__dload_ext))));
        }
    } else {
        vlSelf->__Vdly__CORE__DOT__pipeline__DOT__fetch_stage_i__DOT__pc = 0x80000000U;
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__last_used = 0U;
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__last_used = 0U;
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__decoded_req_addr = 0U;
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__read_addr = 0U;
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num = 0U;
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__decoded_req_addr = 0U;
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__read_addr = 0U;
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__word_num = 0U;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__cycles_full = 0ULL;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__instret_full = 0ULL;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcause = 0U;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mscratch = 0U;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mtval = 0U;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mepc = 0U;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mtvec = 0U;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounterinhibit = 0U;
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx = 0U;
        vlSelf->__PVT__CORE__DOT__mc__DOT__current_state = 0U;
        vlSymsp->TOP__top_core__gen_bus_if.__PVT__wen 
            = vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__wen;
        vlSymsp->TOP__top_core__gen_bus_if.__PVT__ren 
            = vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__ren;
        vlSymsp->TOP__top_core__gen_bus_if.__PVT__addr 
            = vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__addr;
        vlSymsp->TOP__top_core__gen_bus_if.__PVT__byte_en 
            = vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__byte_en;
        vlSymsp->TOP__top_core__gen_bus_if.__PVT__wdata 
            = vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__wdata;
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state = 0U;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mie = 0U;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mip = 0U;
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx = 0U;
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__state = 0U;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounteren = 0xffffffffU;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[0U] 
            = Vtop_core__ConstPool__CONST_h94f47aa0_0[0U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[1U] 
            = Vtop_core__ConstPool__CONST_h94f47aa0_0[1U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[2U] 
            = Vtop_core__ConstPool__CONST_h94f47aa0_0[2U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[3U] 
            = Vtop_core__ConstPool__CONST_h94f47aa0_0[3U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[4U] 
            = Vtop_core__ConstPool__CONST_h94f47aa0_0[4U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[5U] 
            = Vtop_core__ConstPool__CONST_h94f47aa0_0[5U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[6U] 
            = Vtop_core__ConstPool__CONST_h94f47aa0_0[6U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[7U] 
            = Vtop_core__ConstPool__CONST_h94f47aa0_0[7U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[8U] 
            = Vtop_core__ConstPool__CONST_h94f47aa0_0[8U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[9U] 
            = Vtop_core__ConstPool__CONST_h94f47aa0_0[9U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[0xaU] 
            = Vtop_core__ConstPool__CONST_h94f47aa0_0[0xaU];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[0xbU] 
            = Vtop_core__ConstPool__CONST_h94f47aa0_0[0xbU];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[0xcU] 
            = Vtop_core__ConstPool__CONST_h94f47aa0_0[0xcU];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[0xdU] 
            = Vtop_core__ConstPool__CONST_h94f47aa0_0[0xdU];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[0xeU] 
            = Vtop_core__ConstPool__CONST_h94f47aa0_0[0xeU];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[0xfU] 
            = Vtop_core__ConstPool__CONST_h94f47aa0_0[0xfU];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus 
            = (0xfffffff7U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus);
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus 
            = (0xffffff7fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus);
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus 
            = (0xffffe7ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus);
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus 
            = (0xfffdffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus);
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus 
            = (0x200000U | vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus);
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus 
            = (0xfffffffeU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus);
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus 
            = (0xfffffffbU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus);
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus 
            = (0xffffffefU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus);
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus 
            = (0x807fffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus);
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus 
            = (0xfffffffdU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus);
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus 
            = (0xffffff9fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus);
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus 
            = (0xfffffeffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus);
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus 
            = (0xffe3ffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus);
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus 
            = (0xffbfffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus);
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus 
            = (0x7fffffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus);
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus 
            = (0xfffff9ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus);
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus 
            = (0xfffe1fffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus);
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__mode__DOT__curr_priv_level = 3U;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
            = Vtop_core__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
            = Vtop_core__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
            = Vtop_core__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
            = Vtop_core__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
            = Vtop_core__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
            = Vtop_core__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
            = Vtop_core__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
            = Vtop_core__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
            = Vtop_core__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
            = Vtop_core__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
            = Vtop_core__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
            = Vtop_core__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
            = Vtop_core__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
            = Vtop_core__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
            = Vtop_core__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
            = Vtop_core__ConstPool__CONST_h93e1b771_0[0xfU];
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[0U] = 0U;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[1U] = 0U;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[2U] = 0U;
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[3U] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[0U] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[1U] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[2U] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[3U] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[4U] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[5U] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[6U] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[7U] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[8U] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[9U] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[0xaU] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[0xbU] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[0xcU] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[0xdU] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[0xeU] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[0xfU] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[0x10U] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[0x11U] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[0x12U] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[0x13U] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[0x14U] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[0x15U] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[0x16U] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[0x17U] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[0x18U] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[0x19U] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[0x1aU] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[0x1bU] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[0x1cU] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[0x1dU] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[0x1eU] = 0U;
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__g_rfile_select__DOT__rf__DOT__registers[0x1fU] = 0U;
    }
    vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__dflushed 
        = (1U & ((~ (IData)(vlSymsp->TOP.nRST)) | (
                                                   (~ (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__ifence_pulse)) 
                                                   & ((IData)(vlSelf->CORE__DOT__sep_caches__DOT____Vcellout__genblk1__DOT__dcache__flush_done) 
                                                      | (~ (IData)(vlSelf->CORE__DOT__sep_caches__DOT____Vcellout__genblk2__DOT__icache__flush_done))))));
    vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__iflushed 
        = (1U & ((~ (IData)(vlSymsp->TOP.nRST)) | (
                                                   (~ (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__ifence_pulse)) 
                                                   & ((IData)(vlSelf->CORE__DOT__sep_caches__DOT____Vcellout__genblk2__DOT__icache__flush_done) 
                                                      | (~ (IData)(vlSelf->CORE__DOT__sep_caches__DOT____Vcellout__genblk1__DOT__dcache__flush_done))))));
    vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__ifence_reg 
        = ((IData)(vlSymsp->TOP.nRST) & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                                         >> 0x10U));
    vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__busy 
        = ((0U == vlSymsp->TOP__top_core__gen_bus_if.__PVT__addr)
            ? 1U : (1U & (IData)(vlSymsp->TOP.busy)));
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__clear_word_count = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__clear_flush_count = 0U;
    vlSelf->CORE__DOT__sep_caches__DOT____Vcellout__genblk2__DOT__icache__flush_done = 0U;
    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mip 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mip;
    if (vlSymsp->TOP.ext_int) {
        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mip 
            = (0x800U | vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mip);
    } else if (vlSymsp->TOP.ext_int_clear) {
        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mip 
            = (0xfffff7ffU & vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mip);
    }
    if (vlSymsp->TOP.soft_int) {
        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mip 
            = (8U | vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mip);
    } else if (vlSymsp->TOP.soft_int_clear) {
        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mip 
            = (0xfffffff7U & vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mip);
    }
    if (vlSymsp->TOP.timer_int) {
        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mip 
            = (0x80U | vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mip);
    } else if (vlSymsp->TOP.timer_int_clear) {
        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mip 
            = (0xffffff7fU & vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__next_mip);
    }
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__clear_word_count = 0U;
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__clear_flush_count = 0U;
    vlSelf->CORE__DOT__sep_caches__DOT____Vcellout__genblk1__DOT__dcache__flush_done = 0U;
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__int_ex_handler__DOT__interrupt_fired 
        = (1U & ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus 
                  >> 3U) & ((((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mie 
                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mip) 
                              >> 7U) | ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mie 
                                         & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mip) 
                                        >> 3U)) | (
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mie 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mip) 
                                                   >> 0xbU))));
    vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__busy 
        = ((0U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state) 
           | ((1U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state) 
              | ((2U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state)
                  ? (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__busy)
                  : ((3U != vlSelf->__PVT__CORE__DOT__mc__DOT__current_state) 
                     | (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__busy)))));
    vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__busy 
        = ((0U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state) 
           | ((1U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state) 
              | ((2U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state) 
                 | ((3U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state) 
                    | ((4U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state) 
                       | ((5U == vlSelf->__PVT__CORE__DOT__mc__DOT__current_state)
                           ? (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__busy)
                           : ((6U != vlSelf->__PVT__CORE__DOT__mc__DOT__current_state) 
                              | (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline_trans_if.__PVT__busy))))))));
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__enable_word_count = 0U;
    if ((0U != vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
        if ((1U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
            if ((2U == (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num))) {
                vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__clear_word_count = 1U;
            }
            if (((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__busy)) 
                 & (2U != (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num)))) {
                vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__enable_word_count = 1U;
            }
        } else if ((2U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
            if ((2U == (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num))) {
                vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__clear_word_count = 1U;
            }
            if (((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__icache_mc_if.__PVT__busy)) 
                 & (2U != (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num)))) {
                vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__enable_word_count = 1U;
            }
        }
        if ((1U != vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
            if ((2U != vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
                if ((3U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__state)) {
                    if ((0x20U & (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__flush_idx))) {
                        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__clear_flush_count = 1U;
                        vlSelf->CORE__DOT__sep_caches__DOT____Vcellout__genblk2__DOT__icache__flush_done = 1U;
                    }
                }
            }
        }
    }
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__enable_word_count = 0U;
    if ((0U != vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__state)) {
        if ((1U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__state)) {
            if ((2U == (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__word_num))) {
                vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__clear_word_count = 1U;
            }
            if (((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__busy)) 
                 & (2U != (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__word_num)))) {
                vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__enable_word_count = 1U;
            }
        } else if ((2U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__state)) {
            if ((2U == (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__word_num))) {
                vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__clear_word_count = 1U;
            }
            if (((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__dcache_mc_if.__PVT__busy)) 
                 & (2U != (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__word_num)))) {
                vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__enable_word_count = 1U;
            }
        }
        if ((1U != vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__state)) {
            if ((2U != vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__state)) {
                if ((3U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__state)) {
                    if ((0x20U & (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx))) {
                        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__clear_flush_count = 1U;
                        vlSelf->CORE__DOT__sep_caches__DOT____Vcellout__genblk1__DOT__dcache__flush_done = 1U;
                    }
                }
            }
        }
    }
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_word_num 
        = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num;
    if (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__clear_word_count) {
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_word_num = 0U;
    } else if (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__enable_word_count) {
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__next_word_num 
            = (3U & ((IData)(1U) + (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__word_num)));
    }
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_word_num 
        = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__word_num;
    if (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__clear_word_count) {
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_word_num = 0U;
    } else if (vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__enable_word_count) {
        vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__next_word_num 
            = (3U & ((IData)(1U) + (IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__word_num)));
    }
}

extern const VlWide<47>/*1503:0*/ Vtop_core__ConstPool__CONST_h719e8777_0;

VL_INLINE_OPT void Vtop_core_top_core___nba_sequent__TOP__top_core__1(Vtop_core_top_core* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop_core__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+      Vtop_core_top_core___nba_sequent__TOP__top_core__1\n"); );
    // Init
    IData/*31:0*/ __Vilp;
    // Body
    if (vlSymsp->TOP.nRST) {
        __Vilp = 0U;
        while ((__Vilp <= 0x2eU)) {
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__sramMemory[__Vilp] 
                = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__n_sramMemory[__Vilp];
            __Vilp = ((IData)(1U) + __Vilp);
        }
        __Vilp = 0U;
        while ((__Vilp <= 0x2eU)) {
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__sramMemory[__Vilp] 
                = vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__n_sramMemory[__Vilp];
            __Vilp = ((IData)(1U) + __Vilp);
        }
    } else {
        __Vilp = 0U;
        while ((__Vilp <= 0x2eU)) {
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk2__DOT__icache__DOT__SRAM__DOT__sramMemory[__Vilp] 
                = Vtop_core__ConstPool__CONST_h719e8777_0[__Vilp];
            __Vilp = ((IData)(1U) + __Vilp);
        }
        __Vilp = 0U;
        while ((__Vilp <= 0x2eU)) {
            vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__SRAM__DOT__sramMemory[__Vilp] 
                = Vtop_core__ConstPool__CONST_h719e8777_0[__Vilp];
            __Vilp = ((IData)(1U) + __Vilp);
        }
    }
}

VL_INLINE_OPT void Vtop_core_top_core___nba_sequent__TOP__top_core__2(Vtop_core_top_core* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop_core__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+      Vtop_core_top_core___nba_sequent__TOP__top_core__2\n"); );
    // Body
    if (VL_UNLIKELY(((~ ((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__ex_mem_stall) 
                         & (0U == (0x408000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU])))) 
                     & (0U != ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[8U] 
                                << 0x1fU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U] 
                                             >> 1U)))))) {
        VL_SFORMAT_X(64,vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__temp_str
                     ,"core          0: 0x%x (0x%x)",
                     64,(QData)((IData)(((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U] 
                                          << 0x1fU) 
                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[6U] 
                                            >> 1U)))),
                     32,((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[8U] 
                          << 0x1fU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U] 
                                       >> 1U)));
        VL_SFORMAT_X(64,vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__output_str
                     ,"%@ %@ %@\n",-1,&(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__temp_str),
                     -1,&(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__instr_mnemonic),
                     -1,&(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands));
        VL_FWRITEF(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__fptr,"%@",
                   -1,&(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__output_str));
    }
}

VL_INLINE_OPT void Vtop_core_top_core___nba_sequent__TOP__top_core__3(Vtop_core_top_core* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop_core__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+      Vtop_core_top_core___nba_sequent__TOP__top_core__3\n"); );
    // Init
    std::string __Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__Vfuncout;
    CData/*4:0*/ __Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register;
    std::string __Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__Vfuncout;
    CData/*4:0*/ __Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register;
    std::string __Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__Vfuncout;
    CData/*4:0*/ __Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register;
    std::string __Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__Vfuncout;
    SData/*11:0*/ __Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register;
    // Body
    if (vlSymsp->TOP.nRST) {
        if ((1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__ex_mem_flush)) 
                   & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__ex_mem_stall))))) {
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                = ((0x7fffffU & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU]) 
                   | (0x800000U & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[5U] 
                                   << 0x14U)));
            if ((1U & (~ (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu__DOT__maybe_illegal)))) {
                vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                    = ((0x8fffffU & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU]) 
                       | (0xf00000U & (((0x63U == (0x7fU 
                                                   & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U])) 
                                        << 0x16U) | 
                                       ((0x200000U 
                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[1U] 
                                            << 0x15U)) 
                                        | ((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__branch_if.__PVT__branch_taken) 
                                           << 0x14U)))));
                vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                    = ((0xf0ffffU & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU]) 
                       | (0xff0000U & (((3U == (0x7fU 
                                                & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U])) 
                                        << 0x13U) | 
                                       (((0x23U == 
                                          (0x7fU & 
                                           vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U])) 
                                         << 0x12U) 
                                        | (((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__wen) 
                                            << 0x11U) 
                                           | ((IData)(
                                                      (0x100fU 
                                                       == 
                                                       (0x707fU 
                                                        & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U]))) 
                                              << 0x10U))))));
                vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                    = ((0xff0fffU & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU]) 
                       | (0xfff000U & ((((0x6fU == 
                                          (0x7fU & 
                                           vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U])) 
                                         | (0x67U == 
                                            (0x7fU 
                                             & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U]))) 
                                        << 0xfU) | 
                                       (((0x6fU == 
                                          vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U]) 
                                         << 0xeU) | 
                                        (((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__csr_swap) 
                                          << 0xdU) 
                                         | ((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__csr_clr) 
                                            << 0xcU))))));
                vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                    = ((0xfff1ffU & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU]) 
                       | (0xfffe00U & (((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__csr_set) 
                                        << 0xbU) | 
                                       (((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__csr_imm) 
                                         << 0xaU) | 
                                        (((0U == (0x1fU 
                                                  & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                                                     >> 0xfU))) 
                                          | (0U == 
                                             (0x1fU 
                                              & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                                                 >> 0xfU)))) 
                                         << 9U)))));
                vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                    = ((0xfffe1fU & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU]) 
                       | (0xffffe0U & (((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__breakpoint) 
                                        << 8U) | (((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__ecall_insn) 
                                                   << 7U) 
                                                  | (((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__ret_insn) 
                                                      << 6U) 
                                                     | ((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__wfi) 
                                                        << 5U))))));
                vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                    = (0xffffefU & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU]);
            }
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                = ((0xfffeffffU & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU]) 
                   | ((IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu__DOT__maybe_illegal) 
                      << 0x10U));
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[3U] 
                = ((1U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[3U]) 
                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[0U] 
                      << 1U));
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[4U] 
                = ((0xfffffffeU & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[4U]) 
                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[0U] 
                      >> 0x1fU));
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                = ((0xfff9ffffU & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU]) 
                   | (0x60000U & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[5U] 
                                  << 0x11U)));
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                = ((0xfffff1U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU]) 
                   | (0xffffffU & ((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__w_sel) 
                                   << 1U)));
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                = ((0xe007ffffU & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU]) 
                   | (0xfff80000U & ((0x1f000000U & 
                                      (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                                       << 9U)) | (0xf80000U 
                                                  & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                                                     << 0xcU)))));
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                = ((1U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU]) 
                   | ((IData)((((QData)((IData)((((0x6fU 
                                                   == 
                                                   (0x7fU 
                                                    & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U])) 
                                                  | (0x67U 
                                                     == 
                                                     (0x7fU 
                                                      & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U])))
                                                  ? 
                                                 ((0x6fU 
                                                   == 
                                                   (0x7fU 
                                                    & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U]))
                                                   ? vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__jump_calc__DOT__jump_addr
                                                   : 
                                                  (0xfffffffeU 
                                                   & vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__jump_calc__DOT__jump_addr))
                                                  : 
                                                 ((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__branch_if.__PVT__branch_taken)
                                                   ? 
                                                  (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[4U] 
                                                   + 
                                                   VL_EXTENDS_II(32,13, (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__imm_SB)))
                                                   : 
                                                  vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[3U])))) 
                                << 0x20U) | (QData)((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu_if.__PVT__port_out)))) 
                      << 1U));
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                = (((IData)((((QData)((IData)((((0x6fU 
                                                 == 
                                                 (0x7fU 
                                                  & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U])) 
                                                | (0x67U 
                                                   == 
                                                   (0x7fU 
                                                    & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U])))
                                                ? (
                                                   (0x6fU 
                                                    == 
                                                    (0x7fU 
                                                     & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U]))
                                                    ? vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__jump_calc__DOT__jump_addr
                                                    : 
                                                   (0xfffffffeU 
                                                    & vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__jump_calc__DOT__jump_addr))
                                                : ((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__branch_if.__PVT__branch_taken)
                                                    ? 
                                                   (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[4U] 
                                                    + 
                                                    VL_EXTENDS_II(32,13, (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__imm_SB)))
                                                    : 
                                                   vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[3U])))) 
                              << 0x20U) | (QData)((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu_if.__PVT__port_out)))) 
                    >> 0x1fU) | ((IData)(((((QData)((IData)(
                                                            (((0x6fU 
                                                               == 
                                                               (0x7fU 
                                                                & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U])) 
                                                              | (0x67U 
                                                                 == 
                                                                 (0x7fU 
                                                                  & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U])))
                                                              ? 
                                                             ((0x6fU 
                                                               == 
                                                               (0x7fU 
                                                                & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U]))
                                                               ? vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__jump_calc__DOT__jump_addr
                                                               : 
                                                              (0xfffffffeU 
                                                               & vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__jump_calc__DOT__jump_addr))
                                                              : 
                                                             ((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__branch_if.__PVT__branch_taken)
                                                               ? 
                                                              (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[4U] 
                                                               + 
                                                               VL_EXTENDS_II(32,13, (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__imm_SB)))
                                                               : 
                                                              vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[3U])))) 
                                            << 0x20U) 
                                           | (QData)((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu_if.__PVT__port_out))) 
                                          >> 0x20U)) 
                                 << 1U));
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                = ((0xffff0000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU]) 
                   | (((IData)(((((QData)((IData)((
                                                   ((0x6fU 
                                                     == 
                                                     (0x7fU 
                                                      & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U])) 
                                                    | (0x67U 
                                                       == 
                                                       (0x7fU 
                                                        & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U])))
                                                    ? 
                                                   ((0x6fU 
                                                     == 
                                                     (0x7fU 
                                                      & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U]))
                                                     ? vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__jump_calc__DOT__jump_addr
                                                     : 
                                                    (0xfffffffeU 
                                                     & vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__jump_calc__DOT__jump_addr))
                                                    : 
                                                   ((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__branch_if.__PVT__branch_taken)
                                                     ? 
                                                    (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[4U] 
                                                     + 
                                                     VL_EXTENDS_II(32,13, (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__imm_SB)))
                                                     : 
                                                    vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[3U])))) 
                                  << 0x20U) | (QData)((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__alu_if.__PVT__port_out))) 
                                >> 0x20U)) >> 0x1fU) 
                      | ((0xe000U & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                                     << 1U)) | (0x1ffeU 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                                                   >> 0x13U)))));
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[6U] 
                = ((1U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[6U]) 
                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[4U] 
                      << 1U));
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U] 
                = ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[4U] 
                    >> 0x1fU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                                 << 1U));
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[8U] 
                = ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                    >> 0x1fU) | ((IData)((((QData)((IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__rs1_post_fwd)) 
                                           << 0x20U) 
                                          | (QData)((IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__rs2_post_fwd)))) 
                                 << 1U));
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[9U] 
                = (((IData)((((QData)((IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__rs1_post_fwd)) 
                              << 0x20U) | (QData)((IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__rs2_post_fwd)))) 
                    >> 0x1fU) | ((IData)(((((QData)((IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__rs1_post_fwd)) 
                                            << 0x20U) 
                                           | (QData)((IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__rs2_post_fwd))) 
                                          >> 0x20U)) 
                                 << 1U));
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                = ((0xfffffffeU & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU]) 
                   | ((IData)(((((QData)((IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__rs1_post_fwd)) 
                                 << 0x20U) | (QData)((IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__rs2_post_fwd))) 
                               >> 0x20U)) >> 0x1fU));
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[4U] 
                = ((1U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[4U]) 
                   | ((IData)((((QData)((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[3U])) 
                                << 0x20U) | (QData)((IData)(
                                                            (0xfffff000U 
                                                             & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U]))))) 
                      << 1U));
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[5U] 
                = (((IData)((((QData)((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[3U])) 
                              << 0x20U) | (QData)((IData)(
                                                          (0xfffff000U 
                                                           & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U]))))) 
                    >> 0x1fU) | ((IData)(((((QData)((IData)(
                                                            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[3U])) 
                                            << 0x20U) 
                                           | (QData)((IData)(
                                                             (0xfffff000U 
                                                              & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U])))) 
                                          >> 0x20U)) 
                                 << 1U));
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[6U] 
                = ((0xfffffffeU & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[6U]) 
                   | ((IData)(((((QData)((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[3U])) 
                                 << 0x20U) | (QData)((IData)(
                                                             (0xfffff000U 
                                                              & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U])))) 
                               >> 0x20U)) >> 0x1fU));
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[1U] 
                = ((0x1fffffU & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[1U]) 
                   | ((IData)((((QData)((IData)(((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                                                  << 0x19U) 
                                                 | (((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__imm_SB) 
                                                     << 0xcU) 
                                                    | (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__imm_S))))) 
                                << 0xcU) | (QData)((IData)(
                                                           (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                                                            >> 0x14U))))) 
                      << 0x15U));
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[2U] 
                = (((IData)((((QData)((IData)(((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                                                << 0x19U) 
                                               | (((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__imm_SB) 
                                                   << 0xcU) 
                                                  | (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__imm_S))))) 
                              << 0xcU) | (QData)((IData)(
                                                         (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                                                          >> 0x14U))))) 
                    >> 0xbU) | ((IData)(((((QData)((IData)(
                                                           ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                                                             << 0x19U) 
                                                            | (((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__imm_SB) 
                                                                << 0xcU) 
                                                               | (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__imm_S))))) 
                                           << 0xcU) 
                                          | (QData)((IData)(
                                                            (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                                                             >> 0x14U)))) 
                                         >> 0x20U)) 
                                << 0x15U));
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[3U] 
                = ((0xfffffffeU & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[3U]) 
                   | ((IData)(((((QData)((IData)(((
                                                   vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                                                   << 0x19U) 
                                                  | (((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__imm_SB) 
                                                      << 0xcU) 
                                                     | (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__imm_S))))) 
                                 << 0xcU) | (QData)((IData)(
                                                            (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                                                             >> 0x14U)))) 
                               >> 0x20U)) >> 0xbU));
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0U] 
                = (IData)((((QData)((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__imm_UJ)) 
                            << 0x20U) | (QData)((IData)(
                                                        (0xfffff000U 
                                                         & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U])))));
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[1U] 
                = ((0xffe00000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[1U]) 
                   | (IData)(((((QData)((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__execute_stage_i__DOT__cu_if.__PVT__imm_UJ)) 
                                << 0x20U) | (QData)((IData)(
                                                            (0xfffff000U 
                                                             & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U])))) 
                              >> 0x20U)));
        } else if (((IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__ex_mem_flush) 
                    & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__ex_mem_stall)))) {
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0U] = 0U;
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[1U] = 0U;
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[2U] = 0U;
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[3U] = 0U;
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[4U] = 0U;
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[5U] = 0U;
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[6U] = 0U;
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U] = 0U;
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[8U] = 0U;
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[9U] = 0U;
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] = 0U;
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] = 0U;
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] = 0U;
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] = 0U;
        }
        if (((((IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__hazard_unit_i__DOT__ex_flush_hazard) 
               | (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__hazard_unit_i__DOT__branch_jump)) 
              | ((IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__hazard_unit_i__DOT__wait_for_imem) 
                 & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__ex_mem_stall)))) 
             & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__if_ex_stall)))) {
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[0U] = 0U;
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[1U] = 0U;
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] = 0U;
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[3U] = 0U;
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[4U] = 0U;
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[5U] = 0U;
        } else if ((1U & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__if_ex_stall)))) {
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[5U] 
                = (0xfU & (0xcU | ((0U != (3U & vlSelf->__PVT__CORE__DOT__pipeline__DOT__fetch_stage_i__DOT__pc)) 
                                   << 1U)));
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[0U] 
                = vlSelf->__PVT__CORE__DOT__pipeline__DOT__fetch_stage_i__DOT__pc;
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[1U] = 0U;
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] 
                = vlSymsp->TOP__top_core__CORE__DOT__tspp_icache_gen_bus_if.__PVT__rdata;
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[3U] 
                = (IData)((((QData)((IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__fetch_stage_i__DOT__pc)) 
                            << 0x20U) | (QData)((IData)(
                                                        ((IData)(4U) 
                                                         + vlSelf->__PVT__CORE__DOT__pipeline__DOT__fetch_stage_i__DOT__pc)))));
            vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[4U] 
                = (IData)(((((QData)((IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__fetch_stage_i__DOT__pc)) 
                             << 0x20U) | (QData)((IData)(
                                                         ((IData)(4U) 
                                                          + vlSelf->__PVT__CORE__DOT__pipeline__DOT__fetch_stage_i__DOT__pc)))) 
                           >> 0x20U));
        }
    } else {
        vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0U] = 0U;
        vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[1U] = 0U;
        vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[2U] = 0U;
        vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[3U] = 0U;
        vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[4U] = 0U;
        vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[5U] = 0U;
        vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[6U] = 0U;
        vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U] = 0U;
        vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[8U] = 0U;
        vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[9U] = 0U;
        vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] = 0U;
        vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] = 0U;
        vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] = 0U;
        vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] = 0U;
        vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[0U] = 0U;
        vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[1U] = 0U;
        vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[2U] = 0U;
        vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[3U] = 0U;
        vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[4U] = 0U;
        vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fetch_ex_if.__PVT__fetch_ex_reg[5U] = 0U;
    }
    if ((0x80U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
        if ((0x40U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
            if ((0x20U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                if ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                    vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__instr_mnemonic = 
                        std::string{"xxx"};
                } else if ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                    vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__instr_mnemonic = 
                        std::string{"xxx"};
                } else if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                    if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                        if ((0x8000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                            vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__instr_mnemonic 
                                = ((0x4000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                    ? ((0x2000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                        ? std::string{"csrrci"}
                                        : std::string{"csrrsi"})
                                    : ((0x2000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                        ? std::string{"csrrwi"}
                                        : std::string{"unknown system op"}));
                        } else if ((0x4000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                            vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__instr_mnemonic 
                                = ((0x2000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                    ? std::string{"csrrc"}
                                    : std::string{"csrrs"});
                        } else if ((0x2000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                            vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__instr_mnemonic = 
                                std::string{"csrrw"};
                        } else if ((0U == (0xfffU & 
                                           ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[8U] 
                                             << 0xbU) 
                                            | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U] 
                                               >> 0x15U))))) {
                            vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__instr_mnemonic = 
                                std::string{"ecall"};
                        } else if ((1U == (0xfffU & 
                                           ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[8U] 
                                             << 0xbU) 
                                            | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U] 
                                               >> 0x15U))))) {
                            vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__instr_mnemonic = 
                                std::string{"ebreak"};
                        } else if (VL_LIKELY((0x302U 
                                              == (0xfffU 
                                                  & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[8U] 
                                                      << 0xbU) 
                                                     | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U] 
                                                        >> 0x15U)))))) {
                            vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__instr_mnemonic = 
                                std::string{"mret"};
                        } else {
                            vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__instr_mnemonic = 
                                std::string{"errr"};
                            VL_WRITEF("%b\n",12,(0xfffU 
                                                 & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[8U] 
                                                     << 0xbU) 
                                                    | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U] 
                                                       >> 0x15U))));
                        }
                    } else {
                        vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__instr_mnemonic = 
                            std::string{"xxx"};
                    }
                } else {
                    vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__instr_mnemonic = 
                        std::string{"xxx"};
                }
            } else {
                vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__instr_mnemonic 
                    = ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                        ? ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                            ? ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                ? ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                    ? std::string{"jal"}
                                    : std::string{"xxx"})
                                : std::string{"xxx"})
                            : std::string{"xxx"}) : 
                       ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                         ? ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                             ? ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                 ? std::string{"jalr"}
                                 : std::string{"xxx"})
                             : std::string{"xxx"}) : 
                        ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                          ? ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                              ? ((0x8000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                  ? ((0x4000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                      ? ((0x2000U & 
                                          vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                          ? std::string{"bgeu"}
                                          : std::string{"bltu"})
                                      : ((0x2000U & 
                                          vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                          ? std::string{"bge"}
                                          : std::string{"blt"}))
                                  : ((0x4000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                      ? std::string{"unknown branch op"}
                                      : ((0x2000U & 
                                          vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                          ? std::string{"bne"}
                                          : std::string{"beq"})))
                              : std::string{"xxx"})
                          : std::string{"xxx"})));
            }
        } else {
            vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__instr_mnemonic = 
                std::string{"xxx"};
        }
    } else {
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__instr_mnemonic 
            = ((0x40U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                ? ((0x20U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                    ? ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                        ? std::string{"xxx"} : ((8U 
                                                 & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                 ? 
                                                ((4U 
                                                  & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                  ? 
                                                 ((2U 
                                                   & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                   ? 
                                                  std::string{"lui"}
                                                   : 
                                                  std::string{"xxx"})
                                                  : 
                                                 std::string{"xxx"})
                                                 : 
                                                ((4U 
                                                  & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                  ? 
                                                 ((2U 
                                                   & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                   ? 
                                                  ((0x8000U 
                                                    & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                    ? 
                                                   ((0x4000U 
                                                     & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                     ? 
                                                    ((0x2000U 
                                                      & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                      ? 
                                                     std::string{"and"}
                                                      : 
                                                     std::string{"or"})
                                                     : 
                                                    ((0x2000U 
                                                      & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                      ? 
                                                     ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U] 
                                                       >> 0x1fU)
                                                       ? 
                                                      std::string{"sra"}
                                                       : 
                                                      std::string{"srl"})
                                                      : 
                                                     std::string{"xor"}))
                                                    : 
                                                   ((0x4000U 
                                                     & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                     ? 
                                                    ((0x2000U 
                                                      & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                      ? 
                                                     std::string{"sltu"}
                                                      : 
                                                     std::string{"slt"})
                                                     : 
                                                    ((0x2000U 
                                                      & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                      ? 
                                                     std::string{"sll"}
                                                      : 
                                                     ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U] 
                                                       >> 0x1fU)
                                                       ? 
                                                      std::string{"sub"}
                                                       : 
                                                      std::string{"add"}))))
                                                   : 
                                                  std::string{"xxx"})
                                                  : 
                                                 std::string{"xxx"})))
                    : ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                        ? std::string{"xxx"} : ((8U 
                                                 & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                 ? 
                                                std::string{"xxx"}
                                                 : 
                                                ((4U 
                                                  & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                  ? 
                                                 ((2U 
                                                   & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                   ? 
                                                  ((0U 
                                                    == 
                                                    (7U 
                                                     & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U] 
                                                        >> 0xdU)))
                                                    ? 
                                                   std::string{"sb"}
                                                    : 
                                                   ((1U 
                                                     == 
                                                     (7U 
                                                      & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U] 
                                                         >> 0xdU)))
                                                     ? 
                                                    std::string{"sh"}
                                                     : 
                                                    ((2U 
                                                      == 
                                                      (7U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U] 
                                                          >> 0xdU)))
                                                      ? 
                                                     std::string{"sw"}
                                                      : 
                                                     std::string{"unknown store op"})))
                                                   : 
                                                  std::string{"xxx"})
                                                  : 
                                                 std::string{"xxx"}))))
                : ((0x20U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                    ? ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                        ? std::string{"xxx"} : ((8U 
                                                 & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                 ? 
                                                ((4U 
                                                  & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                  ? 
                                                 ((2U 
                                                   & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                   ? 
                                                  std::string{"auipc"}
                                                   : 
                                                  std::string{"xxx"})
                                                  : 
                                                 std::string{"xxx"})
                                                 : 
                                                ((4U 
                                                  & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                  ? 
                                                 ((2U 
                                                   & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                   ? 
                                                  ((0x8000U 
                                                    & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                    ? 
                                                   ((0x4000U 
                                                     & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                     ? 
                                                    ((0x2000U 
                                                      & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                      ? 
                                                     std::string{"andi"}
                                                      : 
                                                     std::string{"ori"})
                                                     : 
                                                    ((0x2000U 
                                                      & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                      ? 
                                                     ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U] 
                                                       >> 0x1fU)
                                                       ? 
                                                      std::string{"srai"}
                                                       : 
                                                      std::string{"srli"})
                                                      : 
                                                     std::string{"xori"}))
                                                    : 
                                                   ((0x4000U 
                                                     & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                     ? 
                                                    ((0x2000U 
                                                      & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                      ? 
                                                     std::string{"sltiu"}
                                                      : 
                                                     std::string{"slti"})
                                                     : 
                                                    ((0x2000U 
                                                      & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                      ? 
                                                     std::string{"slli"}
                                                      : 
                                                     std::string{"addi"})))
                                                   : 
                                                  std::string{"xxx"})
                                                  : 
                                                 std::string{"xxx"})))
                    : ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                        ? ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                            ? ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                ? ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                    ? ((0U == (7U & 
                                               (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U] 
                                                >> 0xdU)))
                                        ? std::string{"fence"}
                                        : ((1U == (7U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U] 
                                                      >> 0xdU)))
                                            ? std::string{"fence.i"}
                                            : std::string{"unknown misc-mem op"}))
                                    : std::string{"xxx"})
                                : std::string{"xxx"})
                            : std::string{"xxx"}) : 
                       ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                         ? std::string{"xxx"} : ((4U 
                                                  & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                  ? 
                                                 ((2U 
                                                   & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                   ? 
                                                  ((0x8000U 
                                                    & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                    ? 
                                                   ((0x4000U 
                                                     & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                     ? 
                                                    std::string{"unknown load op"}
                                                     : 
                                                    ((0x2000U 
                                                      & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                      ? 
                                                     std::string{"lhu"}
                                                      : 
                                                     std::string{"lbu"}))
                                                    : 
                                                   ((0x4000U 
                                                     & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                     ? 
                                                    ((0x2000U 
                                                      & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                      ? 
                                                     std::string{"unknown load op"}
                                                      : 
                                                     std::string{"lw"})
                                                     : 
                                                    ((0x2000U 
                                                      & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])
                                                      ? 
                                                     std::string{"lh"}
                                                      : 
                                                     std::string{"lb"})))
                                                   : 
                                                  std::string{"xxx"})
                                                  : 
                                                 std::string{"xxx"})))));
    }
    __Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register 
        = (0x1fU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U] 
                    >> 0x10U));
    __Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__Vfuncout 
        = ((0x10U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
            ? ((8U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                ? ((4U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                    ? ((2U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                        ? ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                            ? std::string{"t6"} : std::string{"t5"})
                        : ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                            ? std::string{"t4"} : std::string{"t3"}))
                    : ((2U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                        ? ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                            ? std::string{"s11"} : 
                           std::string{"s10"}) : ((1U 
                                                   & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                                                   ? 
                                                  std::string{"s9"}
                                                   : 
                                                  std::string{"s8"})))
                : ((4U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                    ? ((2U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                        ? ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                            ? std::string{"s7"} : std::string{"s6"})
                        : ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                            ? std::string{"s5"} : std::string{"s4"}))
                    : ((2U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                        ? ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                            ? std::string{"s3"} : std::string{"s2"})
                        : ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                            ? std::string{"a7"} : std::string{"a6"}))))
            : ((8U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                ? ((4U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                    ? ((2U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                        ? ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                            ? std::string{"a5"} : std::string{"a4"})
                        : ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                            ? std::string{"a3"} : std::string{"a2"}))
                    : ((2U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                        ? ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                            ? std::string{"a1"} : std::string{"a0"})
                        : ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                            ? std::string{"s1"} : std::string{"s0"})))
                : ((4U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                    ? ((2U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                        ? ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                            ? std::string{"t2"} : std::string{"t1"})
                        : ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                            ? std::string{"t0"} : std::string{"tp"}))
                    : ((2U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                        ? ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                            ? std::string{"gp"} : std::string{"sp"})
                        : ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__register))
                            ? std::string{"ra"} : std::string{"zero"})))));
    vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__src1 
        = __Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__0__Vfuncout;
    __Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register 
        = (0x1fU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U] 
                    >> 0x15U));
    __Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__Vfuncout 
        = ((0x10U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
            ? ((8U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                ? ((4U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                    ? ((2U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                        ? ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                            ? std::string{"t6"} : std::string{"t5"})
                        : ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                            ? std::string{"t4"} : std::string{"t3"}))
                    : ((2U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                        ? ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                            ? std::string{"s11"} : 
                           std::string{"s10"}) : ((1U 
                                                   & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                                                   ? 
                                                  std::string{"s9"}
                                                   : 
                                                  std::string{"s8"})))
                : ((4U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                    ? ((2U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                        ? ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                            ? std::string{"s7"} : std::string{"s6"})
                        : ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                            ? std::string{"s5"} : std::string{"s4"}))
                    : ((2U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                        ? ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                            ? std::string{"s3"} : std::string{"s2"})
                        : ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                            ? std::string{"a7"} : std::string{"a6"}))))
            : ((8U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                ? ((4U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                    ? ((2U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                        ? ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                            ? std::string{"a5"} : std::string{"a4"})
                        : ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                            ? std::string{"a3"} : std::string{"a2"}))
                    : ((2U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                        ? ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                            ? std::string{"a1"} : std::string{"a0"})
                        : ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                            ? std::string{"s1"} : std::string{"s0"})))
                : ((4U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                    ? ((2U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                        ? ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                            ? std::string{"t2"} : std::string{"t1"})
                        : ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                            ? std::string{"t0"} : std::string{"tp"}))
                    : ((2U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                        ? ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                            ? std::string{"gp"} : std::string{"sp"})
                        : ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__register))
                            ? std::string{"ra"} : std::string{"zero"})))));
    vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__src2 
        = __Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__1__Vfuncout;
    __Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register 
        = (0x1fU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                    >> 0x13U));
    __Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__Vfuncout 
        = ((0x10U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
            ? ((8U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                ? ((4U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                    ? ((2U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                        ? ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                            ? std::string{"t6"} : std::string{"t5"})
                        : ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                            ? std::string{"t4"} : std::string{"t3"}))
                    : ((2U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                        ? ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                            ? std::string{"s11"} : 
                           std::string{"s10"}) : ((1U 
                                                   & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                                                   ? 
                                                  std::string{"s9"}
                                                   : 
                                                  std::string{"s8"})))
                : ((4U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                    ? ((2U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                        ? ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                            ? std::string{"s7"} : std::string{"s6"})
                        : ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                            ? std::string{"s5"} : std::string{"s4"}))
                    : ((2U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                        ? ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                            ? std::string{"s3"} : std::string{"s2"})
                        : ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                            ? std::string{"a7"} : std::string{"a6"}))))
            : ((8U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                ? ((4U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                    ? ((2U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                        ? ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                            ? std::string{"a5"} : std::string{"a4"})
                        : ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                            ? std::string{"a3"} : std::string{"a2"}))
                    : ((2U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                        ? ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                            ? std::string{"a1"} : std::string{"a0"})
                        : ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                            ? std::string{"s1"} : std::string{"s0"})))
                : ((4U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                    ? ((2U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                        ? ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                            ? std::string{"t2"} : std::string{"t1"})
                        : ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                            ? std::string{"t0"} : std::string{"tp"}))
                    : ((2U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                        ? ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                            ? std::string{"gp"} : std::string{"sp"})
                        : ((1U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__register))
                            ? std::string{"ra"} : std::string{"zero"})))));
    vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__dest 
        = __Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__registerAssign__2__Vfuncout;
    __Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register 
        = (0xfffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[8U] 
                      << 0xbU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U] 
                                  >> 0x15U)));
    __Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__Vfuncout 
        = ((0x800U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
            ? ((0x400U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                ? ((0x200U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                    ? ((0x100U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                        ? ((0x80U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                            ? std::string{"csr register not tracked"}
                            : ((0x40U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                                ? std::string{"csr register not tracked"}
                                : ((0x20U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                                    ? std::string{"csr register not tracked"}
                                    : ((0x10U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                                        ? ((8U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                                            ? std::string{"csr register not tracked"}
                                            : ((4U 
                                                & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                                                ? (
                                                   (2U 
                                                    & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                                                    ? 
                                                   std::string{"csr register not tracked"}
                                                    : 
                                                   ((1U 
                                                     & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                                                     ? 
                                                    std::string{"csr register not tracked"}
                                                     : 
                                                    std::string{"mhartid"}))
                                                : (
                                                   (2U 
                                                    & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                                                     ? 
                                                    std::string{"mimpid"}
                                                     : 
                                                    std::string{"marchid"})
                                                    : 
                                                   ((1U 
                                                     & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                                                     ? 
                                                    std::string{"mvendorid"}
                                                     : 
                                                    std::string{"csr register not tracked"}))))
                                        : std::string{"csr register not tracked"}))))
                        : std::string{"csr register not tracked"})
                    : std::string{"csr register not tracked"})
                : std::string{"csr register not tracked"})
            : ((0x400U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                ? std::string{"csr register not tracked"}
                : ((0x200U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                    ? ((0x100U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                        ? ((0x80U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                            ? std::string{"csr register not tracked"}
                            : ((0x40U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                                ? ((0x20U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                                    ? std::string{"csr register not tracked"}
                                    : ((0x10U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                                        ? std::string{"csr register not tracked"}
                                        : ((8U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                                            ? std::string{"csr register not tracked"}
                                            : ((4U 
                                                & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                                                ? (
                                                   (2U 
                                                    & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                                                    ? 
                                                   std::string{"csr register not tracked"}
                                                    : 
                                                   ((1U 
                                                     & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                                                     ? 
                                                    std::string{"csr register not tracked"}
                                                     : 
                                                    std::string{"mip"}))
                                                : (
                                                   (2U 
                                                    & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                                                     ? 
                                                    std::string{"mtval"}
                                                     : 
                                                    std::string{"mcause"})
                                                    : 
                                                   ((1U 
                                                     & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                                                     ? 
                                                    std::string{"mepc"}
                                                     : 
                                                    std::string{"mscratch"}))))))
                                : ((0x20U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                                    ? std::string{"csr register not tracked"}
                                    : ((0x10U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                                        ? std::string{"csr register not tracked"}
                                        : ((8U & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                                            ? std::string{"csr register not tracked"}
                                            : ((4U 
                                                & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                                                ? (
                                                   (2U 
                                                    & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                                                    ? 
                                                   std::string{"csr register not tracked"}
                                                    : 
                                                   ((1U 
                                                     & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                                                     ? 
                                                    std::string{"mtvec"}
                                                     : 
                                                    std::string{"mie"}))
                                                : (
                                                   (2U 
                                                    & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                                                     ? 
                                                    std::string{"mideleg"}
                                                     : 
                                                    std::string{"medeleg"})
                                                    : 
                                                   ((1U 
                                                     & (IData)(__Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__csr_register))
                                                     ? 
                                                    std::string{"misa"}
                                                     : 
                                                    std::string{"mstatus"}))))))))
                        : std::string{"csr register not tracked"})
                    : std::string{"csr register not tracked"})));
    vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csr 
        = __Vfunc_CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csrRegisterAssign__3__Vfuncout;
    if ((0x80U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
        if ((0x40U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
            if ((0x20U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                if ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                    vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
                        std::string{""};
                } else if ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                    vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
                        std::string{""};
                } else if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                    if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                        if ((0x8000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                            if ((0x4000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                                VL_SFORMAT_X(64,vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands
                                             ,"%@, %@, %2#",
                                             -1,&(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__dest),
                                             -1,&(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csr),
                                             5,(0x1fU 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U] 
                                                   >> 0x10U)));
                            } else if ((0x2000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                                VL_SFORMAT_X(64,vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands
                                             ,"%@, %@, %2#",
                                             -1,&(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__dest),
                                             -1,&(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csr),
                                             5,(0x1fU 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U] 
                                                   >> 0x10U)));
                            } else {
                                vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
                                    std::string{""};
                            }
                        } else if ((0x4000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                            VL_SFORMAT_X(64,vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands
                                         ,"%@, %@, %@",
                                         -1,&(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__dest),
                                         -1,&(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csr),
                                         -1,&(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__src1));
                        } else if ((0x2000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                            VL_SFORMAT_X(64,vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands
                                         ,"%@, %@, %@",
                                         -1,&(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__dest),
                                         -1,&(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__csr),
                                         -1,&(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__src1));
                        } else {
                            vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
                                std::string{""};
                        }
                    } else {
                        vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
                            std::string{""};
                    }
                } else {
                    vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
                        std::string{""};
                }
            } else if ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                if ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                    if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                        if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                            VL_SFORMAT_X(64,vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands
                                         ,"%@, pc + %8d",
                                         -1,&(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__dest),
                                         21,(0x1fffffU 
                                             & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[1U]));
                        } else {
                            vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
                                std::string{""};
                        }
                    } else {
                        vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
                            std::string{""};
                    }
                } else {
                    vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
                        std::string{""};
                }
            } else if ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                    if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                        VL_SFORMAT_X(64,vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands
                                     ,"%@, %@, %5d",
                                     -1,&(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__dest),
                                     -1,&(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__src1),
                                     12,(0xfffU & (
                                                   (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[2U] 
                                                    << 0xbU) 
                                                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[1U] 
                                                      >> 0x15U))));
                    } else {
                        vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
                            std::string{""};
                    }
                } else {
                    vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
                        std::string{""};
                }
            } else if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                    VL_SFORMAT_X(64,vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands
                                 ,"%@, %@, pc + %5d",
                                 -1,&(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__src1),
                                 -1,&(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__src2),
                                 13,(0x1fffU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[2U] 
                                                >> 0xdU)));
                } else {
                    vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
                        std::string{""};
                }
            } else {
                vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
                    std::string{""};
            }
        } else {
            vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
                std::string{""};
        }
    } else if ((0x40U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
        if ((0x20U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
            if ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
                    std::string{""};
            } else if ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                    if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                        VL_SFORMAT_X(64,vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands
                                     ,"%@, %7#",-1,
                                     &(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__dest),
                                     20,(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0U] 
                                         >> 0xcU));
                    } else {
                        vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
                            std::string{""};
                    }
                } else {
                    vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
                        std::string{""};
                }
            } else if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                    VL_SFORMAT_X(64,vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands
                                 ,"%@, %@, %@",-1,&(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__dest),
                                 -1,&(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__src1),
                                 -1,&(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__src2));
                } else {
                    vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
                        std::string{""};
                }
            } else {
                vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
                    std::string{""};
            }
        } else if ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
            vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
                std::string{""};
        } else if ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
            vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
                std::string{""};
        } else if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
            if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                VL_SFORMAT_X(64,vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands
                             ,"%@, %5d(%@)",-1,&(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__src2),
                             12,(0xfffU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[2U] 
                                           >> 1U)),
                             -1,&(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__src1));
            } else {
                vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
                    std::string{""};
            }
        } else {
            vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
                std::string{""};
        }
    } else if ((0x20U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
        if ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
            vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
                std::string{""};
        } else if ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
            if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                    VL_SFORMAT_X(64,vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands
                                 ,"%@, %7#",-1,&(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__dest),
                                 20,(vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0U] 
                                     >> 0xcU));
                } else {
                    vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
                        std::string{""};
                }
            } else {
                vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
                    std::string{""};
            }
        } else if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
            if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
                VL_SFORMAT_X(64,vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands
                             ,"%@, %@, %5d",-1,&(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__dest),
                             -1,&(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__src1),
                             12,(0xfffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[2U] 
                                            << 0xbU) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[1U] 
                                              >> 0x15U))));
            } else {
                vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
                    std::string{""};
            }
        } else {
            vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
                std::string{""};
        }
    } else if ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
            std::string{""};
    } else if ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
            std::string{""};
    } else if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
        if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[7U])) {
            VL_SFORMAT_X(64,vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands
                         ,"%@, %5d(%@)",-1,&(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__dest),
                         12,(0xfffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[2U] 
                                        << 0xbU) | 
                                       (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[1U] 
                                        >> 0x15U))),
                         -1,&(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__src1));
        } else {
            vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
                std::string{""};
        }
    } else {
        vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__cpu_track1__DOT__operands = 
            std::string{""};
    }
    vlSymsp->TOP__top_core__CORE__DOT__tspp_dcache_gen_bus_if.__PVT__wdata 
        = ((0U == (7U & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                         >> 0xdU))) ? ((0xff000000U 
                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[8U] 
                                           << 0x17U)) 
                                       | ((0xff0000U 
                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[8U] 
                                              << 0xfU)) 
                                          | ((0xff00U 
                                              & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[8U] 
                                                 << 7U)) 
                                             | (0xffU 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[8U] 
                                                   >> 1U)))))
            : ((1U == (7U & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                             >> 0xdU))) ? ((0xffff0000U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[8U] 
                                               << 0xfU)) 
                                           | (0xffffU 
                                              & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[8U] 
                                                 >> 1U)))
                : ((2U == (7U & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                 >> 0xdU))) ? ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[9U] 
                                                << 0x1fU) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[8U] 
                                                  >> 1U))
                    : 0U)));
    vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__fw_if.__PVT__load 
        = (IData)((0U != (0xc0000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU])));
    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out 
        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pma__DOT__pma_regs[
        (0xfU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                 >> 1U))];
    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out = 0U;
    if ((0x3a0U == (0xffcU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                              >> 1U)))) {
        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[
            (3U & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                   >> 1U))];
    } else if ((0x3b0U == (0xff0U & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                     >> 1U)))) {
        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out 
            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[
            (0xfU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                     >> 1U))];
    }
    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__mret 
        = ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
            >> 6U) & (3U == (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__mode__DOT__curr_priv_level)));
    vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__hazard_if.__PVT__fence_stall 
        = (1U & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                  >> 0x10U) & (~ ((IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__iflushed) 
                                  & (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__dflushed)))));
    vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__ifence_pulse 
        = (1U & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                  >> 0x10U) & (~ (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__ifence_reg))));
    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__env_m 
        = ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
            >> 7U) & (3U == (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__mode__DOT__curr_priv_level)));
    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__env_u 
        = ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
            >> 7U) & (0U == (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__mode__DOT__curr_priv_level)));
    vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__sramSEL 
        = (3U & ((3U == vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__state)
                  ? ((IData)(vlSelf->__PVT__CORE__DOT__sep_caches__DOT__genblk1__DOT__dcache__DOT__flush_idx) 
                     >> 3U) : ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                << 0x1cU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                             >> 4U))));
    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack = 0U;
    if ((0xbcU == (0xffU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                            >> 5U)))) {
        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack = 1U;
    } else if ((0xccU == (0xffU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                   >> 5U)))) {
        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack = 1U;
    }
    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack = 1U;
    if ((0x3a0U != (0xffcU & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                              >> 1U)))) {
        if ((0x3b0U != (0xff0U & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                  >> 1U)))) {
            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack = 0U;
        }
    }
    vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard 
        = ((0x8000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])
            ? ((0x4000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])
                ? 0U : ((0x2000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])
                         ? ((0U == (3U & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                          >> 1U))) ? 3U
                             : ((2U == (3U & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 1U)))
                                 ? 0xcU : 0U)) : ((4U 
                                                   & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU])
                                                   ? 
                                                  ((2U 
                                                    & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU])
                                                    ? 8U
                                                    : 4U)
                                                   : 
                                                  ((2U 
                                                    & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU])
                                                    ? 2U
                                                    : 1U))))
            : ((0x4000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])
                ? ((0x2000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])
                    ? 0U : 0xfU) : ((0x2000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])
                                     ? ((0U == (3U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 1U)))
                                         ? 3U : ((2U 
                                                  == 
                                                  (3U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      >> 1U)))
                                                  ? 0xcU
                                                  : 0U))
                                     : ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU])
                                         ? ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU])
                                             ? 8U : 4U)
                                         : ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU])
                                             ? 2U : 1U)))));
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation 
        = (IData)((0U != (0x3800U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU])));
    vlSelf->CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT____Vcellout__genblk1__BRA__0__KET____DOT__matcher____pinNumber5 
        = ((0x10U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[0U])
            ? ((8U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[0U])
                ? (((((((((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U])) 
                          | (1U == (3U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))) 
                         | (3U == (7U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))) 
                        | (7U == (0xfU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))) 
                       | (0xfU == (0x1fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))) 
                      | (0x1fU == (0x3fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))) 
                     | (0x3fU == (0x7fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))) 
                    | (0x7fU == (0xffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U])))
                    ? ((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))
                        ? ((0x1fffffffU & ((0x70000000U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 0x1cU)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 4U))) 
                           == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                               >> 1U)) : ((1U == (3U 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))
                                           ? ((0xfffffffU 
                                               & ((0x38000000U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                      << 0x1bU)) 
                                                  | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                     >> 5U))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                                  >> 2U))
                                           : ((3U == 
                                               (7U 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))
                                               ? ((0x7ffffffU 
                                                   & ((0x1c000000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x1aU)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 6U))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                                   >> 3U))
                                               : ((7U 
                                                   == 
                                                   (0xfU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))
                                                   ? 
                                                  ((0x3ffffffU 
                                                    & ((0xe000000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x19U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 7U))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                                    >> 4U))
                                                   : 
                                                  ((0xfU 
                                                    == 
                                                    (0x1fU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))
                                                    ? 
                                                   ((0x1ffffffU 
                                                     & ((0x7000000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x18U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 8U))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                                     >> 5U))
                                                    : 
                                                   ((0x1fU 
                                                     == 
                                                     (0x3fU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))
                                                     ? 
                                                    ((0xffffffU 
                                                      & ((0x3800000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x17U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 9U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                                      >> 6U))
                                                     : 
                                                    ((0x3fU 
                                                      == 
                                                      (0x7fU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))
                                                      ? 
                                                     ((0x7fffffU 
                                                       & ((0x1c00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x16U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xaU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                                       >> 7U))
                                                      : 
                                                     ((0x3fffffU 
                                                       & ((0xe00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x15U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xbU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                                       >> 8U)))))))))
                    : (((((((((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U])) 
                              | (0x1ffU == (0x3ffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))) 
                             | (0x3ffU == (0x7ffU & 
                                           vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))) 
                            | (0x7ffU == (0xfffU & 
                                          vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))) 
                           | (0xfffU == (0x1fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))) 
                          | (0x1fffU == (0x3fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))) 
                         | (0x3fffU == (0x7fffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))) 
                        | (0x7fffU == (0xffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U])))
                        ? ((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))
                            ? ((0x1fffffU & ((0x700000U 
                                              & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                 << 0x14U)) 
                                             | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                >> 0xcU))) 
                               == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                   >> 9U)) : ((0x1ffU 
                                               == (0x3ffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))
                                               ? ((0xfffffU 
                                                   & ((0x380000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x13U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0xdU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                                   >> 0xaU))
                                               : ((0x3ffU 
                                                   == 
                                                   (0x7ffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))
                                                   ? 
                                                  ((0x7ffffU 
                                                    & ((0x1c0000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x12U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 0xeU))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                                    >> 0xbU))
                                                   : 
                                                  ((0x7ffU 
                                                    == 
                                                    (0xfffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))
                                                    ? 
                                                   ((0x3ffffU 
                                                     & ((0xe0000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x11U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 0xfU))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                                     >> 0xcU))
                                                    : 
                                                   ((0xfffU 
                                                     == 
                                                     (0x1fffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))
                                                     ? 
                                                    ((0x1ffffU 
                                                      & ((0x70000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x10U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 0x10U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                                      >> 0xdU))
                                                     : 
                                                    ((0x1fffU 
                                                      == 
                                                      (0x3fffU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))
                                                      ? 
                                                     ((0xffffU 
                                                       & ((0x38000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0xfU)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0x11U))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                                       >> 0xeU))
                                                      : 
                                                     ((0x3fffU 
                                                       == 
                                                       (0x7fffU 
                                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))
                                                       ? 
                                                      ((0x7fffU 
                                                        & ((0x1c000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xeU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x12U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                                        >> 0xfU))
                                                       : 
                                                      ((0x3fffU 
                                                        & ((0xe000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xdU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x13U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                                        >> 0x10U)))))))))
                        : (((((((((0xffffU == (0x1ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U])) 
                                  | (0x1ffffU == (0x3ffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))) 
                                 | (0x3ffffU == (0x7ffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))) 
                                | (0x7ffffU == (0xfffffU 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))) 
                               | (0xfffffU == (0x1fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))) 
                              | (0x1fffffU == (0x3fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))) 
                             | (0x3fffffU == (0x7fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))) 
                            | (0x7fffffU == (0xffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U])))
                            ? ((0xffffU == (0x1ffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))
                                ? ((0x1fffU & ((0x7000U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xcU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x14U))) 
                                   == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                       >> 0x11U)) : 
                               ((0x1ffffU == (0x3ffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))
                                 ? ((0xfffU & ((0x3800U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xbU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x15U))) 
                                    == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                        >> 0x12U)) : 
                                ((0x3ffffU == (0x7ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))
                                  ? ((0x7ffU & ((0x1c00U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 0xaU)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x16U))) 
                                     == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                         >> 0x13U))
                                  : ((0x7ffffU == (0xfffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))
                                      ? ((0x3ffU & 
                                          ((0xe00U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 9U)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 0x17U))) 
                                         == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                             >> 0x14U))
                                      : ((0xfffffU 
                                          == (0x1fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))
                                          ? ((0x1ffU 
                                              & ((0x700U 
                                                  & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                     << 8U)) 
                                                 | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                    >> 0x18U))) 
                                             == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                                 >> 0x15U))
                                          : ((0x1fffffU 
                                              == (0x3fffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))
                                              ? ((0xffU 
                                                  & ((0x380U 
                                                      & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                         << 7U)) 
                                                     | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                        >> 0x19U))) 
                                                 == 
                                                 (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                                  >> 0x16U))
                                              : ((0x3fffffU 
                                                  == 
                                                  (0x7fffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))
                                                  ? 
                                                 ((0x7fU 
                                                   & ((0x1c0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 6U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1aU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                                   >> 0x17U))
                                                  : 
                                                 ((0x3fU 
                                                   & ((0xe0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 5U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1bU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                                   >> 0x18U)))))))))
                            : (((((((((0xffffffU == 
                                       (0x1ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U])) 
                                      | (0x1ffffffU 
                                         == (0x3ffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))) 
                                     | (0x3ffffffU 
                                        == (0x7ffffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))) 
                                    | (0x7ffffffU == 
                                       (0xfffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))) 
                                   | (0xfffffffU == 
                                      (0x1fffffffU 
                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))) 
                                  | (0x1fffffffU == 
                                     (0x3fffffffU & 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))) 
                                 | (0x3fffffffU == 
                                    (0x7fffffffU & 
                                     vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))) 
                                | ((0x7fffffffU == 
                                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]) 
                                   | (0xffffffffU == 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))) 
                               & ((0xffffffU == (0x1ffffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))
                                   ? ((0x1fU & ((0x70U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 4U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1cU))) 
                                      == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                          >> 0x19U))
                                   : ((0x1ffffffU == 
                                       (0x3ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))
                                       ? ((0xfU & (
                                                   (0x38U 
                                                    & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                       << 3U)) 
                                                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      >> 0x1dU))) 
                                          == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                              >> 0x1aU))
                                       : ((0x3ffffffU 
                                           == (0x7ffffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))
                                           ? ((7U & 
                                               ((0x1cU 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 2U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1eU))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                                  >> 0x1bU))
                                           : ((0x7ffffffU 
                                               == (0xfffffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))
                                               ? ((3U 
                                                   & ((0xeU 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 1U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1fU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                                   >> 0x1cU))
                                               : ((0xfffffffU 
                                                   == 
                                                   (0x1fffffffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))
                                                   ? 
                                                  ((1U 
                                                    & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU]) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                                    >> 0x1dU))
                                                   : 
                                                  ((0x1fffffffU 
                                                    == 
                                                    (0x3fffffffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))
                                                    ? 
                                                   (0U 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                                     >> 0x1eU))
                                                    : 
                                                   ((0x3fffffffU 
                                                     != 
                                                     (0x7fffffffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U])) 
                                                    | (0U 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                                                        >> 0x1fU)))))))))))))
                : ((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                    << 0x1dU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                 >> 3U))) 
                   == vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))
            : ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[0U] 
                >> 3U) & ((0U < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]) 
                          & ((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                              << 0x1dU) 
                                             | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                >> 3U))) 
                             < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]))));
    vlSelf->CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT____Vcellout__genblk1__BRA__1__KET____DOT__matcher____pinNumber5 
        = ((0x1000U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[0U])
            ? ((0x800U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[0U])
                ? (((((((((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U])) 
                          | (1U == (3U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))) 
                         | (3U == (7U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))) 
                        | (7U == (0xfU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))) 
                       | (0xfU == (0x1fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))) 
                      | (0x1fU == (0x3fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))) 
                     | (0x3fU == (0x7fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))) 
                    | (0x7fU == (0xffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U])))
                    ? ((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))
                        ? ((0x1fffffffU & ((0x70000000U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 0x1cU)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 4U))) 
                           == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                               >> 1U)) : ((1U == (3U 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))
                                           ? ((0xfffffffU 
                                               & ((0x38000000U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                      << 0x1bU)) 
                                                  | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                     >> 5U))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                                  >> 2U))
                                           : ((3U == 
                                               (7U 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))
                                               ? ((0x7ffffffU 
                                                   & ((0x1c000000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x1aU)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 6U))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                                   >> 3U))
                                               : ((7U 
                                                   == 
                                                   (0xfU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))
                                                   ? 
                                                  ((0x3ffffffU 
                                                    & ((0xe000000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x19U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 7U))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                                    >> 4U))
                                                   : 
                                                  ((0xfU 
                                                    == 
                                                    (0x1fU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))
                                                    ? 
                                                   ((0x1ffffffU 
                                                     & ((0x7000000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x18U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 8U))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                                     >> 5U))
                                                    : 
                                                   ((0x1fU 
                                                     == 
                                                     (0x3fU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))
                                                     ? 
                                                    ((0xffffffU 
                                                      & ((0x3800000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x17U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 9U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                                      >> 6U))
                                                     : 
                                                    ((0x3fU 
                                                      == 
                                                      (0x7fU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))
                                                      ? 
                                                     ((0x7fffffU 
                                                       & ((0x1c00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x16U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xaU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                                       >> 7U))
                                                      : 
                                                     ((0x3fffffU 
                                                       & ((0xe00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x15U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xbU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                                       >> 8U)))))))))
                    : (((((((((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U])) 
                              | (0x1ffU == (0x3ffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))) 
                             | (0x3ffU == (0x7ffU & 
                                           vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))) 
                            | (0x7ffU == (0xfffU & 
                                          vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))) 
                           | (0xfffU == (0x1fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))) 
                          | (0x1fffU == (0x3fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))) 
                         | (0x3fffU == (0x7fffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))) 
                        | (0x7fffU == (0xffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U])))
                        ? ((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))
                            ? ((0x1fffffU & ((0x700000U 
                                              & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                 << 0x14U)) 
                                             | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                >> 0xcU))) 
                               == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                   >> 9U)) : ((0x1ffU 
                                               == (0x3ffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))
                                               ? ((0xfffffU 
                                                   & ((0x380000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x13U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0xdU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                                   >> 0xaU))
                                               : ((0x3ffU 
                                                   == 
                                                   (0x7ffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))
                                                   ? 
                                                  ((0x7ffffU 
                                                    & ((0x1c0000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x12U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 0xeU))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                                    >> 0xbU))
                                                   : 
                                                  ((0x7ffU 
                                                    == 
                                                    (0xfffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))
                                                    ? 
                                                   ((0x3ffffU 
                                                     & ((0xe0000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x11U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 0xfU))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                                     >> 0xcU))
                                                    : 
                                                   ((0xfffU 
                                                     == 
                                                     (0x1fffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))
                                                     ? 
                                                    ((0x1ffffU 
                                                      & ((0x70000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x10U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 0x10U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                                      >> 0xdU))
                                                     : 
                                                    ((0x1fffU 
                                                      == 
                                                      (0x3fffU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))
                                                      ? 
                                                     ((0xffffU 
                                                       & ((0x38000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0xfU)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0x11U))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                                       >> 0xeU))
                                                      : 
                                                     ((0x3fffU 
                                                       == 
                                                       (0x7fffU 
                                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))
                                                       ? 
                                                      ((0x7fffU 
                                                        & ((0x1c000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xeU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x12U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                                        >> 0xfU))
                                                       : 
                                                      ((0x3fffU 
                                                        & ((0xe000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xdU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x13U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                                        >> 0x10U)))))))))
                        : (((((((((0xffffU == (0x1ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U])) 
                                  | (0x1ffffU == (0x3ffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))) 
                                 | (0x3ffffU == (0x7ffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))) 
                                | (0x7ffffU == (0xfffffU 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))) 
                               | (0xfffffU == (0x1fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))) 
                              | (0x1fffffU == (0x3fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))) 
                             | (0x3fffffU == (0x7fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))) 
                            | (0x7fffffU == (0xffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U])))
                            ? ((0xffffU == (0x1ffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))
                                ? ((0x1fffU & ((0x7000U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xcU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x14U))) 
                                   == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                       >> 0x11U)) : 
                               ((0x1ffffU == (0x3ffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))
                                 ? ((0xfffU & ((0x3800U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xbU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x15U))) 
                                    == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                        >> 0x12U)) : 
                                ((0x3ffffU == (0x7ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))
                                  ? ((0x7ffU & ((0x1c00U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 0xaU)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x16U))) 
                                     == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                         >> 0x13U))
                                  : ((0x7ffffU == (0xfffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))
                                      ? ((0x3ffU & 
                                          ((0xe00U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 9U)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 0x17U))) 
                                         == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                             >> 0x14U))
                                      : ((0xfffffU 
                                          == (0x1fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))
                                          ? ((0x1ffU 
                                              & ((0x700U 
                                                  & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                     << 8U)) 
                                                 | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                    >> 0x18U))) 
                                             == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                                 >> 0x15U))
                                          : ((0x1fffffU 
                                              == (0x3fffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))
                                              ? ((0xffU 
                                                  & ((0x380U 
                                                      & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                         << 7U)) 
                                                     | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                        >> 0x19U))) 
                                                 == 
                                                 (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                                  >> 0x16U))
                                              : ((0x3fffffU 
                                                  == 
                                                  (0x7fffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))
                                                  ? 
                                                 ((0x7fU 
                                                   & ((0x1c0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 6U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1aU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                                   >> 0x17U))
                                                  : 
                                                 ((0x3fU 
                                                   & ((0xe0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 5U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1bU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                                   >> 0x18U)))))))))
                            : (((((((((0xffffffU == 
                                       (0x1ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U])) 
                                      | (0x1ffffffU 
                                         == (0x3ffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))) 
                                     | (0x3ffffffU 
                                        == (0x7ffffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))) 
                                    | (0x7ffffffU == 
                                       (0xfffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))) 
                                   | (0xfffffffU == 
                                      (0x1fffffffU 
                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))) 
                                  | (0x1fffffffU == 
                                     (0x3fffffffU & 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))) 
                                 | (0x3fffffffU == 
                                    (0x7fffffffU & 
                                     vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))) 
                                | ((0x7fffffffU == 
                                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]) 
                                   | (0xffffffffU == 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))) 
                               & ((0xffffffU == (0x1ffffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))
                                   ? ((0x1fU & ((0x70U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 4U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1cU))) 
                                      == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                          >> 0x19U))
                                   : ((0x1ffffffU == 
                                       (0x3ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))
                                       ? ((0xfU & (
                                                   (0x38U 
                                                    & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                       << 3U)) 
                                                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      >> 0x1dU))) 
                                          == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                              >> 0x1aU))
                                       : ((0x3ffffffU 
                                           == (0x7ffffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))
                                           ? ((7U & 
                                               ((0x1cU 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 2U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1eU))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                                  >> 0x1bU))
                                           : ((0x7ffffffU 
                                               == (0xfffffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))
                                               ? ((3U 
                                                   & ((0xeU 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 1U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1fU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                                   >> 0x1cU))
                                               : ((0xfffffffU 
                                                   == 
                                                   (0x1fffffffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))
                                                   ? 
                                                  ((1U 
                                                    & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU]) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                                    >> 0x1dU))
                                                   : 
                                                  ((0x1fffffffU 
                                                    == 
                                                    (0x3fffffffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))
                                                    ? 
                                                   (0U 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                                     >> 0x1eU))
                                                    : 
                                                   ((0x3fffffffU 
                                                     != 
                                                     (0x7fffffffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U])) 
                                                    | (0U 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                                                        >> 0x1fU)))))))))))))
                : ((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                    << 0x1dU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                 >> 3U))) 
                   == vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]))
            : ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[0U] 
                >> 0xbU) & ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U] 
                             < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]) 
                            & (((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                 << 0x1dU) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 3U))) 
                                >= vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0U]) 
                               & ((0x3fffffffU & ((
                                                   vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0x1dU) 
                                                  | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                     >> 3U))) 
                                  < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U])))));
    vlSelf->CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT____Vcellout__genblk1__BRA__2__KET____DOT__matcher____pinNumber5 
        = ((0x100000U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[0U])
            ? ((0x80000U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[0U])
                ? (((((((((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U])) 
                          | (1U == (3U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))) 
                         | (3U == (7U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))) 
                        | (7U == (0xfU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))) 
                       | (0xfU == (0x1fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))) 
                      | (0x1fU == (0x3fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))) 
                     | (0x3fU == (0x7fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))) 
                    | (0x7fU == (0xffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U])))
                    ? ((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))
                        ? ((0x1fffffffU & ((0x70000000U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 0x1cU)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 4U))) 
                           == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                               >> 1U)) : ((1U == (3U 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))
                                           ? ((0xfffffffU 
                                               & ((0x38000000U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                      << 0x1bU)) 
                                                  | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                     >> 5U))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                                  >> 2U))
                                           : ((3U == 
                                               (7U 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))
                                               ? ((0x7ffffffU 
                                                   & ((0x1c000000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x1aU)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 6U))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                                   >> 3U))
                                               : ((7U 
                                                   == 
                                                   (0xfU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))
                                                   ? 
                                                  ((0x3ffffffU 
                                                    & ((0xe000000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x19U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 7U))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                                    >> 4U))
                                                   : 
                                                  ((0xfU 
                                                    == 
                                                    (0x1fU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))
                                                    ? 
                                                   ((0x1ffffffU 
                                                     & ((0x7000000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x18U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 8U))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                                     >> 5U))
                                                    : 
                                                   ((0x1fU 
                                                     == 
                                                     (0x3fU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))
                                                     ? 
                                                    ((0xffffffU 
                                                      & ((0x3800000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x17U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 9U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                                      >> 6U))
                                                     : 
                                                    ((0x3fU 
                                                      == 
                                                      (0x7fU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))
                                                      ? 
                                                     ((0x7fffffU 
                                                       & ((0x1c00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x16U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xaU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                                       >> 7U))
                                                      : 
                                                     ((0x3fffffU 
                                                       & ((0xe00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x15U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xbU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                                       >> 8U)))))))))
                    : (((((((((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U])) 
                              | (0x1ffU == (0x3ffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))) 
                             | (0x3ffU == (0x7ffU & 
                                           vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))) 
                            | (0x7ffU == (0xfffU & 
                                          vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))) 
                           | (0xfffU == (0x1fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))) 
                          | (0x1fffU == (0x3fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))) 
                         | (0x3fffU == (0x7fffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))) 
                        | (0x7fffU == (0xffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U])))
                        ? ((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))
                            ? ((0x1fffffU & ((0x700000U 
                                              & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                 << 0x14U)) 
                                             | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                >> 0xcU))) 
                               == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                   >> 9U)) : ((0x1ffU 
                                               == (0x3ffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))
                                               ? ((0xfffffU 
                                                   & ((0x380000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x13U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0xdU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                                   >> 0xaU))
                                               : ((0x3ffU 
                                                   == 
                                                   (0x7ffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))
                                                   ? 
                                                  ((0x7ffffU 
                                                    & ((0x1c0000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x12U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 0xeU))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                                    >> 0xbU))
                                                   : 
                                                  ((0x7ffU 
                                                    == 
                                                    (0xfffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))
                                                    ? 
                                                   ((0x3ffffU 
                                                     & ((0xe0000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x11U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 0xfU))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                                     >> 0xcU))
                                                    : 
                                                   ((0xfffU 
                                                     == 
                                                     (0x1fffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))
                                                     ? 
                                                    ((0x1ffffU 
                                                      & ((0x70000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x10U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 0x10U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                                      >> 0xdU))
                                                     : 
                                                    ((0x1fffU 
                                                      == 
                                                      (0x3fffU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))
                                                      ? 
                                                     ((0xffffU 
                                                       & ((0x38000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0xfU)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0x11U))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                                       >> 0xeU))
                                                      : 
                                                     ((0x3fffU 
                                                       == 
                                                       (0x7fffU 
                                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))
                                                       ? 
                                                      ((0x7fffU 
                                                        & ((0x1c000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xeU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x12U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                                        >> 0xfU))
                                                       : 
                                                      ((0x3fffU 
                                                        & ((0xe000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xdU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x13U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                                        >> 0x10U)))))))))
                        : (((((((((0xffffU == (0x1ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U])) 
                                  | (0x1ffffU == (0x3ffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))) 
                                 | (0x3ffffU == (0x7ffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))) 
                                | (0x7ffffU == (0xfffffU 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))) 
                               | (0xfffffU == (0x1fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))) 
                              | (0x1fffffU == (0x3fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))) 
                             | (0x3fffffU == (0x7fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))) 
                            | (0x7fffffU == (0xffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U])))
                            ? ((0xffffU == (0x1ffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))
                                ? ((0x1fffU & ((0x7000U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xcU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x14U))) 
                                   == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                       >> 0x11U)) : 
                               ((0x1ffffU == (0x3ffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))
                                 ? ((0xfffU & ((0x3800U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xbU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x15U))) 
                                    == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                        >> 0x12U)) : 
                                ((0x3ffffU == (0x7ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))
                                  ? ((0x7ffU & ((0x1c00U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 0xaU)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x16U))) 
                                     == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                         >> 0x13U))
                                  : ((0x7ffffU == (0xfffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))
                                      ? ((0x3ffU & 
                                          ((0xe00U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 9U)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 0x17U))) 
                                         == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                             >> 0x14U))
                                      : ((0xfffffU 
                                          == (0x1fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))
                                          ? ((0x1ffU 
                                              & ((0x700U 
                                                  & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                     << 8U)) 
                                                 | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                    >> 0x18U))) 
                                             == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                                 >> 0x15U))
                                          : ((0x1fffffU 
                                              == (0x3fffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))
                                              ? ((0xffU 
                                                  & ((0x380U 
                                                      & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                         << 7U)) 
                                                     | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                        >> 0x19U))) 
                                                 == 
                                                 (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                                  >> 0x16U))
                                              : ((0x3fffffU 
                                                  == 
                                                  (0x7fffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))
                                                  ? 
                                                 ((0x7fU 
                                                   & ((0x1c0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 6U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1aU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                                   >> 0x17U))
                                                  : 
                                                 ((0x3fU 
                                                   & ((0xe0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 5U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1bU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                                   >> 0x18U)))))))))
                            : (((((((((0xffffffU == 
                                       (0x1ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U])) 
                                      | (0x1ffffffU 
                                         == (0x3ffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))) 
                                     | (0x3ffffffU 
                                        == (0x7ffffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))) 
                                    | (0x7ffffffU == 
                                       (0xfffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))) 
                                   | (0xfffffffU == 
                                      (0x1fffffffU 
                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))) 
                                  | (0x1fffffffU == 
                                     (0x3fffffffU & 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))) 
                                 | (0x3fffffffU == 
                                    (0x7fffffffU & 
                                     vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))) 
                                | ((0x7fffffffU == 
                                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]) 
                                   | (0xffffffffU == 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))) 
                               & ((0xffffffU == (0x1ffffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))
                                   ? ((0x1fU & ((0x70U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 4U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1cU))) 
                                      == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                          >> 0x19U))
                                   : ((0x1ffffffU == 
                                       (0x3ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))
                                       ? ((0xfU & (
                                                   (0x38U 
                                                    & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                       << 3U)) 
                                                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      >> 0x1dU))) 
                                          == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                              >> 0x1aU))
                                       : ((0x3ffffffU 
                                           == (0x7ffffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))
                                           ? ((7U & 
                                               ((0x1cU 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 2U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1eU))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                                  >> 0x1bU))
                                           : ((0x7ffffffU 
                                               == (0xfffffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))
                                               ? ((3U 
                                                   & ((0xeU 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 1U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1fU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                                   >> 0x1cU))
                                               : ((0xfffffffU 
                                                   == 
                                                   (0x1fffffffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))
                                                   ? 
                                                  ((1U 
                                                    & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU]) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                                    >> 0x1dU))
                                                   : 
                                                  ((0x1fffffffU 
                                                    == 
                                                    (0x3fffffffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))
                                                    ? 
                                                   (0U 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                                     >> 0x1eU))
                                                    : 
                                                   ((0x3fffffffU 
                                                     != 
                                                     (0x7fffffffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U])) 
                                                    | (0U 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                                                        >> 0x1fU)))))))))))))
                : ((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                    << 0x1dU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                 >> 3U))) 
                   == vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]))
            : ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[0U] 
                >> 0x13U) & ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U] 
                              < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]) 
                             & (((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                  << 0x1dU) 
                                                 | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                    >> 3U))) 
                                 >= vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[1U]) 
                                & ((0x3fffffffU & (
                                                   (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 0x1dU) 
                                                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      >> 3U))) 
                                   < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U])))));
    vlSelf->CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT____Vcellout__genblk1__BRA__3__KET____DOT__matcher____pinNumber5 
        = ((0x10000000U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[0U])
            ? ((0x8000000U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[0U])
                ? (((((((((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U])) 
                          | (1U == (3U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))) 
                         | (3U == (7U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))) 
                        | (7U == (0xfU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))) 
                       | (0xfU == (0x1fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))) 
                      | (0x1fU == (0x3fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))) 
                     | (0x3fU == (0x7fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))) 
                    | (0x7fU == (0xffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U])))
                    ? ((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))
                        ? ((0x1fffffffU & ((0x70000000U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 0x1cU)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 4U))) 
                           == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                               >> 1U)) : ((1U == (3U 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))
                                           ? ((0xfffffffU 
                                               & ((0x38000000U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                      << 0x1bU)) 
                                                  | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                     >> 5U))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                                  >> 2U))
                                           : ((3U == 
                                               (7U 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))
                                               ? ((0x7ffffffU 
                                                   & ((0x1c000000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x1aU)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 6U))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                                   >> 3U))
                                               : ((7U 
                                                   == 
                                                   (0xfU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))
                                                   ? 
                                                  ((0x3ffffffU 
                                                    & ((0xe000000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x19U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 7U))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                                    >> 4U))
                                                   : 
                                                  ((0xfU 
                                                    == 
                                                    (0x1fU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))
                                                    ? 
                                                   ((0x1ffffffU 
                                                     & ((0x7000000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x18U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 8U))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                                     >> 5U))
                                                    : 
                                                   ((0x1fU 
                                                     == 
                                                     (0x3fU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))
                                                     ? 
                                                    ((0xffffffU 
                                                      & ((0x3800000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x17U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 9U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                                      >> 6U))
                                                     : 
                                                    ((0x3fU 
                                                      == 
                                                      (0x7fU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))
                                                      ? 
                                                     ((0x7fffffU 
                                                       & ((0x1c00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x16U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xaU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                                       >> 7U))
                                                      : 
                                                     ((0x3fffffU 
                                                       & ((0xe00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x15U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xbU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                                       >> 8U)))))))))
                    : (((((((((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U])) 
                              | (0x1ffU == (0x3ffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))) 
                             | (0x3ffU == (0x7ffU & 
                                           vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))) 
                            | (0x7ffU == (0xfffU & 
                                          vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))) 
                           | (0xfffU == (0x1fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))) 
                          | (0x1fffU == (0x3fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))) 
                         | (0x3fffU == (0x7fffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))) 
                        | (0x7fffU == (0xffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U])))
                        ? ((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))
                            ? ((0x1fffffU & ((0x700000U 
                                              & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                 << 0x14U)) 
                                             | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                >> 0xcU))) 
                               == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                   >> 9U)) : ((0x1ffU 
                                               == (0x3ffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))
                                               ? ((0xfffffU 
                                                   & ((0x380000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x13U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0xdU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                                   >> 0xaU))
                                               : ((0x3ffU 
                                                   == 
                                                   (0x7ffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))
                                                   ? 
                                                  ((0x7ffffU 
                                                    & ((0x1c0000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x12U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 0xeU))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                                    >> 0xbU))
                                                   : 
                                                  ((0x7ffU 
                                                    == 
                                                    (0xfffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))
                                                    ? 
                                                   ((0x3ffffU 
                                                     & ((0xe0000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x11U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 0xfU))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                                     >> 0xcU))
                                                    : 
                                                   ((0xfffU 
                                                     == 
                                                     (0x1fffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))
                                                     ? 
                                                    ((0x1ffffU 
                                                      & ((0x70000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x10U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 0x10U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                                      >> 0xdU))
                                                     : 
                                                    ((0x1fffU 
                                                      == 
                                                      (0x3fffU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))
                                                      ? 
                                                     ((0xffffU 
                                                       & ((0x38000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0xfU)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0x11U))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                                       >> 0xeU))
                                                      : 
                                                     ((0x3fffU 
                                                       == 
                                                       (0x7fffU 
                                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))
                                                       ? 
                                                      ((0x7fffU 
                                                        & ((0x1c000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xeU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x12U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                                        >> 0xfU))
                                                       : 
                                                      ((0x3fffU 
                                                        & ((0xe000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xdU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x13U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                                        >> 0x10U)))))))))
                        : (((((((((0xffffU == (0x1ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U])) 
                                  | (0x1ffffU == (0x3ffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))) 
                                 | (0x3ffffU == (0x7ffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))) 
                                | (0x7ffffU == (0xfffffU 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))) 
                               | (0xfffffU == (0x1fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))) 
                              | (0x1fffffU == (0x3fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))) 
                             | (0x3fffffU == (0x7fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))) 
                            | (0x7fffffU == (0xffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U])))
                            ? ((0xffffU == (0x1ffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))
                                ? ((0x1fffU & ((0x7000U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xcU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x14U))) 
                                   == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                       >> 0x11U)) : 
                               ((0x1ffffU == (0x3ffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))
                                 ? ((0xfffU & ((0x3800U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xbU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x15U))) 
                                    == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                        >> 0x12U)) : 
                                ((0x3ffffU == (0x7ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))
                                  ? ((0x7ffU & ((0x1c00U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 0xaU)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x16U))) 
                                     == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                         >> 0x13U))
                                  : ((0x7ffffU == (0xfffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))
                                      ? ((0x3ffU & 
                                          ((0xe00U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 9U)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 0x17U))) 
                                         == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                             >> 0x14U))
                                      : ((0xfffffU 
                                          == (0x1fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))
                                          ? ((0x1ffU 
                                              & ((0x700U 
                                                  & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                     << 8U)) 
                                                 | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                    >> 0x18U))) 
                                             == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                                 >> 0x15U))
                                          : ((0x1fffffU 
                                              == (0x3fffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))
                                              ? ((0xffU 
                                                  & ((0x380U 
                                                      & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                         << 7U)) 
                                                     | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                        >> 0x19U))) 
                                                 == 
                                                 (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                                  >> 0x16U))
                                              : ((0x3fffffU 
                                                  == 
                                                  (0x7fffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))
                                                  ? 
                                                 ((0x7fU 
                                                   & ((0x1c0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 6U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1aU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                                   >> 0x17U))
                                                  : 
                                                 ((0x3fU 
                                                   & ((0xe0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 5U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1bU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                                   >> 0x18U)))))))))
                            : (((((((((0xffffffU == 
                                       (0x1ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U])) 
                                      | (0x1ffffffU 
                                         == (0x3ffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))) 
                                     | (0x3ffffffU 
                                        == (0x7ffffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))) 
                                    | (0x7ffffffU == 
                                       (0xfffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))) 
                                   | (0xfffffffU == 
                                      (0x1fffffffU 
                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))) 
                                  | (0x1fffffffU == 
                                     (0x3fffffffU & 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))) 
                                 | (0x3fffffffU == 
                                    (0x7fffffffU & 
                                     vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))) 
                                | ((0x7fffffffU == 
                                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]) 
                                   | (0xffffffffU == 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))) 
                               & ((0xffffffU == (0x1ffffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))
                                   ? ((0x1fU & ((0x70U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 4U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1cU))) 
                                      == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                          >> 0x19U))
                                   : ((0x1ffffffU == 
                                       (0x3ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))
                                       ? ((0xfU & (
                                                   (0x38U 
                                                    & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                       << 3U)) 
                                                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      >> 0x1dU))) 
                                          == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                              >> 0x1aU))
                                       : ((0x3ffffffU 
                                           == (0x7ffffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))
                                           ? ((7U & 
                                               ((0x1cU 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 2U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1eU))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                                  >> 0x1bU))
                                           : ((0x7ffffffU 
                                               == (0xfffffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))
                                               ? ((3U 
                                                   & ((0xeU 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 1U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1fU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                                   >> 0x1cU))
                                               : ((0xfffffffU 
                                                   == 
                                                   (0x1fffffffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))
                                                   ? 
                                                  ((1U 
                                                    & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU]) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                                    >> 0x1dU))
                                                   : 
                                                  ((0x1fffffffU 
                                                    == 
                                                    (0x3fffffffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))
                                                    ? 
                                                   (0U 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                                     >> 0x1eU))
                                                    : 
                                                   ((0x3fffffffU 
                                                     != 
                                                     (0x7fffffffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U])) 
                                                    | (0U 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                                                        >> 0x1fU)))))))))))))
                : ((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                    << 0x1dU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                 >> 3U))) 
                   == vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]))
            : ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[0U] 
                >> 0x1bU) & ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U] 
                              < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]) 
                             & (((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                  << 0x1dU) 
                                                 | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                    >> 3U))) 
                                 >= vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[2U]) 
                                & ((0x3fffffffU & (
                                                   (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 0x1dU) 
                                                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      >> 3U))) 
                                   < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U])))));
    vlSelf->CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT____Vcellout__genblk1__BRA__4__KET____DOT__matcher____pinNumber5 
        = ((0x10U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[1U])
            ? ((8U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[1U])
                ? (((((((((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U])) 
                          | (1U == (3U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))) 
                         | (3U == (7U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))) 
                        | (7U == (0xfU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))) 
                       | (0xfU == (0x1fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))) 
                      | (0x1fU == (0x3fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))) 
                     | (0x3fU == (0x7fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))) 
                    | (0x7fU == (0xffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U])))
                    ? ((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))
                        ? ((0x1fffffffU & ((0x70000000U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 0x1cU)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 4U))) 
                           == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                               >> 1U)) : ((1U == (3U 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))
                                           ? ((0xfffffffU 
                                               & ((0x38000000U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                      << 0x1bU)) 
                                                  | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                     >> 5U))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                                  >> 2U))
                                           : ((3U == 
                                               (7U 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))
                                               ? ((0x7ffffffU 
                                                   & ((0x1c000000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x1aU)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 6U))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                                   >> 3U))
                                               : ((7U 
                                                   == 
                                                   (0xfU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))
                                                   ? 
                                                  ((0x3ffffffU 
                                                    & ((0xe000000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x19U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 7U))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                                    >> 4U))
                                                   : 
                                                  ((0xfU 
                                                    == 
                                                    (0x1fU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))
                                                    ? 
                                                   ((0x1ffffffU 
                                                     & ((0x7000000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x18U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 8U))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                                     >> 5U))
                                                    : 
                                                   ((0x1fU 
                                                     == 
                                                     (0x3fU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))
                                                     ? 
                                                    ((0xffffffU 
                                                      & ((0x3800000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x17U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 9U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                                      >> 6U))
                                                     : 
                                                    ((0x3fU 
                                                      == 
                                                      (0x7fU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))
                                                      ? 
                                                     ((0x7fffffU 
                                                       & ((0x1c00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x16U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xaU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                                       >> 7U))
                                                      : 
                                                     ((0x3fffffU 
                                                       & ((0xe00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x15U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xbU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                                       >> 8U)))))))))
                    : (((((((((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U])) 
                              | (0x1ffU == (0x3ffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))) 
                             | (0x3ffU == (0x7ffU & 
                                           vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))) 
                            | (0x7ffU == (0xfffU & 
                                          vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))) 
                           | (0xfffU == (0x1fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))) 
                          | (0x1fffU == (0x3fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))) 
                         | (0x3fffU == (0x7fffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))) 
                        | (0x7fffU == (0xffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U])))
                        ? ((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))
                            ? ((0x1fffffU & ((0x700000U 
                                              & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                 << 0x14U)) 
                                             | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                >> 0xcU))) 
                               == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                   >> 9U)) : ((0x1ffU 
                                               == (0x3ffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))
                                               ? ((0xfffffU 
                                                   & ((0x380000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x13U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0xdU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                                   >> 0xaU))
                                               : ((0x3ffU 
                                                   == 
                                                   (0x7ffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))
                                                   ? 
                                                  ((0x7ffffU 
                                                    & ((0x1c0000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x12U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 0xeU))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                                    >> 0xbU))
                                                   : 
                                                  ((0x7ffU 
                                                    == 
                                                    (0xfffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))
                                                    ? 
                                                   ((0x3ffffU 
                                                     & ((0xe0000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x11U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 0xfU))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                                     >> 0xcU))
                                                    : 
                                                   ((0xfffU 
                                                     == 
                                                     (0x1fffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))
                                                     ? 
                                                    ((0x1ffffU 
                                                      & ((0x70000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x10U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 0x10U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                                      >> 0xdU))
                                                     : 
                                                    ((0x1fffU 
                                                      == 
                                                      (0x3fffU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))
                                                      ? 
                                                     ((0xffffU 
                                                       & ((0x38000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0xfU)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0x11U))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                                       >> 0xeU))
                                                      : 
                                                     ((0x3fffU 
                                                       == 
                                                       (0x7fffU 
                                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))
                                                       ? 
                                                      ((0x7fffU 
                                                        & ((0x1c000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xeU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x12U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                                        >> 0xfU))
                                                       : 
                                                      ((0x3fffU 
                                                        & ((0xe000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xdU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x13U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                                        >> 0x10U)))))))))
                        : (((((((((0xffffU == (0x1ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U])) 
                                  | (0x1ffffU == (0x3ffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))) 
                                 | (0x3ffffU == (0x7ffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))) 
                                | (0x7ffffU == (0xfffffU 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))) 
                               | (0xfffffU == (0x1fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))) 
                              | (0x1fffffU == (0x3fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))) 
                             | (0x3fffffU == (0x7fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))) 
                            | (0x7fffffU == (0xffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U])))
                            ? ((0xffffU == (0x1ffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))
                                ? ((0x1fffU & ((0x7000U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xcU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x14U))) 
                                   == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                       >> 0x11U)) : 
                               ((0x1ffffU == (0x3ffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))
                                 ? ((0xfffU & ((0x3800U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xbU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x15U))) 
                                    == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                        >> 0x12U)) : 
                                ((0x3ffffU == (0x7ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))
                                  ? ((0x7ffU & ((0x1c00U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 0xaU)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x16U))) 
                                     == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                         >> 0x13U))
                                  : ((0x7ffffU == (0xfffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))
                                      ? ((0x3ffU & 
                                          ((0xe00U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 9U)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 0x17U))) 
                                         == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                             >> 0x14U))
                                      : ((0xfffffU 
                                          == (0x1fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))
                                          ? ((0x1ffU 
                                              & ((0x700U 
                                                  & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                     << 8U)) 
                                                 | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                    >> 0x18U))) 
                                             == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                                 >> 0x15U))
                                          : ((0x1fffffU 
                                              == (0x3fffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))
                                              ? ((0xffU 
                                                  & ((0x380U 
                                                      & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                         << 7U)) 
                                                     | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                        >> 0x19U))) 
                                                 == 
                                                 (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                                  >> 0x16U))
                                              : ((0x3fffffU 
                                                  == 
                                                  (0x7fffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))
                                                  ? 
                                                 ((0x7fU 
                                                   & ((0x1c0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 6U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1aU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                                   >> 0x17U))
                                                  : 
                                                 ((0x3fU 
                                                   & ((0xe0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 5U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1bU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                                   >> 0x18U)))))))))
                            : (((((((((0xffffffU == 
                                       (0x1ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U])) 
                                      | (0x1ffffffU 
                                         == (0x3ffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))) 
                                     | (0x3ffffffU 
                                        == (0x7ffffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))) 
                                    | (0x7ffffffU == 
                                       (0xfffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))) 
                                   | (0xfffffffU == 
                                      (0x1fffffffU 
                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))) 
                                  | (0x1fffffffU == 
                                     (0x3fffffffU & 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))) 
                                 | (0x3fffffffU == 
                                    (0x7fffffffU & 
                                     vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))) 
                                | ((0x7fffffffU == 
                                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]) 
                                   | (0xffffffffU == 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))) 
                               & ((0xffffffU == (0x1ffffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))
                                   ? ((0x1fU & ((0x70U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 4U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1cU))) 
                                      == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                          >> 0x19U))
                                   : ((0x1ffffffU == 
                                       (0x3ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))
                                       ? ((0xfU & (
                                                   (0x38U 
                                                    & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                       << 3U)) 
                                                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      >> 0x1dU))) 
                                          == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                              >> 0x1aU))
                                       : ((0x3ffffffU 
                                           == (0x7ffffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))
                                           ? ((7U & 
                                               ((0x1cU 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 2U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1eU))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                                  >> 0x1bU))
                                           : ((0x7ffffffU 
                                               == (0xfffffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))
                                               ? ((3U 
                                                   & ((0xeU 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 1U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1fU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                                   >> 0x1cU))
                                               : ((0xfffffffU 
                                                   == 
                                                   (0x1fffffffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))
                                                   ? 
                                                  ((1U 
                                                    & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU]) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                                    >> 0x1dU))
                                                   : 
                                                  ((0x1fffffffU 
                                                    == 
                                                    (0x3fffffffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))
                                                    ? 
                                                   (0U 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                                     >> 0x1eU))
                                                    : 
                                                   ((0x3fffffffU 
                                                     != 
                                                     (0x7fffffffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U])) 
                                                    | (0U 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                                                        >> 0x1fU)))))))))))))
                : ((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                    << 0x1dU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                 >> 3U))) 
                   == vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]))
            : ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[1U] 
                >> 3U) & ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U] 
                           < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]) 
                          & (((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 0x1dU) 
                                              | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                 >> 3U))) 
                              >= vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[3U]) 
                             & ((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                 << 0x1dU) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 3U))) 
                                < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U])))));
    vlSelf->CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT____Vcellout__genblk1__BRA__5__KET____DOT__matcher____pinNumber5 
        = ((0x1000U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[1U])
            ? ((0x800U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[1U])
                ? (((((((((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U])) 
                          | (1U == (3U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))) 
                         | (3U == (7U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))) 
                        | (7U == (0xfU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))) 
                       | (0xfU == (0x1fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))) 
                      | (0x1fU == (0x3fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))) 
                     | (0x3fU == (0x7fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))) 
                    | (0x7fU == (0xffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U])))
                    ? ((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))
                        ? ((0x1fffffffU & ((0x70000000U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 0x1cU)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 4U))) 
                           == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                               >> 1U)) : ((1U == (3U 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))
                                           ? ((0xfffffffU 
                                               & ((0x38000000U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                      << 0x1bU)) 
                                                  | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                     >> 5U))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                                  >> 2U))
                                           : ((3U == 
                                               (7U 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))
                                               ? ((0x7ffffffU 
                                                   & ((0x1c000000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x1aU)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 6U))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                                   >> 3U))
                                               : ((7U 
                                                   == 
                                                   (0xfU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))
                                                   ? 
                                                  ((0x3ffffffU 
                                                    & ((0xe000000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x19U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 7U))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                                    >> 4U))
                                                   : 
                                                  ((0xfU 
                                                    == 
                                                    (0x1fU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))
                                                    ? 
                                                   ((0x1ffffffU 
                                                     & ((0x7000000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x18U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 8U))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                                     >> 5U))
                                                    : 
                                                   ((0x1fU 
                                                     == 
                                                     (0x3fU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))
                                                     ? 
                                                    ((0xffffffU 
                                                      & ((0x3800000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x17U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 9U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                                      >> 6U))
                                                     : 
                                                    ((0x3fU 
                                                      == 
                                                      (0x7fU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))
                                                      ? 
                                                     ((0x7fffffU 
                                                       & ((0x1c00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x16U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xaU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                                       >> 7U))
                                                      : 
                                                     ((0x3fffffU 
                                                       & ((0xe00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x15U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xbU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                                       >> 8U)))))))))
                    : (((((((((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U])) 
                              | (0x1ffU == (0x3ffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))) 
                             | (0x3ffU == (0x7ffU & 
                                           vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))) 
                            | (0x7ffU == (0xfffU & 
                                          vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))) 
                           | (0xfffU == (0x1fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))) 
                          | (0x1fffU == (0x3fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))) 
                         | (0x3fffU == (0x7fffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))) 
                        | (0x7fffU == (0xffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U])))
                        ? ((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))
                            ? ((0x1fffffU & ((0x700000U 
                                              & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                 << 0x14U)) 
                                             | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                >> 0xcU))) 
                               == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                   >> 9U)) : ((0x1ffU 
                                               == (0x3ffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))
                                               ? ((0xfffffU 
                                                   & ((0x380000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x13U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0xdU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                                   >> 0xaU))
                                               : ((0x3ffU 
                                                   == 
                                                   (0x7ffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))
                                                   ? 
                                                  ((0x7ffffU 
                                                    & ((0x1c0000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x12U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 0xeU))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                                    >> 0xbU))
                                                   : 
                                                  ((0x7ffU 
                                                    == 
                                                    (0xfffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))
                                                    ? 
                                                   ((0x3ffffU 
                                                     & ((0xe0000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x11U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 0xfU))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                                     >> 0xcU))
                                                    : 
                                                   ((0xfffU 
                                                     == 
                                                     (0x1fffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))
                                                     ? 
                                                    ((0x1ffffU 
                                                      & ((0x70000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x10U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 0x10U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                                      >> 0xdU))
                                                     : 
                                                    ((0x1fffU 
                                                      == 
                                                      (0x3fffU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))
                                                      ? 
                                                     ((0xffffU 
                                                       & ((0x38000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0xfU)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0x11U))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                                       >> 0xeU))
                                                      : 
                                                     ((0x3fffU 
                                                       == 
                                                       (0x7fffU 
                                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))
                                                       ? 
                                                      ((0x7fffU 
                                                        & ((0x1c000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xeU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x12U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                                        >> 0xfU))
                                                       : 
                                                      ((0x3fffU 
                                                        & ((0xe000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xdU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x13U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                                        >> 0x10U)))))))))
                        : (((((((((0xffffU == (0x1ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U])) 
                                  | (0x1ffffU == (0x3ffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))) 
                                 | (0x3ffffU == (0x7ffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))) 
                                | (0x7ffffU == (0xfffffU 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))) 
                               | (0xfffffU == (0x1fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))) 
                              | (0x1fffffU == (0x3fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))) 
                             | (0x3fffffU == (0x7fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))) 
                            | (0x7fffffU == (0xffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U])))
                            ? ((0xffffU == (0x1ffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))
                                ? ((0x1fffU & ((0x7000U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xcU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x14U))) 
                                   == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                       >> 0x11U)) : 
                               ((0x1ffffU == (0x3ffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))
                                 ? ((0xfffU & ((0x3800U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xbU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x15U))) 
                                    == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                        >> 0x12U)) : 
                                ((0x3ffffU == (0x7ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))
                                  ? ((0x7ffU & ((0x1c00U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 0xaU)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x16U))) 
                                     == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                         >> 0x13U))
                                  : ((0x7ffffU == (0xfffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))
                                      ? ((0x3ffU & 
                                          ((0xe00U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 9U)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 0x17U))) 
                                         == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                             >> 0x14U))
                                      : ((0xfffffU 
                                          == (0x1fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))
                                          ? ((0x1ffU 
                                              & ((0x700U 
                                                  & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                     << 8U)) 
                                                 | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                    >> 0x18U))) 
                                             == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                                 >> 0x15U))
                                          : ((0x1fffffU 
                                              == (0x3fffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))
                                              ? ((0xffU 
                                                  & ((0x380U 
                                                      & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                         << 7U)) 
                                                     | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                        >> 0x19U))) 
                                                 == 
                                                 (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                                  >> 0x16U))
                                              : ((0x3fffffU 
                                                  == 
                                                  (0x7fffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))
                                                  ? 
                                                 ((0x7fU 
                                                   & ((0x1c0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 6U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1aU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                                   >> 0x17U))
                                                  : 
                                                 ((0x3fU 
                                                   & ((0xe0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 5U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1bU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                                   >> 0x18U)))))))))
                            : (((((((((0xffffffU == 
                                       (0x1ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U])) 
                                      | (0x1ffffffU 
                                         == (0x3ffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))) 
                                     | (0x3ffffffU 
                                        == (0x7ffffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))) 
                                    | (0x7ffffffU == 
                                       (0xfffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))) 
                                   | (0xfffffffU == 
                                      (0x1fffffffU 
                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))) 
                                  | (0x1fffffffU == 
                                     (0x3fffffffU & 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))) 
                                 | (0x3fffffffU == 
                                    (0x7fffffffU & 
                                     vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))) 
                                | ((0x7fffffffU == 
                                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]) 
                                   | (0xffffffffU == 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))) 
                               & ((0xffffffU == (0x1ffffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))
                                   ? ((0x1fU & ((0x70U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 4U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1cU))) 
                                      == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                          >> 0x19U))
                                   : ((0x1ffffffU == 
                                       (0x3ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))
                                       ? ((0xfU & (
                                                   (0x38U 
                                                    & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                       << 3U)) 
                                                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      >> 0x1dU))) 
                                          == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                              >> 0x1aU))
                                       : ((0x3ffffffU 
                                           == (0x7ffffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))
                                           ? ((7U & 
                                               ((0x1cU 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 2U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1eU))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                                  >> 0x1bU))
                                           : ((0x7ffffffU 
                                               == (0xfffffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))
                                               ? ((3U 
                                                   & ((0xeU 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 1U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1fU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                                   >> 0x1cU))
                                               : ((0xfffffffU 
                                                   == 
                                                   (0x1fffffffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))
                                                   ? 
                                                  ((1U 
                                                    & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU]) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                                    >> 0x1dU))
                                                   : 
                                                  ((0x1fffffffU 
                                                    == 
                                                    (0x3fffffffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))
                                                    ? 
                                                   (0U 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                                     >> 0x1eU))
                                                    : 
                                                   ((0x3fffffffU 
                                                     != 
                                                     (0x7fffffffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U])) 
                                                    | (0U 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                                                        >> 0x1fU)))))))))))))
                : ((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                    << 0x1dU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                 >> 3U))) 
                   == vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]))
            : ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[1U] 
                >> 0xbU) & ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U] 
                             < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]) 
                            & (((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                 << 0x1dU) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 3U))) 
                                >= vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[4U]) 
                               & ((0x3fffffffU & ((
                                                   vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0x1dU) 
                                                  | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                     >> 3U))) 
                                  < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U])))));
    vlSelf->CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT____Vcellout__genblk1__BRA__6__KET____DOT__matcher____pinNumber5 
        = ((0x100000U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[1U])
            ? ((0x80000U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[1U])
                ? (((((((((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U])) 
                          | (1U == (3U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))) 
                         | (3U == (7U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))) 
                        | (7U == (0xfU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))) 
                       | (0xfU == (0x1fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))) 
                      | (0x1fU == (0x3fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))) 
                     | (0x3fU == (0x7fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))) 
                    | (0x7fU == (0xffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U])))
                    ? ((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))
                        ? ((0x1fffffffU & ((0x70000000U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 0x1cU)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 4U))) 
                           == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                               >> 1U)) : ((1U == (3U 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))
                                           ? ((0xfffffffU 
                                               & ((0x38000000U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                      << 0x1bU)) 
                                                  | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                     >> 5U))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                                  >> 2U))
                                           : ((3U == 
                                               (7U 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))
                                               ? ((0x7ffffffU 
                                                   & ((0x1c000000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x1aU)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 6U))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                                   >> 3U))
                                               : ((7U 
                                                   == 
                                                   (0xfU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))
                                                   ? 
                                                  ((0x3ffffffU 
                                                    & ((0xe000000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x19U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 7U))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                                    >> 4U))
                                                   : 
                                                  ((0xfU 
                                                    == 
                                                    (0x1fU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))
                                                    ? 
                                                   ((0x1ffffffU 
                                                     & ((0x7000000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x18U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 8U))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                                     >> 5U))
                                                    : 
                                                   ((0x1fU 
                                                     == 
                                                     (0x3fU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))
                                                     ? 
                                                    ((0xffffffU 
                                                      & ((0x3800000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x17U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 9U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                                      >> 6U))
                                                     : 
                                                    ((0x3fU 
                                                      == 
                                                      (0x7fU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))
                                                      ? 
                                                     ((0x7fffffU 
                                                       & ((0x1c00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x16U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xaU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                                       >> 7U))
                                                      : 
                                                     ((0x3fffffU 
                                                       & ((0xe00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x15U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xbU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                                       >> 8U)))))))))
                    : (((((((((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U])) 
                              | (0x1ffU == (0x3ffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))) 
                             | (0x3ffU == (0x7ffU & 
                                           vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))) 
                            | (0x7ffU == (0xfffU & 
                                          vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))) 
                           | (0xfffU == (0x1fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))) 
                          | (0x1fffU == (0x3fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))) 
                         | (0x3fffU == (0x7fffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))) 
                        | (0x7fffU == (0xffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U])))
                        ? ((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))
                            ? ((0x1fffffU & ((0x700000U 
                                              & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                 << 0x14U)) 
                                             | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                >> 0xcU))) 
                               == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                   >> 9U)) : ((0x1ffU 
                                               == (0x3ffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))
                                               ? ((0xfffffU 
                                                   & ((0x380000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x13U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0xdU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                                   >> 0xaU))
                                               : ((0x3ffU 
                                                   == 
                                                   (0x7ffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))
                                                   ? 
                                                  ((0x7ffffU 
                                                    & ((0x1c0000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x12U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 0xeU))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                                    >> 0xbU))
                                                   : 
                                                  ((0x7ffU 
                                                    == 
                                                    (0xfffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))
                                                    ? 
                                                   ((0x3ffffU 
                                                     & ((0xe0000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x11U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 0xfU))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                                     >> 0xcU))
                                                    : 
                                                   ((0xfffU 
                                                     == 
                                                     (0x1fffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))
                                                     ? 
                                                    ((0x1ffffU 
                                                      & ((0x70000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x10U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 0x10U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                                      >> 0xdU))
                                                     : 
                                                    ((0x1fffU 
                                                      == 
                                                      (0x3fffU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))
                                                      ? 
                                                     ((0xffffU 
                                                       & ((0x38000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0xfU)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0x11U))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                                       >> 0xeU))
                                                      : 
                                                     ((0x3fffU 
                                                       == 
                                                       (0x7fffU 
                                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))
                                                       ? 
                                                      ((0x7fffU 
                                                        & ((0x1c000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xeU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x12U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                                        >> 0xfU))
                                                       : 
                                                      ((0x3fffU 
                                                        & ((0xe000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xdU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x13U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                                        >> 0x10U)))))))))
                        : (((((((((0xffffU == (0x1ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U])) 
                                  | (0x1ffffU == (0x3ffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))) 
                                 | (0x3ffffU == (0x7ffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))) 
                                | (0x7ffffU == (0xfffffU 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))) 
                               | (0xfffffU == (0x1fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))) 
                              | (0x1fffffU == (0x3fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))) 
                             | (0x3fffffU == (0x7fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))) 
                            | (0x7fffffU == (0xffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U])))
                            ? ((0xffffU == (0x1ffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))
                                ? ((0x1fffU & ((0x7000U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xcU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x14U))) 
                                   == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                       >> 0x11U)) : 
                               ((0x1ffffU == (0x3ffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))
                                 ? ((0xfffU & ((0x3800U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xbU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x15U))) 
                                    == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                        >> 0x12U)) : 
                                ((0x3ffffU == (0x7ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))
                                  ? ((0x7ffU & ((0x1c00U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 0xaU)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x16U))) 
                                     == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                         >> 0x13U))
                                  : ((0x7ffffU == (0xfffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))
                                      ? ((0x3ffU & 
                                          ((0xe00U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 9U)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 0x17U))) 
                                         == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                             >> 0x14U))
                                      : ((0xfffffU 
                                          == (0x1fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))
                                          ? ((0x1ffU 
                                              & ((0x700U 
                                                  & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                     << 8U)) 
                                                 | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                    >> 0x18U))) 
                                             == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                                 >> 0x15U))
                                          : ((0x1fffffU 
                                              == (0x3fffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))
                                              ? ((0xffU 
                                                  & ((0x380U 
                                                      & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                         << 7U)) 
                                                     | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                        >> 0x19U))) 
                                                 == 
                                                 (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                                  >> 0x16U))
                                              : ((0x3fffffU 
                                                  == 
                                                  (0x7fffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))
                                                  ? 
                                                 ((0x7fU 
                                                   & ((0x1c0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 6U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1aU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                                   >> 0x17U))
                                                  : 
                                                 ((0x3fU 
                                                   & ((0xe0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 5U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1bU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                                   >> 0x18U)))))))))
                            : (((((((((0xffffffU == 
                                       (0x1ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U])) 
                                      | (0x1ffffffU 
                                         == (0x3ffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))) 
                                     | (0x3ffffffU 
                                        == (0x7ffffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))) 
                                    | (0x7ffffffU == 
                                       (0xfffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))) 
                                   | (0xfffffffU == 
                                      (0x1fffffffU 
                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))) 
                                  | (0x1fffffffU == 
                                     (0x3fffffffU & 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))) 
                                 | (0x3fffffffU == 
                                    (0x7fffffffU & 
                                     vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))) 
                                | ((0x7fffffffU == 
                                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]) 
                                   | (0xffffffffU == 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))) 
                               & ((0xffffffU == (0x1ffffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))
                                   ? ((0x1fU & ((0x70U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 4U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1cU))) 
                                      == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                          >> 0x19U))
                                   : ((0x1ffffffU == 
                                       (0x3ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))
                                       ? ((0xfU & (
                                                   (0x38U 
                                                    & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                       << 3U)) 
                                                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      >> 0x1dU))) 
                                          == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                              >> 0x1aU))
                                       : ((0x3ffffffU 
                                           == (0x7ffffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))
                                           ? ((7U & 
                                               ((0x1cU 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 2U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1eU))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                                  >> 0x1bU))
                                           : ((0x7ffffffU 
                                               == (0xfffffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))
                                               ? ((3U 
                                                   & ((0xeU 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 1U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1fU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                                   >> 0x1cU))
                                               : ((0xfffffffU 
                                                   == 
                                                   (0x1fffffffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))
                                                   ? 
                                                  ((1U 
                                                    & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU]) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                                    >> 0x1dU))
                                                   : 
                                                  ((0x1fffffffU 
                                                    == 
                                                    (0x3fffffffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))
                                                    ? 
                                                   (0U 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                                     >> 0x1eU))
                                                    : 
                                                   ((0x3fffffffU 
                                                     != 
                                                     (0x7fffffffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U])) 
                                                    | (0U 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                                                        >> 0x1fU)))))))))))))
                : ((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                    << 0x1dU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                 >> 3U))) 
                   == vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]))
            : ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[1U] 
                >> 0x13U) & ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U] 
                              < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]) 
                             & (((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                  << 0x1dU) 
                                                 | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                    >> 3U))) 
                                 >= vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[5U]) 
                                & ((0x3fffffffU & (
                                                   (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 0x1dU) 
                                                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      >> 3U))) 
                                   < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U])))));
    vlSelf->CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT____Vcellout__genblk1__BRA__7__KET____DOT__matcher____pinNumber5 
        = ((0x10000000U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[1U])
            ? ((0x8000000U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[1U])
                ? (((((((((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U])) 
                          | (1U == (3U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))) 
                         | (3U == (7U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))) 
                        | (7U == (0xfU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))) 
                       | (0xfU == (0x1fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))) 
                      | (0x1fU == (0x3fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))) 
                     | (0x3fU == (0x7fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))) 
                    | (0x7fU == (0xffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U])))
                    ? ((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))
                        ? ((0x1fffffffU & ((0x70000000U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 0x1cU)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 4U))) 
                           == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                               >> 1U)) : ((1U == (3U 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))
                                           ? ((0xfffffffU 
                                               & ((0x38000000U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                      << 0x1bU)) 
                                                  | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                     >> 5U))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                                  >> 2U))
                                           : ((3U == 
                                               (7U 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))
                                               ? ((0x7ffffffU 
                                                   & ((0x1c000000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x1aU)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 6U))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                                   >> 3U))
                                               : ((7U 
                                                   == 
                                                   (0xfU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))
                                                   ? 
                                                  ((0x3ffffffU 
                                                    & ((0xe000000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x19U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 7U))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                                    >> 4U))
                                                   : 
                                                  ((0xfU 
                                                    == 
                                                    (0x1fU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))
                                                    ? 
                                                   ((0x1ffffffU 
                                                     & ((0x7000000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x18U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 8U))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                                     >> 5U))
                                                    : 
                                                   ((0x1fU 
                                                     == 
                                                     (0x3fU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))
                                                     ? 
                                                    ((0xffffffU 
                                                      & ((0x3800000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x17U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 9U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                                      >> 6U))
                                                     : 
                                                    ((0x3fU 
                                                      == 
                                                      (0x7fU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))
                                                      ? 
                                                     ((0x7fffffU 
                                                       & ((0x1c00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x16U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xaU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                                       >> 7U))
                                                      : 
                                                     ((0x3fffffU 
                                                       & ((0xe00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x15U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xbU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                                       >> 8U)))))))))
                    : (((((((((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U])) 
                              | (0x1ffU == (0x3ffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))) 
                             | (0x3ffU == (0x7ffU & 
                                           vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))) 
                            | (0x7ffU == (0xfffU & 
                                          vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))) 
                           | (0xfffU == (0x1fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))) 
                          | (0x1fffU == (0x3fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))) 
                         | (0x3fffU == (0x7fffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))) 
                        | (0x7fffU == (0xffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U])))
                        ? ((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))
                            ? ((0x1fffffU & ((0x700000U 
                                              & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                 << 0x14U)) 
                                             | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                >> 0xcU))) 
                               == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                   >> 9U)) : ((0x1ffU 
                                               == (0x3ffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))
                                               ? ((0xfffffU 
                                                   & ((0x380000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x13U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0xdU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                                   >> 0xaU))
                                               : ((0x3ffU 
                                                   == 
                                                   (0x7ffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))
                                                   ? 
                                                  ((0x7ffffU 
                                                    & ((0x1c0000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x12U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 0xeU))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                                    >> 0xbU))
                                                   : 
                                                  ((0x7ffU 
                                                    == 
                                                    (0xfffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))
                                                    ? 
                                                   ((0x3ffffU 
                                                     & ((0xe0000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x11U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 0xfU))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                                     >> 0xcU))
                                                    : 
                                                   ((0xfffU 
                                                     == 
                                                     (0x1fffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))
                                                     ? 
                                                    ((0x1ffffU 
                                                      & ((0x70000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x10U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 0x10U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                                      >> 0xdU))
                                                     : 
                                                    ((0x1fffU 
                                                      == 
                                                      (0x3fffU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))
                                                      ? 
                                                     ((0xffffU 
                                                       & ((0x38000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0xfU)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0x11U))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                                       >> 0xeU))
                                                      : 
                                                     ((0x3fffU 
                                                       == 
                                                       (0x7fffU 
                                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))
                                                       ? 
                                                      ((0x7fffU 
                                                        & ((0x1c000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xeU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x12U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                                        >> 0xfU))
                                                       : 
                                                      ((0x3fffU 
                                                        & ((0xe000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xdU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x13U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                                        >> 0x10U)))))))))
                        : (((((((((0xffffU == (0x1ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U])) 
                                  | (0x1ffffU == (0x3ffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))) 
                                 | (0x3ffffU == (0x7ffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))) 
                                | (0x7ffffU == (0xfffffU 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))) 
                               | (0xfffffU == (0x1fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))) 
                              | (0x1fffffU == (0x3fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))) 
                             | (0x3fffffU == (0x7fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))) 
                            | (0x7fffffU == (0xffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U])))
                            ? ((0xffffU == (0x1ffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))
                                ? ((0x1fffU & ((0x7000U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xcU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x14U))) 
                                   == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                       >> 0x11U)) : 
                               ((0x1ffffU == (0x3ffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))
                                 ? ((0xfffU & ((0x3800U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xbU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x15U))) 
                                    == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                        >> 0x12U)) : 
                                ((0x3ffffU == (0x7ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))
                                  ? ((0x7ffU & ((0x1c00U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 0xaU)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x16U))) 
                                     == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                         >> 0x13U))
                                  : ((0x7ffffU == (0xfffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))
                                      ? ((0x3ffU & 
                                          ((0xe00U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 9U)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 0x17U))) 
                                         == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                             >> 0x14U))
                                      : ((0xfffffU 
                                          == (0x1fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))
                                          ? ((0x1ffU 
                                              & ((0x700U 
                                                  & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                     << 8U)) 
                                                 | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                    >> 0x18U))) 
                                             == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                                 >> 0x15U))
                                          : ((0x1fffffU 
                                              == (0x3fffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))
                                              ? ((0xffU 
                                                  & ((0x380U 
                                                      & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                         << 7U)) 
                                                     | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                        >> 0x19U))) 
                                                 == 
                                                 (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                                  >> 0x16U))
                                              : ((0x3fffffU 
                                                  == 
                                                  (0x7fffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))
                                                  ? 
                                                 ((0x7fU 
                                                   & ((0x1c0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 6U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1aU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                                   >> 0x17U))
                                                  : 
                                                 ((0x3fU 
                                                   & ((0xe0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 5U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1bU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                                   >> 0x18U)))))))))
                            : (((((((((0xffffffU == 
                                       (0x1ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U])) 
                                      | (0x1ffffffU 
                                         == (0x3ffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))) 
                                     | (0x3ffffffU 
                                        == (0x7ffffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))) 
                                    | (0x7ffffffU == 
                                       (0xfffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))) 
                                   | (0xfffffffU == 
                                      (0x1fffffffU 
                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))) 
                                  | (0x1fffffffU == 
                                     (0x3fffffffU & 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))) 
                                 | (0x3fffffffU == 
                                    (0x7fffffffU & 
                                     vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))) 
                                | ((0x7fffffffU == 
                                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]) 
                                   | (0xffffffffU == 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))) 
                               & ((0xffffffU == (0x1ffffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))
                                   ? ((0x1fU & ((0x70U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 4U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1cU))) 
                                      == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                          >> 0x19U))
                                   : ((0x1ffffffU == 
                                       (0x3ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))
                                       ? ((0xfU & (
                                                   (0x38U 
                                                    & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                       << 3U)) 
                                                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      >> 0x1dU))) 
                                          == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                              >> 0x1aU))
                                       : ((0x3ffffffU 
                                           == (0x7ffffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))
                                           ? ((7U & 
                                               ((0x1cU 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 2U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1eU))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                                  >> 0x1bU))
                                           : ((0x7ffffffU 
                                               == (0xfffffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))
                                               ? ((3U 
                                                   & ((0xeU 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 1U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1fU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                                   >> 0x1cU))
                                               : ((0xfffffffU 
                                                   == 
                                                   (0x1fffffffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))
                                                   ? 
                                                  ((1U 
                                                    & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU]) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                                    >> 0x1dU))
                                                   : 
                                                  ((0x1fffffffU 
                                                    == 
                                                    (0x3fffffffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))
                                                    ? 
                                                   (0U 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                                     >> 0x1eU))
                                                    : 
                                                   ((0x3fffffffU 
                                                     != 
                                                     (0x7fffffffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U])) 
                                                    | (0U 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                                                        >> 0x1fU)))))))))))))
                : ((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                    << 0x1dU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                 >> 3U))) 
                   == vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]))
            : ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[1U] 
                >> 0x1bU) & ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U] 
                              < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]) 
                             & (((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                  << 0x1dU) 
                                                 | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                    >> 3U))) 
                                 >= vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[6U]) 
                                & ((0x3fffffffU & (
                                                   (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 0x1dU) 
                                                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      >> 3U))) 
                                   < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U])))));
    vlSelf->CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT____Vcellout__genblk1__BRA__8__KET____DOT__matcher____pinNumber5 
        = ((0x10U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[2U])
            ? ((8U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[2U])
                ? (((((((((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U])) 
                          | (1U == (3U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))) 
                         | (3U == (7U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))) 
                        | (7U == (0xfU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))) 
                       | (0xfU == (0x1fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))) 
                      | (0x1fU == (0x3fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))) 
                     | (0x3fU == (0x7fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))) 
                    | (0x7fU == (0xffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U])))
                    ? ((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))
                        ? ((0x1fffffffU & ((0x70000000U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 0x1cU)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 4U))) 
                           == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                               >> 1U)) : ((1U == (3U 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))
                                           ? ((0xfffffffU 
                                               & ((0x38000000U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                      << 0x1bU)) 
                                                  | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                     >> 5U))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                                  >> 2U))
                                           : ((3U == 
                                               (7U 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))
                                               ? ((0x7ffffffU 
                                                   & ((0x1c000000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x1aU)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 6U))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                                   >> 3U))
                                               : ((7U 
                                                   == 
                                                   (0xfU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))
                                                   ? 
                                                  ((0x3ffffffU 
                                                    & ((0xe000000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x19U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 7U))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                                    >> 4U))
                                                   : 
                                                  ((0xfU 
                                                    == 
                                                    (0x1fU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))
                                                    ? 
                                                   ((0x1ffffffU 
                                                     & ((0x7000000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x18U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 8U))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                                     >> 5U))
                                                    : 
                                                   ((0x1fU 
                                                     == 
                                                     (0x3fU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))
                                                     ? 
                                                    ((0xffffffU 
                                                      & ((0x3800000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x17U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 9U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                                      >> 6U))
                                                     : 
                                                    ((0x3fU 
                                                      == 
                                                      (0x7fU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))
                                                      ? 
                                                     ((0x7fffffU 
                                                       & ((0x1c00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x16U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xaU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                                       >> 7U))
                                                      : 
                                                     ((0x3fffffU 
                                                       & ((0xe00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x15U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xbU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                                       >> 8U)))))))))
                    : (((((((((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U])) 
                              | (0x1ffU == (0x3ffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))) 
                             | (0x3ffU == (0x7ffU & 
                                           vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))) 
                            | (0x7ffU == (0xfffU & 
                                          vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))) 
                           | (0xfffU == (0x1fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))) 
                          | (0x1fffU == (0x3fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))) 
                         | (0x3fffU == (0x7fffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))) 
                        | (0x7fffU == (0xffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U])))
                        ? ((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))
                            ? ((0x1fffffU & ((0x700000U 
                                              & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                 << 0x14U)) 
                                             | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                >> 0xcU))) 
                               == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                   >> 9U)) : ((0x1ffU 
                                               == (0x3ffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))
                                               ? ((0xfffffU 
                                                   & ((0x380000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x13U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0xdU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                                   >> 0xaU))
                                               : ((0x3ffU 
                                                   == 
                                                   (0x7ffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))
                                                   ? 
                                                  ((0x7ffffU 
                                                    & ((0x1c0000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x12U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 0xeU))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                                    >> 0xbU))
                                                   : 
                                                  ((0x7ffU 
                                                    == 
                                                    (0xfffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))
                                                    ? 
                                                   ((0x3ffffU 
                                                     & ((0xe0000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x11U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 0xfU))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                                     >> 0xcU))
                                                    : 
                                                   ((0xfffU 
                                                     == 
                                                     (0x1fffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))
                                                     ? 
                                                    ((0x1ffffU 
                                                      & ((0x70000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x10U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 0x10U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                                      >> 0xdU))
                                                     : 
                                                    ((0x1fffU 
                                                      == 
                                                      (0x3fffU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))
                                                      ? 
                                                     ((0xffffU 
                                                       & ((0x38000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0xfU)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0x11U))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                                       >> 0xeU))
                                                      : 
                                                     ((0x3fffU 
                                                       == 
                                                       (0x7fffU 
                                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))
                                                       ? 
                                                      ((0x7fffU 
                                                        & ((0x1c000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xeU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x12U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                                        >> 0xfU))
                                                       : 
                                                      ((0x3fffU 
                                                        & ((0xe000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xdU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x13U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                                        >> 0x10U)))))))))
                        : (((((((((0xffffU == (0x1ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U])) 
                                  | (0x1ffffU == (0x3ffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))) 
                                 | (0x3ffffU == (0x7ffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))) 
                                | (0x7ffffU == (0xfffffU 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))) 
                               | (0xfffffU == (0x1fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))) 
                              | (0x1fffffU == (0x3fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))) 
                             | (0x3fffffU == (0x7fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))) 
                            | (0x7fffffU == (0xffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U])))
                            ? ((0xffffU == (0x1ffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))
                                ? ((0x1fffU & ((0x7000U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xcU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x14U))) 
                                   == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                       >> 0x11U)) : 
                               ((0x1ffffU == (0x3ffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))
                                 ? ((0xfffU & ((0x3800U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xbU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x15U))) 
                                    == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                        >> 0x12U)) : 
                                ((0x3ffffU == (0x7ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))
                                  ? ((0x7ffU & ((0x1c00U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 0xaU)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x16U))) 
                                     == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                         >> 0x13U))
                                  : ((0x7ffffU == (0xfffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))
                                      ? ((0x3ffU & 
                                          ((0xe00U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 9U)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 0x17U))) 
                                         == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                             >> 0x14U))
                                      : ((0xfffffU 
                                          == (0x1fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))
                                          ? ((0x1ffU 
                                              & ((0x700U 
                                                  & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                     << 8U)) 
                                                 | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                    >> 0x18U))) 
                                             == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                                 >> 0x15U))
                                          : ((0x1fffffU 
                                              == (0x3fffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))
                                              ? ((0xffU 
                                                  & ((0x380U 
                                                      & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                         << 7U)) 
                                                     | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                        >> 0x19U))) 
                                                 == 
                                                 (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                                  >> 0x16U))
                                              : ((0x3fffffU 
                                                  == 
                                                  (0x7fffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))
                                                  ? 
                                                 ((0x7fU 
                                                   & ((0x1c0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 6U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1aU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                                   >> 0x17U))
                                                  : 
                                                 ((0x3fU 
                                                   & ((0xe0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 5U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1bU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                                   >> 0x18U)))))))))
                            : (((((((((0xffffffU == 
                                       (0x1ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U])) 
                                      | (0x1ffffffU 
                                         == (0x3ffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))) 
                                     | (0x3ffffffU 
                                        == (0x7ffffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))) 
                                    | (0x7ffffffU == 
                                       (0xfffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))) 
                                   | (0xfffffffU == 
                                      (0x1fffffffU 
                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))) 
                                  | (0x1fffffffU == 
                                     (0x3fffffffU & 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))) 
                                 | (0x3fffffffU == 
                                    (0x7fffffffU & 
                                     vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))) 
                                | ((0x7fffffffU == 
                                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]) 
                                   | (0xffffffffU == 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))) 
                               & ((0xffffffU == (0x1ffffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))
                                   ? ((0x1fU & ((0x70U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 4U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1cU))) 
                                      == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                          >> 0x19U))
                                   : ((0x1ffffffU == 
                                       (0x3ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))
                                       ? ((0xfU & (
                                                   (0x38U 
                                                    & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                       << 3U)) 
                                                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      >> 0x1dU))) 
                                          == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                              >> 0x1aU))
                                       : ((0x3ffffffU 
                                           == (0x7ffffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))
                                           ? ((7U & 
                                               ((0x1cU 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 2U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1eU))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                                  >> 0x1bU))
                                           : ((0x7ffffffU 
                                               == (0xfffffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))
                                               ? ((3U 
                                                   & ((0xeU 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 1U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1fU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                                   >> 0x1cU))
                                               : ((0xfffffffU 
                                                   == 
                                                   (0x1fffffffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))
                                                   ? 
                                                  ((1U 
                                                    & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU]) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                                    >> 0x1dU))
                                                   : 
                                                  ((0x1fffffffU 
                                                    == 
                                                    (0x3fffffffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))
                                                    ? 
                                                   (0U 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                                     >> 0x1eU))
                                                    : 
                                                   ((0x3fffffffU 
                                                     != 
                                                     (0x7fffffffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U])) 
                                                    | (0U 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                                                        >> 0x1fU)))))))))))))
                : ((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                    << 0x1dU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                 >> 3U))) 
                   == vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]))
            : ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[2U] 
                >> 3U) & ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U] 
                           < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]) 
                          & (((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 0x1dU) 
                                              | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                 >> 3U))) 
                              >= vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[7U]) 
                             & ((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                 << 0x1dU) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 3U))) 
                                < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U])))));
    vlSelf->CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT____Vcellout__genblk1__BRA__9__KET____DOT__matcher____pinNumber5 
        = ((0x1000U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[2U])
            ? ((0x800U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[2U])
                ? (((((((((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U])) 
                          | (1U == (3U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))) 
                         | (3U == (7U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))) 
                        | (7U == (0xfU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))) 
                       | (0xfU == (0x1fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))) 
                      | (0x1fU == (0x3fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))) 
                     | (0x3fU == (0x7fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))) 
                    | (0x7fU == (0xffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U])))
                    ? ((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))
                        ? ((0x1fffffffU & ((0x70000000U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 0x1cU)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 4U))) 
                           == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                               >> 1U)) : ((1U == (3U 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))
                                           ? ((0xfffffffU 
                                               & ((0x38000000U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                      << 0x1bU)) 
                                                  | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                     >> 5U))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                                  >> 2U))
                                           : ((3U == 
                                               (7U 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))
                                               ? ((0x7ffffffU 
                                                   & ((0x1c000000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x1aU)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 6U))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                                   >> 3U))
                                               : ((7U 
                                                   == 
                                                   (0xfU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))
                                                   ? 
                                                  ((0x3ffffffU 
                                                    & ((0xe000000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x19U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 7U))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                                    >> 4U))
                                                   : 
                                                  ((0xfU 
                                                    == 
                                                    (0x1fU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))
                                                    ? 
                                                   ((0x1ffffffU 
                                                     & ((0x7000000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x18U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 8U))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                                     >> 5U))
                                                    : 
                                                   ((0x1fU 
                                                     == 
                                                     (0x3fU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))
                                                     ? 
                                                    ((0xffffffU 
                                                      & ((0x3800000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x17U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 9U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                                      >> 6U))
                                                     : 
                                                    ((0x3fU 
                                                      == 
                                                      (0x7fU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))
                                                      ? 
                                                     ((0x7fffffU 
                                                       & ((0x1c00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x16U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xaU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                                       >> 7U))
                                                      : 
                                                     ((0x3fffffU 
                                                       & ((0xe00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x15U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xbU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                                       >> 8U)))))))))
                    : (((((((((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U])) 
                              | (0x1ffU == (0x3ffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))) 
                             | (0x3ffU == (0x7ffU & 
                                           vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))) 
                            | (0x7ffU == (0xfffU & 
                                          vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))) 
                           | (0xfffU == (0x1fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))) 
                          | (0x1fffU == (0x3fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))) 
                         | (0x3fffU == (0x7fffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))) 
                        | (0x7fffU == (0xffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U])))
                        ? ((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))
                            ? ((0x1fffffU & ((0x700000U 
                                              & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                 << 0x14U)) 
                                             | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                >> 0xcU))) 
                               == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                   >> 9U)) : ((0x1ffU 
                                               == (0x3ffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))
                                               ? ((0xfffffU 
                                                   & ((0x380000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x13U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0xdU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                                   >> 0xaU))
                                               : ((0x3ffU 
                                                   == 
                                                   (0x7ffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))
                                                   ? 
                                                  ((0x7ffffU 
                                                    & ((0x1c0000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x12U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 0xeU))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                                    >> 0xbU))
                                                   : 
                                                  ((0x7ffU 
                                                    == 
                                                    (0xfffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))
                                                    ? 
                                                   ((0x3ffffU 
                                                     & ((0xe0000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x11U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 0xfU))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                                     >> 0xcU))
                                                    : 
                                                   ((0xfffU 
                                                     == 
                                                     (0x1fffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))
                                                     ? 
                                                    ((0x1ffffU 
                                                      & ((0x70000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x10U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 0x10U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                                      >> 0xdU))
                                                     : 
                                                    ((0x1fffU 
                                                      == 
                                                      (0x3fffU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))
                                                      ? 
                                                     ((0xffffU 
                                                       & ((0x38000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0xfU)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0x11U))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                                       >> 0xeU))
                                                      : 
                                                     ((0x3fffU 
                                                       == 
                                                       (0x7fffU 
                                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))
                                                       ? 
                                                      ((0x7fffU 
                                                        & ((0x1c000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xeU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x12U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                                        >> 0xfU))
                                                       : 
                                                      ((0x3fffU 
                                                        & ((0xe000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xdU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x13U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                                        >> 0x10U)))))))))
                        : (((((((((0xffffU == (0x1ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U])) 
                                  | (0x1ffffU == (0x3ffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))) 
                                 | (0x3ffffU == (0x7ffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))) 
                                | (0x7ffffU == (0xfffffU 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))) 
                               | (0xfffffU == (0x1fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))) 
                              | (0x1fffffU == (0x3fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))) 
                             | (0x3fffffU == (0x7fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))) 
                            | (0x7fffffU == (0xffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U])))
                            ? ((0xffffU == (0x1ffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))
                                ? ((0x1fffU & ((0x7000U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xcU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x14U))) 
                                   == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                       >> 0x11U)) : 
                               ((0x1ffffU == (0x3ffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))
                                 ? ((0xfffU & ((0x3800U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xbU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x15U))) 
                                    == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                        >> 0x12U)) : 
                                ((0x3ffffU == (0x7ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))
                                  ? ((0x7ffU & ((0x1c00U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 0xaU)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x16U))) 
                                     == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                         >> 0x13U))
                                  : ((0x7ffffU == (0xfffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))
                                      ? ((0x3ffU & 
                                          ((0xe00U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 9U)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 0x17U))) 
                                         == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                             >> 0x14U))
                                      : ((0xfffffU 
                                          == (0x1fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))
                                          ? ((0x1ffU 
                                              & ((0x700U 
                                                  & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                     << 8U)) 
                                                 | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                    >> 0x18U))) 
                                             == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                                 >> 0x15U))
                                          : ((0x1fffffU 
                                              == (0x3fffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))
                                              ? ((0xffU 
                                                  & ((0x380U 
                                                      & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                         << 7U)) 
                                                     | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                        >> 0x19U))) 
                                                 == 
                                                 (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                                  >> 0x16U))
                                              : ((0x3fffffU 
                                                  == 
                                                  (0x7fffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))
                                                  ? 
                                                 ((0x7fU 
                                                   & ((0x1c0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 6U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1aU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                                   >> 0x17U))
                                                  : 
                                                 ((0x3fU 
                                                   & ((0xe0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 5U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1bU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                                   >> 0x18U)))))))))
                            : (((((((((0xffffffU == 
                                       (0x1ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U])) 
                                      | (0x1ffffffU 
                                         == (0x3ffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))) 
                                     | (0x3ffffffU 
                                        == (0x7ffffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))) 
                                    | (0x7ffffffU == 
                                       (0xfffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))) 
                                   | (0xfffffffU == 
                                      (0x1fffffffU 
                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))) 
                                  | (0x1fffffffU == 
                                     (0x3fffffffU & 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))) 
                                 | (0x3fffffffU == 
                                    (0x7fffffffU & 
                                     vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))) 
                                | ((0x7fffffffU == 
                                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]) 
                                   | (0xffffffffU == 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))) 
                               & ((0xffffffU == (0x1ffffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))
                                   ? ((0x1fU & ((0x70U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 4U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1cU))) 
                                      == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                          >> 0x19U))
                                   : ((0x1ffffffU == 
                                       (0x3ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))
                                       ? ((0xfU & (
                                                   (0x38U 
                                                    & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                       << 3U)) 
                                                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      >> 0x1dU))) 
                                          == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                              >> 0x1aU))
                                       : ((0x3ffffffU 
                                           == (0x7ffffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))
                                           ? ((7U & 
                                               ((0x1cU 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 2U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1eU))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                                  >> 0x1bU))
                                           : ((0x7ffffffU 
                                               == (0xfffffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))
                                               ? ((3U 
                                                   & ((0xeU 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 1U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1fU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                                   >> 0x1cU))
                                               : ((0xfffffffU 
                                                   == 
                                                   (0x1fffffffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))
                                                   ? 
                                                  ((1U 
                                                    & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU]) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                                    >> 0x1dU))
                                                   : 
                                                  ((0x1fffffffU 
                                                    == 
                                                    (0x3fffffffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))
                                                    ? 
                                                   (0U 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                                     >> 0x1eU))
                                                    : 
                                                   ((0x3fffffffU 
                                                     != 
                                                     (0x7fffffffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U])) 
                                                    | (0U 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                                                        >> 0x1fU)))))))))))))
                : ((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                    << 0x1dU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                 >> 3U))) 
                   == vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]))
            : ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[2U] 
                >> 0xbU) & ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U] 
                             < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]) 
                            & (((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                 << 0x1dU) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 3U))) 
                                >= vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[8U]) 
                               & ((0x3fffffffU & ((
                                                   vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0x1dU) 
                                                  | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                     >> 3U))) 
                                  < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U])))));
    vlSelf->CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT____Vcellout__genblk1__BRA__10__KET____DOT__matcher____pinNumber5 
        = ((0x100000U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[2U])
            ? ((0x80000U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[2U])
                ? (((((((((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU])) 
                          | (1U == (3U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))) 
                         | (3U == (7U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))) 
                        | (7U == (0xfU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))) 
                       | (0xfU == (0x1fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))) 
                      | (0x1fU == (0x3fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))) 
                     | (0x3fU == (0x7fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))) 
                    | (0x7fU == (0xffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU])))
                    ? ((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))
                        ? ((0x1fffffffU & ((0x70000000U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 0x1cU)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 4U))) 
                           == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                               >> 1U)) : ((1U == (3U 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))
                                           ? ((0xfffffffU 
                                               & ((0x38000000U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                      << 0x1bU)) 
                                                  | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                     >> 5U))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                                  >> 2U))
                                           : ((3U == 
                                               (7U 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))
                                               ? ((0x7ffffffU 
                                                   & ((0x1c000000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x1aU)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 6U))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                                   >> 3U))
                                               : ((7U 
                                                   == 
                                                   (0xfU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))
                                                   ? 
                                                  ((0x3ffffffU 
                                                    & ((0xe000000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x19U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 7U))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                                    >> 4U))
                                                   : 
                                                  ((0xfU 
                                                    == 
                                                    (0x1fU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))
                                                    ? 
                                                   ((0x1ffffffU 
                                                     & ((0x7000000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x18U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 8U))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                                     >> 5U))
                                                    : 
                                                   ((0x1fU 
                                                     == 
                                                     (0x3fU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))
                                                     ? 
                                                    ((0xffffffU 
                                                      & ((0x3800000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x17U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 9U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                                      >> 6U))
                                                     : 
                                                    ((0x3fU 
                                                      == 
                                                      (0x7fU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))
                                                      ? 
                                                     ((0x7fffffU 
                                                       & ((0x1c00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x16U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xaU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                                       >> 7U))
                                                      : 
                                                     ((0x3fffffU 
                                                       & ((0xe00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x15U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xbU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                                       >> 8U)))))))))
                    : (((((((((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU])) 
                              | (0x1ffU == (0x3ffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))) 
                             | (0x3ffU == (0x7ffU & 
                                           vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))) 
                            | (0x7ffU == (0xfffU & 
                                          vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))) 
                           | (0xfffU == (0x1fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))) 
                          | (0x1fffU == (0x3fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))) 
                         | (0x3fffU == (0x7fffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))) 
                        | (0x7fffU == (0xffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU])))
                        ? ((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))
                            ? ((0x1fffffU & ((0x700000U 
                                              & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                 << 0x14U)) 
                                             | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                >> 0xcU))) 
                               == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                   >> 9U)) : ((0x1ffU 
                                               == (0x3ffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))
                                               ? ((0xfffffU 
                                                   & ((0x380000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x13U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0xdU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                                   >> 0xaU))
                                               : ((0x3ffU 
                                                   == 
                                                   (0x7ffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))
                                                   ? 
                                                  ((0x7ffffU 
                                                    & ((0x1c0000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x12U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 0xeU))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                                    >> 0xbU))
                                                   : 
                                                  ((0x7ffU 
                                                    == 
                                                    (0xfffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))
                                                    ? 
                                                   ((0x3ffffU 
                                                     & ((0xe0000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x11U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 0xfU))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                                     >> 0xcU))
                                                    : 
                                                   ((0xfffU 
                                                     == 
                                                     (0x1fffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))
                                                     ? 
                                                    ((0x1ffffU 
                                                      & ((0x70000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x10U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 0x10U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                                      >> 0xdU))
                                                     : 
                                                    ((0x1fffU 
                                                      == 
                                                      (0x3fffU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))
                                                      ? 
                                                     ((0xffffU 
                                                       & ((0x38000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0xfU)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0x11U))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                                       >> 0xeU))
                                                      : 
                                                     ((0x3fffU 
                                                       == 
                                                       (0x7fffU 
                                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))
                                                       ? 
                                                      ((0x7fffU 
                                                        & ((0x1c000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xeU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x12U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                                        >> 0xfU))
                                                       : 
                                                      ((0x3fffU 
                                                        & ((0xe000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xdU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x13U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                                        >> 0x10U)))))))))
                        : (((((((((0xffffU == (0x1ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU])) 
                                  | (0x1ffffU == (0x3ffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))) 
                                 | (0x3ffffU == (0x7ffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))) 
                                | (0x7ffffU == (0xfffffU 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))) 
                               | (0xfffffU == (0x1fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))) 
                              | (0x1fffffU == (0x3fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))) 
                             | (0x3fffffU == (0x7fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))) 
                            | (0x7fffffU == (0xffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU])))
                            ? ((0xffffU == (0x1ffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))
                                ? ((0x1fffU & ((0x7000U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xcU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x14U))) 
                                   == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                       >> 0x11U)) : 
                               ((0x1ffffU == (0x3ffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))
                                 ? ((0xfffU & ((0x3800U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xbU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x15U))) 
                                    == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                        >> 0x12U)) : 
                                ((0x3ffffU == (0x7ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))
                                  ? ((0x7ffU & ((0x1c00U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 0xaU)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x16U))) 
                                     == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                         >> 0x13U))
                                  : ((0x7ffffU == (0xfffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))
                                      ? ((0x3ffU & 
                                          ((0xe00U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 9U)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 0x17U))) 
                                         == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                             >> 0x14U))
                                      : ((0xfffffU 
                                          == (0x1fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))
                                          ? ((0x1ffU 
                                              & ((0x700U 
                                                  & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                     << 8U)) 
                                                 | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                    >> 0x18U))) 
                                             == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                                 >> 0x15U))
                                          : ((0x1fffffU 
                                              == (0x3fffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))
                                              ? ((0xffU 
                                                  & ((0x380U 
                                                      & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                         << 7U)) 
                                                     | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                        >> 0x19U))) 
                                                 == 
                                                 (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                                  >> 0x16U))
                                              : ((0x3fffffU 
                                                  == 
                                                  (0x7fffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))
                                                  ? 
                                                 ((0x7fU 
                                                   & ((0x1c0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 6U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1aU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                                   >> 0x17U))
                                                  : 
                                                 ((0x3fU 
                                                   & ((0xe0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 5U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1bU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                                   >> 0x18U)))))))))
                            : (((((((((0xffffffU == 
                                       (0x1ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU])) 
                                      | (0x1ffffffU 
                                         == (0x3ffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))) 
                                     | (0x3ffffffU 
                                        == (0x7ffffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))) 
                                    | (0x7ffffffU == 
                                       (0xfffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))) 
                                   | (0xfffffffU == 
                                      (0x1fffffffU 
                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))) 
                                  | (0x1fffffffU == 
                                     (0x3fffffffU & 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))) 
                                 | (0x3fffffffU == 
                                    (0x7fffffffU & 
                                     vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))) 
                                | ((0x7fffffffU == 
                                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]) 
                                   | (0xffffffffU == 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))) 
                               & ((0xffffffU == (0x1ffffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))
                                   ? ((0x1fU & ((0x70U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 4U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1cU))) 
                                      == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                          >> 0x19U))
                                   : ((0x1ffffffU == 
                                       (0x3ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))
                                       ? ((0xfU & (
                                                   (0x38U 
                                                    & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                       << 3U)) 
                                                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      >> 0x1dU))) 
                                          == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                              >> 0x1aU))
                                       : ((0x3ffffffU 
                                           == (0x7ffffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))
                                           ? ((7U & 
                                               ((0x1cU 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 2U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1eU))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                                  >> 0x1bU))
                                           : ((0x7ffffffU 
                                               == (0xfffffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))
                                               ? ((3U 
                                                   & ((0xeU 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 1U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1fU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                                   >> 0x1cU))
                                               : ((0xfffffffU 
                                                   == 
                                                   (0x1fffffffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))
                                                   ? 
                                                  ((1U 
                                                    & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU]) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                                    >> 0x1dU))
                                                   : 
                                                  ((0x1fffffffU 
                                                    == 
                                                    (0x3fffffffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))
                                                    ? 
                                                   (0U 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                                     >> 0x1eU))
                                                    : 
                                                   ((0x3fffffffU 
                                                     != 
                                                     (0x7fffffffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU])) 
                                                    | (0U 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                                                        >> 0x1fU)))))))))))))
                : ((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                    << 0x1dU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                 >> 3U))) 
                   == vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]))
            : ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[2U] 
                >> 0x13U) & ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U] 
                              < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]) 
                             & (((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                  << 0x1dU) 
                                                 | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                    >> 3U))) 
                                 >= vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[9U]) 
                                & ((0x3fffffffU & (
                                                   (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 0x1dU) 
                                                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      >> 3U))) 
                                   < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU])))));
    vlSelf->CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT____Vcellout__genblk1__BRA__11__KET____DOT__matcher____pinNumber5 
        = ((0x10000000U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[2U])
            ? ((0x8000000U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[2U])
                ? (((((((((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU])) 
                          | (1U == (3U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))) 
                         | (3U == (7U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))) 
                        | (7U == (0xfU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))) 
                       | (0xfU == (0x1fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))) 
                      | (0x1fU == (0x3fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))) 
                     | (0x3fU == (0x7fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))) 
                    | (0x7fU == (0xffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU])))
                    ? ((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))
                        ? ((0x1fffffffU & ((0x70000000U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 0x1cU)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 4U))) 
                           == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                               >> 1U)) : ((1U == (3U 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))
                                           ? ((0xfffffffU 
                                               & ((0x38000000U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                      << 0x1bU)) 
                                                  | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                     >> 5U))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                                  >> 2U))
                                           : ((3U == 
                                               (7U 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))
                                               ? ((0x7ffffffU 
                                                   & ((0x1c000000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x1aU)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 6U))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                                   >> 3U))
                                               : ((7U 
                                                   == 
                                                   (0xfU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))
                                                   ? 
                                                  ((0x3ffffffU 
                                                    & ((0xe000000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x19U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 7U))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                                    >> 4U))
                                                   : 
                                                  ((0xfU 
                                                    == 
                                                    (0x1fU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))
                                                    ? 
                                                   ((0x1ffffffU 
                                                     & ((0x7000000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x18U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 8U))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                                     >> 5U))
                                                    : 
                                                   ((0x1fU 
                                                     == 
                                                     (0x3fU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))
                                                     ? 
                                                    ((0xffffffU 
                                                      & ((0x3800000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x17U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 9U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                                      >> 6U))
                                                     : 
                                                    ((0x3fU 
                                                      == 
                                                      (0x7fU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))
                                                      ? 
                                                     ((0x7fffffU 
                                                       & ((0x1c00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x16U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xaU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                                       >> 7U))
                                                      : 
                                                     ((0x3fffffU 
                                                       & ((0xe00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x15U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xbU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                                       >> 8U)))))))))
                    : (((((((((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU])) 
                              | (0x1ffU == (0x3ffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))) 
                             | (0x3ffU == (0x7ffU & 
                                           vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))) 
                            | (0x7ffU == (0xfffU & 
                                          vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))) 
                           | (0xfffU == (0x1fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))) 
                          | (0x1fffU == (0x3fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))) 
                         | (0x3fffU == (0x7fffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))) 
                        | (0x7fffU == (0xffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU])))
                        ? ((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))
                            ? ((0x1fffffU & ((0x700000U 
                                              & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                 << 0x14U)) 
                                             | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                >> 0xcU))) 
                               == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                   >> 9U)) : ((0x1ffU 
                                               == (0x3ffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))
                                               ? ((0xfffffU 
                                                   & ((0x380000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x13U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0xdU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                                   >> 0xaU))
                                               : ((0x3ffU 
                                                   == 
                                                   (0x7ffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))
                                                   ? 
                                                  ((0x7ffffU 
                                                    & ((0x1c0000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x12U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 0xeU))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                                    >> 0xbU))
                                                   : 
                                                  ((0x7ffU 
                                                    == 
                                                    (0xfffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))
                                                    ? 
                                                   ((0x3ffffU 
                                                     & ((0xe0000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x11U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 0xfU))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                                     >> 0xcU))
                                                    : 
                                                   ((0xfffU 
                                                     == 
                                                     (0x1fffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))
                                                     ? 
                                                    ((0x1ffffU 
                                                      & ((0x70000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x10U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 0x10U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                                      >> 0xdU))
                                                     : 
                                                    ((0x1fffU 
                                                      == 
                                                      (0x3fffU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))
                                                      ? 
                                                     ((0xffffU 
                                                       & ((0x38000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0xfU)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0x11U))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                                       >> 0xeU))
                                                      : 
                                                     ((0x3fffU 
                                                       == 
                                                       (0x7fffU 
                                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))
                                                       ? 
                                                      ((0x7fffU 
                                                        & ((0x1c000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xeU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x12U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                                        >> 0xfU))
                                                       : 
                                                      ((0x3fffU 
                                                        & ((0xe000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xdU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x13U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                                        >> 0x10U)))))))))
                        : (((((((((0xffffU == (0x1ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU])) 
                                  | (0x1ffffU == (0x3ffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))) 
                                 | (0x3ffffU == (0x7ffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))) 
                                | (0x7ffffU == (0xfffffU 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))) 
                               | (0xfffffU == (0x1fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))) 
                              | (0x1fffffU == (0x3fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))) 
                             | (0x3fffffU == (0x7fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))) 
                            | (0x7fffffU == (0xffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU])))
                            ? ((0xffffU == (0x1ffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))
                                ? ((0x1fffU & ((0x7000U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xcU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x14U))) 
                                   == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                       >> 0x11U)) : 
                               ((0x1ffffU == (0x3ffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))
                                 ? ((0xfffU & ((0x3800U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xbU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x15U))) 
                                    == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                        >> 0x12U)) : 
                                ((0x3ffffU == (0x7ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))
                                  ? ((0x7ffU & ((0x1c00U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 0xaU)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x16U))) 
                                     == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                         >> 0x13U))
                                  : ((0x7ffffU == (0xfffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))
                                      ? ((0x3ffU & 
                                          ((0xe00U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 9U)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 0x17U))) 
                                         == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                             >> 0x14U))
                                      : ((0xfffffU 
                                          == (0x1fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))
                                          ? ((0x1ffU 
                                              & ((0x700U 
                                                  & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                     << 8U)) 
                                                 | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                    >> 0x18U))) 
                                             == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                                 >> 0x15U))
                                          : ((0x1fffffU 
                                              == (0x3fffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))
                                              ? ((0xffU 
                                                  & ((0x380U 
                                                      & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                         << 7U)) 
                                                     | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                        >> 0x19U))) 
                                                 == 
                                                 (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                                  >> 0x16U))
                                              : ((0x3fffffU 
                                                  == 
                                                  (0x7fffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))
                                                  ? 
                                                 ((0x7fU 
                                                   & ((0x1c0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 6U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1aU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                                   >> 0x17U))
                                                  : 
                                                 ((0x3fU 
                                                   & ((0xe0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 5U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1bU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                                   >> 0x18U)))))))))
                            : (((((((((0xffffffU == 
                                       (0x1ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU])) 
                                      | (0x1ffffffU 
                                         == (0x3ffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))) 
                                     | (0x3ffffffU 
                                        == (0x7ffffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))) 
                                    | (0x7ffffffU == 
                                       (0xfffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))) 
                                   | (0xfffffffU == 
                                      (0x1fffffffU 
                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))) 
                                  | (0x1fffffffU == 
                                     (0x3fffffffU & 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))) 
                                 | (0x3fffffffU == 
                                    (0x7fffffffU & 
                                     vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))) 
                                | ((0x7fffffffU == 
                                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]) 
                                   | (0xffffffffU == 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))) 
                               & ((0xffffffU == (0x1ffffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))
                                   ? ((0x1fU & ((0x70U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 4U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1cU))) 
                                      == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                          >> 0x19U))
                                   : ((0x1ffffffU == 
                                       (0x3ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))
                                       ? ((0xfU & (
                                                   (0x38U 
                                                    & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                       << 3U)) 
                                                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      >> 0x1dU))) 
                                          == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                              >> 0x1aU))
                                       : ((0x3ffffffU 
                                           == (0x7ffffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))
                                           ? ((7U & 
                                               ((0x1cU 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 2U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1eU))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                                  >> 0x1bU))
                                           : ((0x7ffffffU 
                                               == (0xfffffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))
                                               ? ((3U 
                                                   & ((0xeU 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 1U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1fU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                                   >> 0x1cU))
                                               : ((0xfffffffU 
                                                   == 
                                                   (0x1fffffffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))
                                                   ? 
                                                  ((1U 
                                                    & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU]) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                                    >> 0x1dU))
                                                   : 
                                                  ((0x1fffffffU 
                                                    == 
                                                    (0x3fffffffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))
                                                    ? 
                                                   (0U 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                                     >> 0x1eU))
                                                    : 
                                                   ((0x3fffffffU 
                                                     != 
                                                     (0x7fffffffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU])) 
                                                    | (0U 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                                                        >> 0x1fU)))))))))))))
                : ((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                    << 0x1dU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                 >> 3U))) 
                   == vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]))
            : ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[2U] 
                >> 0x1bU) & ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU] 
                              < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]) 
                             & (((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                  << 0x1dU) 
                                                 | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                    >> 3U))) 
                                 >= vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xaU]) 
                                & ((0x3fffffffU & (
                                                   (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 0x1dU) 
                                                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      >> 3U))) 
                                   < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU])))));
    vlSelf->CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT____Vcellout__genblk1__BRA__12__KET____DOT__matcher____pinNumber5 
        = ((0x10U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[3U])
            ? ((8U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[3U])
                ? (((((((((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU])) 
                          | (1U == (3U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))) 
                         | (3U == (7U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))) 
                        | (7U == (0xfU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))) 
                       | (0xfU == (0x1fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))) 
                      | (0x1fU == (0x3fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))) 
                     | (0x3fU == (0x7fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))) 
                    | (0x7fU == (0xffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU])))
                    ? ((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))
                        ? ((0x1fffffffU & ((0x70000000U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 0x1cU)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 4U))) 
                           == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                               >> 1U)) : ((1U == (3U 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))
                                           ? ((0xfffffffU 
                                               & ((0x38000000U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                      << 0x1bU)) 
                                                  | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                     >> 5U))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                                  >> 2U))
                                           : ((3U == 
                                               (7U 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))
                                               ? ((0x7ffffffU 
                                                   & ((0x1c000000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x1aU)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 6U))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                                   >> 3U))
                                               : ((7U 
                                                   == 
                                                   (0xfU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))
                                                   ? 
                                                  ((0x3ffffffU 
                                                    & ((0xe000000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x19U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 7U))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                                    >> 4U))
                                                   : 
                                                  ((0xfU 
                                                    == 
                                                    (0x1fU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))
                                                    ? 
                                                   ((0x1ffffffU 
                                                     & ((0x7000000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x18U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 8U))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                                     >> 5U))
                                                    : 
                                                   ((0x1fU 
                                                     == 
                                                     (0x3fU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))
                                                     ? 
                                                    ((0xffffffU 
                                                      & ((0x3800000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x17U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 9U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                                      >> 6U))
                                                     : 
                                                    ((0x3fU 
                                                      == 
                                                      (0x7fU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))
                                                      ? 
                                                     ((0x7fffffU 
                                                       & ((0x1c00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x16U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xaU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                                       >> 7U))
                                                      : 
                                                     ((0x3fffffU 
                                                       & ((0xe00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x15U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xbU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                                       >> 8U)))))))))
                    : (((((((((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU])) 
                              | (0x1ffU == (0x3ffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))) 
                             | (0x3ffU == (0x7ffU & 
                                           vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))) 
                            | (0x7ffU == (0xfffU & 
                                          vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))) 
                           | (0xfffU == (0x1fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))) 
                          | (0x1fffU == (0x3fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))) 
                         | (0x3fffU == (0x7fffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))) 
                        | (0x7fffU == (0xffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU])))
                        ? ((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))
                            ? ((0x1fffffU & ((0x700000U 
                                              & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                 << 0x14U)) 
                                             | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                >> 0xcU))) 
                               == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                   >> 9U)) : ((0x1ffU 
                                               == (0x3ffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))
                                               ? ((0xfffffU 
                                                   & ((0x380000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x13U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0xdU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                                   >> 0xaU))
                                               : ((0x3ffU 
                                                   == 
                                                   (0x7ffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))
                                                   ? 
                                                  ((0x7ffffU 
                                                    & ((0x1c0000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x12U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 0xeU))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                                    >> 0xbU))
                                                   : 
                                                  ((0x7ffU 
                                                    == 
                                                    (0xfffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))
                                                    ? 
                                                   ((0x3ffffU 
                                                     & ((0xe0000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x11U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 0xfU))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                                     >> 0xcU))
                                                    : 
                                                   ((0xfffU 
                                                     == 
                                                     (0x1fffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))
                                                     ? 
                                                    ((0x1ffffU 
                                                      & ((0x70000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x10U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 0x10U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                                      >> 0xdU))
                                                     : 
                                                    ((0x1fffU 
                                                      == 
                                                      (0x3fffU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))
                                                      ? 
                                                     ((0xffffU 
                                                       & ((0x38000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0xfU)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0x11U))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                                       >> 0xeU))
                                                      : 
                                                     ((0x3fffU 
                                                       == 
                                                       (0x7fffU 
                                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))
                                                       ? 
                                                      ((0x7fffU 
                                                        & ((0x1c000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xeU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x12U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                                        >> 0xfU))
                                                       : 
                                                      ((0x3fffU 
                                                        & ((0xe000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xdU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x13U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                                        >> 0x10U)))))))))
                        : (((((((((0xffffU == (0x1ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU])) 
                                  | (0x1ffffU == (0x3ffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))) 
                                 | (0x3ffffU == (0x7ffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))) 
                                | (0x7ffffU == (0xfffffU 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))) 
                               | (0xfffffU == (0x1fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))) 
                              | (0x1fffffU == (0x3fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))) 
                             | (0x3fffffU == (0x7fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))) 
                            | (0x7fffffU == (0xffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU])))
                            ? ((0xffffU == (0x1ffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))
                                ? ((0x1fffU & ((0x7000U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xcU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x14U))) 
                                   == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                       >> 0x11U)) : 
                               ((0x1ffffU == (0x3ffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))
                                 ? ((0xfffU & ((0x3800U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xbU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x15U))) 
                                    == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                        >> 0x12U)) : 
                                ((0x3ffffU == (0x7ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))
                                  ? ((0x7ffU & ((0x1c00U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 0xaU)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x16U))) 
                                     == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                         >> 0x13U))
                                  : ((0x7ffffU == (0xfffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))
                                      ? ((0x3ffU & 
                                          ((0xe00U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 9U)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 0x17U))) 
                                         == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                             >> 0x14U))
                                      : ((0xfffffU 
                                          == (0x1fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))
                                          ? ((0x1ffU 
                                              & ((0x700U 
                                                  & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                     << 8U)) 
                                                 | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                    >> 0x18U))) 
                                             == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                                 >> 0x15U))
                                          : ((0x1fffffU 
                                              == (0x3fffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))
                                              ? ((0xffU 
                                                  & ((0x380U 
                                                      & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                         << 7U)) 
                                                     | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                        >> 0x19U))) 
                                                 == 
                                                 (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                                  >> 0x16U))
                                              : ((0x3fffffU 
                                                  == 
                                                  (0x7fffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))
                                                  ? 
                                                 ((0x7fU 
                                                   & ((0x1c0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 6U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1aU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                                   >> 0x17U))
                                                  : 
                                                 ((0x3fU 
                                                   & ((0xe0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 5U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1bU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                                   >> 0x18U)))))))))
                            : (((((((((0xffffffU == 
                                       (0x1ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU])) 
                                      | (0x1ffffffU 
                                         == (0x3ffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))) 
                                     | (0x3ffffffU 
                                        == (0x7ffffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))) 
                                    | (0x7ffffffU == 
                                       (0xfffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))) 
                                   | (0xfffffffU == 
                                      (0x1fffffffU 
                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))) 
                                  | (0x1fffffffU == 
                                     (0x3fffffffU & 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))) 
                                 | (0x3fffffffU == 
                                    (0x7fffffffU & 
                                     vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))) 
                                | ((0x7fffffffU == 
                                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]) 
                                   | (0xffffffffU == 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))) 
                               & ((0xffffffU == (0x1ffffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))
                                   ? ((0x1fU & ((0x70U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 4U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1cU))) 
                                      == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                          >> 0x19U))
                                   : ((0x1ffffffU == 
                                       (0x3ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))
                                       ? ((0xfU & (
                                                   (0x38U 
                                                    & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                       << 3U)) 
                                                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      >> 0x1dU))) 
                                          == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                              >> 0x1aU))
                                       : ((0x3ffffffU 
                                           == (0x7ffffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))
                                           ? ((7U & 
                                               ((0x1cU 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 2U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1eU))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                                  >> 0x1bU))
                                           : ((0x7ffffffU 
                                               == (0xfffffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))
                                               ? ((3U 
                                                   & ((0xeU 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 1U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1fU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                                   >> 0x1cU))
                                               : ((0xfffffffU 
                                                   == 
                                                   (0x1fffffffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))
                                                   ? 
                                                  ((1U 
                                                    & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU]) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                                    >> 0x1dU))
                                                   : 
                                                  ((0x1fffffffU 
                                                    == 
                                                    (0x3fffffffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))
                                                    ? 
                                                   (0U 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                                     >> 0x1eU))
                                                    : 
                                                   ((0x3fffffffU 
                                                     != 
                                                     (0x7fffffffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU])) 
                                                    | (0U 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                                                        >> 0x1fU)))))))))))))
                : ((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                    << 0x1dU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                 >> 3U))) 
                   == vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]))
            : ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[3U] 
                >> 3U) & ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU] 
                           < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]) 
                          & (((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 0x1dU) 
                                              | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                 >> 3U))) 
                              >= vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xbU]) 
                             & ((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                 << 0x1dU) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 3U))) 
                                < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU])))));
    vlSelf->CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT____Vcellout__genblk1__BRA__13__KET____DOT__matcher____pinNumber5 
        = ((0x1000U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[3U])
            ? ((0x800U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[3U])
                ? (((((((((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU])) 
                          | (1U == (3U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))) 
                         | (3U == (7U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))) 
                        | (7U == (0xfU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))) 
                       | (0xfU == (0x1fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))) 
                      | (0x1fU == (0x3fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))) 
                     | (0x3fU == (0x7fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))) 
                    | (0x7fU == (0xffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU])))
                    ? ((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))
                        ? ((0x1fffffffU & ((0x70000000U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 0x1cU)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 4U))) 
                           == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                               >> 1U)) : ((1U == (3U 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))
                                           ? ((0xfffffffU 
                                               & ((0x38000000U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                      << 0x1bU)) 
                                                  | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                     >> 5U))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                                  >> 2U))
                                           : ((3U == 
                                               (7U 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))
                                               ? ((0x7ffffffU 
                                                   & ((0x1c000000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x1aU)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 6U))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                                   >> 3U))
                                               : ((7U 
                                                   == 
                                                   (0xfU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))
                                                   ? 
                                                  ((0x3ffffffU 
                                                    & ((0xe000000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x19U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 7U))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                                    >> 4U))
                                                   : 
                                                  ((0xfU 
                                                    == 
                                                    (0x1fU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))
                                                    ? 
                                                   ((0x1ffffffU 
                                                     & ((0x7000000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x18U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 8U))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                                     >> 5U))
                                                    : 
                                                   ((0x1fU 
                                                     == 
                                                     (0x3fU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))
                                                     ? 
                                                    ((0xffffffU 
                                                      & ((0x3800000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x17U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 9U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                                      >> 6U))
                                                     : 
                                                    ((0x3fU 
                                                      == 
                                                      (0x7fU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))
                                                      ? 
                                                     ((0x7fffffU 
                                                       & ((0x1c00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x16U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xaU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                                       >> 7U))
                                                      : 
                                                     ((0x3fffffU 
                                                       & ((0xe00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x15U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xbU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                                       >> 8U)))))))))
                    : (((((((((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU])) 
                              | (0x1ffU == (0x3ffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))) 
                             | (0x3ffU == (0x7ffU & 
                                           vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))) 
                            | (0x7ffU == (0xfffU & 
                                          vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))) 
                           | (0xfffU == (0x1fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))) 
                          | (0x1fffU == (0x3fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))) 
                         | (0x3fffU == (0x7fffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))) 
                        | (0x7fffU == (0xffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU])))
                        ? ((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))
                            ? ((0x1fffffU & ((0x700000U 
                                              & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                 << 0x14U)) 
                                             | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                >> 0xcU))) 
                               == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                   >> 9U)) : ((0x1ffU 
                                               == (0x3ffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))
                                               ? ((0xfffffU 
                                                   & ((0x380000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x13U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0xdU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                                   >> 0xaU))
                                               : ((0x3ffU 
                                                   == 
                                                   (0x7ffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))
                                                   ? 
                                                  ((0x7ffffU 
                                                    & ((0x1c0000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x12U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 0xeU))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                                    >> 0xbU))
                                                   : 
                                                  ((0x7ffU 
                                                    == 
                                                    (0xfffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))
                                                    ? 
                                                   ((0x3ffffU 
                                                     & ((0xe0000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x11U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 0xfU))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                                     >> 0xcU))
                                                    : 
                                                   ((0xfffU 
                                                     == 
                                                     (0x1fffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))
                                                     ? 
                                                    ((0x1ffffU 
                                                      & ((0x70000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x10U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 0x10U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                                      >> 0xdU))
                                                     : 
                                                    ((0x1fffU 
                                                      == 
                                                      (0x3fffU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))
                                                      ? 
                                                     ((0xffffU 
                                                       & ((0x38000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0xfU)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0x11U))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                                       >> 0xeU))
                                                      : 
                                                     ((0x3fffU 
                                                       == 
                                                       (0x7fffU 
                                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))
                                                       ? 
                                                      ((0x7fffU 
                                                        & ((0x1c000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xeU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x12U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                                        >> 0xfU))
                                                       : 
                                                      ((0x3fffU 
                                                        & ((0xe000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xdU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x13U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                                        >> 0x10U)))))))))
                        : (((((((((0xffffU == (0x1ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU])) 
                                  | (0x1ffffU == (0x3ffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))) 
                                 | (0x3ffffU == (0x7ffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))) 
                                | (0x7ffffU == (0xfffffU 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))) 
                               | (0xfffffU == (0x1fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))) 
                              | (0x1fffffU == (0x3fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))) 
                             | (0x3fffffU == (0x7fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))) 
                            | (0x7fffffU == (0xffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU])))
                            ? ((0xffffU == (0x1ffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))
                                ? ((0x1fffU & ((0x7000U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xcU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x14U))) 
                                   == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                       >> 0x11U)) : 
                               ((0x1ffffU == (0x3ffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))
                                 ? ((0xfffU & ((0x3800U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xbU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x15U))) 
                                    == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                        >> 0x12U)) : 
                                ((0x3ffffU == (0x7ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))
                                  ? ((0x7ffU & ((0x1c00U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 0xaU)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x16U))) 
                                     == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                         >> 0x13U))
                                  : ((0x7ffffU == (0xfffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))
                                      ? ((0x3ffU & 
                                          ((0xe00U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 9U)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 0x17U))) 
                                         == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                             >> 0x14U))
                                      : ((0xfffffU 
                                          == (0x1fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))
                                          ? ((0x1ffU 
                                              & ((0x700U 
                                                  & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                     << 8U)) 
                                                 | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                    >> 0x18U))) 
                                             == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                                 >> 0x15U))
                                          : ((0x1fffffU 
                                              == (0x3fffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))
                                              ? ((0xffU 
                                                  & ((0x380U 
                                                      & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                         << 7U)) 
                                                     | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                        >> 0x19U))) 
                                                 == 
                                                 (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                                  >> 0x16U))
                                              : ((0x3fffffU 
                                                  == 
                                                  (0x7fffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))
                                                  ? 
                                                 ((0x7fU 
                                                   & ((0x1c0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 6U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1aU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                                   >> 0x17U))
                                                  : 
                                                 ((0x3fU 
                                                   & ((0xe0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 5U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1bU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                                   >> 0x18U)))))))))
                            : (((((((((0xffffffU == 
                                       (0x1ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU])) 
                                      | (0x1ffffffU 
                                         == (0x3ffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))) 
                                     | (0x3ffffffU 
                                        == (0x7ffffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))) 
                                    | (0x7ffffffU == 
                                       (0xfffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))) 
                                   | (0xfffffffU == 
                                      (0x1fffffffU 
                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))) 
                                  | (0x1fffffffU == 
                                     (0x3fffffffU & 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))) 
                                 | (0x3fffffffU == 
                                    (0x7fffffffU & 
                                     vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))) 
                                | ((0x7fffffffU == 
                                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]) 
                                   | (0xffffffffU == 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))) 
                               & ((0xffffffU == (0x1ffffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))
                                   ? ((0x1fU & ((0x70U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 4U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1cU))) 
                                      == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                          >> 0x19U))
                                   : ((0x1ffffffU == 
                                       (0x3ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))
                                       ? ((0xfU & (
                                                   (0x38U 
                                                    & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                       << 3U)) 
                                                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      >> 0x1dU))) 
                                          == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                              >> 0x1aU))
                                       : ((0x3ffffffU 
                                           == (0x7ffffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))
                                           ? ((7U & 
                                               ((0x1cU 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 2U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1eU))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                                  >> 0x1bU))
                                           : ((0x7ffffffU 
                                               == (0xfffffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))
                                               ? ((3U 
                                                   & ((0xeU 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 1U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1fU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                                   >> 0x1cU))
                                               : ((0xfffffffU 
                                                   == 
                                                   (0x1fffffffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))
                                                   ? 
                                                  ((1U 
                                                    & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU]) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                                    >> 0x1dU))
                                                   : 
                                                  ((0x1fffffffU 
                                                    == 
                                                    (0x3fffffffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))
                                                    ? 
                                                   (0U 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                                     >> 0x1eU))
                                                    : 
                                                   ((0x3fffffffU 
                                                     != 
                                                     (0x7fffffffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU])) 
                                                    | (0U 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                                                        >> 0x1fU)))))))))))))
                : ((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                    << 0x1dU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                 >> 3U))) 
                   == vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]))
            : ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[3U] 
                >> 0xbU) & ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU] 
                             < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]) 
                            & (((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                 << 0x1dU) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 3U))) 
                                >= vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xcU]) 
                               & ((0x3fffffffU & ((
                                                   vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0x1dU) 
                                                  | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                     >> 3U))) 
                                  < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU])))));
    vlSelf->CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT____Vcellout__genblk1__BRA__14__KET____DOT__matcher____pinNumber5 
        = ((0x100000U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[3U])
            ? ((0x80000U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[3U])
                ? (((((((((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU])) 
                          | (1U == (3U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))) 
                         | (3U == (7U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))) 
                        | (7U == (0xfU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))) 
                       | (0xfU == (0x1fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))) 
                      | (0x1fU == (0x3fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))) 
                     | (0x3fU == (0x7fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))) 
                    | (0x7fU == (0xffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU])))
                    ? ((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))
                        ? ((0x1fffffffU & ((0x70000000U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 0x1cU)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 4U))) 
                           == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                               >> 1U)) : ((1U == (3U 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))
                                           ? ((0xfffffffU 
                                               & ((0x38000000U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                      << 0x1bU)) 
                                                  | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                     >> 5U))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                                  >> 2U))
                                           : ((3U == 
                                               (7U 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))
                                               ? ((0x7ffffffU 
                                                   & ((0x1c000000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x1aU)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 6U))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                                   >> 3U))
                                               : ((7U 
                                                   == 
                                                   (0xfU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))
                                                   ? 
                                                  ((0x3ffffffU 
                                                    & ((0xe000000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x19U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 7U))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                                    >> 4U))
                                                   : 
                                                  ((0xfU 
                                                    == 
                                                    (0x1fU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))
                                                    ? 
                                                   ((0x1ffffffU 
                                                     & ((0x7000000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x18U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 8U))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                                     >> 5U))
                                                    : 
                                                   ((0x1fU 
                                                     == 
                                                     (0x3fU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))
                                                     ? 
                                                    ((0xffffffU 
                                                      & ((0x3800000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x17U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 9U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                                      >> 6U))
                                                     : 
                                                    ((0x3fU 
                                                      == 
                                                      (0x7fU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))
                                                      ? 
                                                     ((0x7fffffU 
                                                       & ((0x1c00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x16U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xaU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                                       >> 7U))
                                                      : 
                                                     ((0x3fffffU 
                                                       & ((0xe00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x15U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xbU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                                       >> 8U)))))))))
                    : (((((((((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU])) 
                              | (0x1ffU == (0x3ffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))) 
                             | (0x3ffU == (0x7ffU & 
                                           vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))) 
                            | (0x7ffU == (0xfffU & 
                                          vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))) 
                           | (0xfffU == (0x1fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))) 
                          | (0x1fffU == (0x3fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))) 
                         | (0x3fffU == (0x7fffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))) 
                        | (0x7fffU == (0xffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU])))
                        ? ((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))
                            ? ((0x1fffffU & ((0x700000U 
                                              & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                 << 0x14U)) 
                                             | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                >> 0xcU))) 
                               == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                   >> 9U)) : ((0x1ffU 
                                               == (0x3ffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))
                                               ? ((0xfffffU 
                                                   & ((0x380000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x13U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0xdU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                                   >> 0xaU))
                                               : ((0x3ffU 
                                                   == 
                                                   (0x7ffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))
                                                   ? 
                                                  ((0x7ffffU 
                                                    & ((0x1c0000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x12U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 0xeU))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                                    >> 0xbU))
                                                   : 
                                                  ((0x7ffU 
                                                    == 
                                                    (0xfffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))
                                                    ? 
                                                   ((0x3ffffU 
                                                     & ((0xe0000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x11U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 0xfU))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                                     >> 0xcU))
                                                    : 
                                                   ((0xfffU 
                                                     == 
                                                     (0x1fffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))
                                                     ? 
                                                    ((0x1ffffU 
                                                      & ((0x70000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x10U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 0x10U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                                      >> 0xdU))
                                                     : 
                                                    ((0x1fffU 
                                                      == 
                                                      (0x3fffU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))
                                                      ? 
                                                     ((0xffffU 
                                                       & ((0x38000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0xfU)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0x11U))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                                       >> 0xeU))
                                                      : 
                                                     ((0x3fffU 
                                                       == 
                                                       (0x7fffU 
                                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))
                                                       ? 
                                                      ((0x7fffU 
                                                        & ((0x1c000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xeU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x12U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                                        >> 0xfU))
                                                       : 
                                                      ((0x3fffU 
                                                        & ((0xe000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xdU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x13U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                                        >> 0x10U)))))))))
                        : (((((((((0xffffU == (0x1ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU])) 
                                  | (0x1ffffU == (0x3ffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))) 
                                 | (0x3ffffU == (0x7ffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))) 
                                | (0x7ffffU == (0xfffffU 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))) 
                               | (0xfffffU == (0x1fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))) 
                              | (0x1fffffU == (0x3fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))) 
                             | (0x3fffffU == (0x7fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))) 
                            | (0x7fffffU == (0xffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU])))
                            ? ((0xffffU == (0x1ffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))
                                ? ((0x1fffU & ((0x7000U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xcU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x14U))) 
                                   == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                       >> 0x11U)) : 
                               ((0x1ffffU == (0x3ffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))
                                 ? ((0xfffU & ((0x3800U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xbU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x15U))) 
                                    == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                        >> 0x12U)) : 
                                ((0x3ffffU == (0x7ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))
                                  ? ((0x7ffU & ((0x1c00U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 0xaU)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x16U))) 
                                     == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                         >> 0x13U))
                                  : ((0x7ffffU == (0xfffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))
                                      ? ((0x3ffU & 
                                          ((0xe00U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 9U)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 0x17U))) 
                                         == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                             >> 0x14U))
                                      : ((0xfffffU 
                                          == (0x1fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))
                                          ? ((0x1ffU 
                                              & ((0x700U 
                                                  & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                     << 8U)) 
                                                 | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                    >> 0x18U))) 
                                             == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                                 >> 0x15U))
                                          : ((0x1fffffU 
                                              == (0x3fffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))
                                              ? ((0xffU 
                                                  & ((0x380U 
                                                      & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                         << 7U)) 
                                                     | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                        >> 0x19U))) 
                                                 == 
                                                 (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                                  >> 0x16U))
                                              : ((0x3fffffU 
                                                  == 
                                                  (0x7fffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))
                                                  ? 
                                                 ((0x7fU 
                                                   & ((0x1c0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 6U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1aU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                                   >> 0x17U))
                                                  : 
                                                 ((0x3fU 
                                                   & ((0xe0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 5U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1bU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                                   >> 0x18U)))))))))
                            : (((((((((0xffffffU == 
                                       (0x1ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU])) 
                                      | (0x1ffffffU 
                                         == (0x3ffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))) 
                                     | (0x3ffffffU 
                                        == (0x7ffffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))) 
                                    | (0x7ffffffU == 
                                       (0xfffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))) 
                                   | (0xfffffffU == 
                                      (0x1fffffffU 
                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))) 
                                  | (0x1fffffffU == 
                                     (0x3fffffffU & 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))) 
                                 | (0x3fffffffU == 
                                    (0x7fffffffU & 
                                     vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))) 
                                | ((0x7fffffffU == 
                                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]) 
                                   | (0xffffffffU == 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))) 
                               & ((0xffffffU == (0x1ffffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))
                                   ? ((0x1fU & ((0x70U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 4U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1cU))) 
                                      == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                          >> 0x19U))
                                   : ((0x1ffffffU == 
                                       (0x3ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))
                                       ? ((0xfU & (
                                                   (0x38U 
                                                    & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                       << 3U)) 
                                                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      >> 0x1dU))) 
                                          == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                              >> 0x1aU))
                                       : ((0x3ffffffU 
                                           == (0x7ffffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))
                                           ? ((7U & 
                                               ((0x1cU 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 2U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1eU))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                                  >> 0x1bU))
                                           : ((0x7ffffffU 
                                               == (0xfffffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))
                                               ? ((3U 
                                                   & ((0xeU 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 1U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1fU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                                   >> 0x1cU))
                                               : ((0xfffffffU 
                                                   == 
                                                   (0x1fffffffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))
                                                   ? 
                                                  ((1U 
                                                    & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU]) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                                    >> 0x1dU))
                                                   : 
                                                  ((0x1fffffffU 
                                                    == 
                                                    (0x3fffffffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))
                                                    ? 
                                                   (0U 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                                     >> 0x1eU))
                                                    : 
                                                   ((0x3fffffffU 
                                                     != 
                                                     (0x7fffffffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU])) 
                                                    | (0U 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                                                        >> 0x1fU)))))))))))))
                : ((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                    << 0x1dU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                 >> 3U))) 
                   == vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]))
            : ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[3U] 
                >> 0x13U) & ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU] 
                              < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]) 
                             & (((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                  << 0x1dU) 
                                                 | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                    >> 3U))) 
                                 >= vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xdU]) 
                                & ((0x3fffffffU & (
                                                   (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 0x1dU) 
                                                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      >> 3U))) 
                                   < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU])))));
    vlSelf->CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT____Vcellout__genblk1__BRA__15__KET____DOT__matcher____pinNumber5 
        = ((0x10000000U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[3U])
            ? ((0x8000000U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[3U])
                ? (((((((((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU])) 
                          | (1U == (3U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))) 
                         | (3U == (7U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))) 
                        | (7U == (0xfU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))) 
                       | (0xfU == (0x1fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))) 
                      | (0x1fU == (0x3fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))) 
                     | (0x3fU == (0x7fU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))) 
                    | (0x7fU == (0xffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU])))
                    ? ((0U == (1U & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))
                        ? ((0x1fffffffU & ((0x70000000U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 0x1cU)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 4U))) 
                           == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                               >> 1U)) : ((1U == (3U 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))
                                           ? ((0xfffffffU 
                                               & ((0x38000000U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                      << 0x1bU)) 
                                                  | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                     >> 5U))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                                  >> 2U))
                                           : ((3U == 
                                               (7U 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))
                                               ? ((0x7ffffffU 
                                                   & ((0x1c000000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x1aU)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 6U))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                                   >> 3U))
                                               : ((7U 
                                                   == 
                                                   (0xfU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))
                                                   ? 
                                                  ((0x3ffffffU 
                                                    & ((0xe000000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x19U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 7U))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                                    >> 4U))
                                                   : 
                                                  ((0xfU 
                                                    == 
                                                    (0x1fU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))
                                                    ? 
                                                   ((0x1ffffffU 
                                                     & ((0x7000000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x18U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 8U))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                                     >> 5U))
                                                    : 
                                                   ((0x1fU 
                                                     == 
                                                     (0x3fU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))
                                                     ? 
                                                    ((0xffffffU 
                                                      & ((0x3800000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x17U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 9U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                                      >> 6U))
                                                     : 
                                                    ((0x3fU 
                                                      == 
                                                      (0x7fU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))
                                                      ? 
                                                     ((0x7fffffU 
                                                       & ((0x1c00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x16U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xaU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                                       >> 7U))
                                                      : 
                                                     ((0x3fffffU 
                                                       & ((0xe00000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0x15U)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0xbU))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                                       >> 8U)))))))))
                    : (((((((((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU])) 
                              | (0x1ffU == (0x3ffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))) 
                             | (0x3ffU == (0x7ffU & 
                                           vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))) 
                            | (0x7ffU == (0xfffU & 
                                          vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))) 
                           | (0xfffU == (0x1fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))) 
                          | (0x1fffU == (0x3fffU & 
                                         vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))) 
                         | (0x3fffU == (0x7fffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))) 
                        | (0x7fffU == (0xffffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU])))
                        ? ((0xffU == (0x1ffU & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))
                            ? ((0x1fffffU & ((0x700000U 
                                              & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                 << 0x14U)) 
                                             | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                >> 0xcU))) 
                               == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                   >> 9U)) : ((0x1ffU 
                                               == (0x3ffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))
                                               ? ((0xfffffU 
                                                   & ((0x380000U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 0x13U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0xdU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                                   >> 0xaU))
                                               : ((0x3ffU 
                                                   == 
                                                   (0x7ffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))
                                                   ? 
                                                  ((0x7ffffU 
                                                    & ((0x1c0000U 
                                                        & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                           << 0x12U)) 
                                                       | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                          >> 0xeU))) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                                    >> 0xbU))
                                                   : 
                                                  ((0x7ffU 
                                                    == 
                                                    (0xfffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))
                                                    ? 
                                                   ((0x3ffffU 
                                                     & ((0xe0000U 
                                                         & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                            << 0x11U)) 
                                                        | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                           >> 0xfU))) 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                                     >> 0xcU))
                                                    : 
                                                   ((0xfffU 
                                                     == 
                                                     (0x1fffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))
                                                     ? 
                                                    ((0x1ffffU 
                                                      & ((0x70000U 
                                                          & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                             << 0x10U)) 
                                                         | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                            >> 0x10U))) 
                                                     == 
                                                     (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                                      >> 0xdU))
                                                     : 
                                                    ((0x1fffU 
                                                      == 
                                                      (0x3fffU 
                                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))
                                                      ? 
                                                     ((0xffffU 
                                                       & ((0x38000U 
                                                           & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                              << 0xfU)) 
                                                          | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                             >> 0x11U))) 
                                                      == 
                                                      (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                                       >> 0xeU))
                                                      : 
                                                     ((0x3fffU 
                                                       == 
                                                       (0x7fffU 
                                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))
                                                       ? 
                                                      ((0x7fffU 
                                                        & ((0x1c000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xeU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x12U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                                        >> 0xfU))
                                                       : 
                                                      ((0x3fffU 
                                                        & ((0xe000U 
                                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                               << 0xdU)) 
                                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                              >> 0x13U))) 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                                        >> 0x10U)))))))))
                        : (((((((((0xffffU == (0x1ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU])) 
                                  | (0x1ffffU == (0x3ffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))) 
                                 | (0x3ffffU == (0x7ffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))) 
                                | (0x7ffffU == (0xfffffU 
                                                & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))) 
                               | (0xfffffU == (0x1fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))) 
                              | (0x1fffffU == (0x3fffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))) 
                             | (0x3fffffU == (0x7fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))) 
                            | (0x7fffffU == (0xffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU])))
                            ? ((0xffffU == (0x1ffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))
                                ? ((0x1fffU & ((0x7000U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xcU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x14U))) 
                                   == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                       >> 0x11U)) : 
                               ((0x1ffffU == (0x3ffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))
                                 ? ((0xfffU & ((0x3800U 
                                                & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                   << 0xbU)) 
                                               | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                  >> 0x15U))) 
                                    == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                        >> 0x12U)) : 
                                ((0x3ffffU == (0x7ffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))
                                  ? ((0x7ffU & ((0x1c00U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 0xaU)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x16U))) 
                                     == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                         >> 0x13U))
                                  : ((0x7ffffU == (0xfffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))
                                      ? ((0x3ffU & 
                                          ((0xe00U 
                                            & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                               << 9U)) 
                                           | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                              >> 0x17U))) 
                                         == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                             >> 0x14U))
                                      : ((0xfffffU 
                                          == (0x1fffffU 
                                              & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))
                                          ? ((0x1ffU 
                                              & ((0x700U 
                                                  & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                     << 8U)) 
                                                 | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                    >> 0x18U))) 
                                             == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                                 >> 0x15U))
                                          : ((0x1fffffU 
                                              == (0x3fffffU 
                                                  & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))
                                              ? ((0xffU 
                                                  & ((0x380U 
                                                      & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                         << 7U)) 
                                                     | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                        >> 0x19U))) 
                                                 == 
                                                 (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                                  >> 0x16U))
                                              : ((0x3fffffU 
                                                  == 
                                                  (0x7fffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))
                                                  ? 
                                                 ((0x7fU 
                                                   & ((0x1c0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 6U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1aU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                                   >> 0x17U))
                                                  : 
                                                 ((0x3fU 
                                                   & ((0xe0U 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 5U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1bU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                                   >> 0x18U)))))))))
                            : (((((((((0xffffffU == 
                                       (0x1ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU])) 
                                      | (0x1ffffffU 
                                         == (0x3ffffffU 
                                             & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))) 
                                     | (0x3ffffffU 
                                        == (0x7ffffffU 
                                            & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))) 
                                    | (0x7ffffffU == 
                                       (0xfffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))) 
                                   | (0xfffffffU == 
                                      (0x1fffffffU 
                                       & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))) 
                                  | (0x1fffffffU == 
                                     (0x3fffffffU & 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))) 
                                 | (0x3fffffffU == 
                                    (0x7fffffffU & 
                                     vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))) 
                                | ((0x7fffffffU == 
                                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]) 
                                   | (0xffffffffU == 
                                      vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))) 
                               & ((0xffffffU == (0x1ffffffU 
                                                 & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))
                                   ? ((0x1fU & ((0x70U 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 4U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1cU))) 
                                      == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                          >> 0x19U))
                                   : ((0x1ffffffU == 
                                       (0x3ffffffU 
                                        & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))
                                       ? ((0xfU & (
                                                   (0x38U 
                                                    & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                       << 3U)) 
                                                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      >> 0x1dU))) 
                                          == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                              >> 0x1aU))
                                       : ((0x3ffffffU 
                                           == (0x7ffffffU 
                                               & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))
                                           ? ((7U & 
                                               ((0x1cU 
                                                 & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 2U)) 
                                                | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                   >> 0x1eU))) 
                                              == (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                                  >> 0x1bU))
                                           : ((0x7ffffffU 
                                               == (0xfffffffU 
                                                   & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))
                                               ? ((3U 
                                                   & ((0xeU 
                                                       & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                          << 1U)) 
                                                      | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                         >> 0x1fU))) 
                                                  == 
                                                  (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                                   >> 0x1cU))
                                               : ((0xfffffffU 
                                                   == 
                                                   (0x1fffffffU 
                                                    & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))
                                                   ? 
                                                  ((1U 
                                                    & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU]) 
                                                   == 
                                                   (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                                    >> 0x1dU))
                                                   : 
                                                  ((0x1fffffffU 
                                                    == 
                                                    (0x3fffffffU 
                                                     & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))
                                                    ? 
                                                   (0U 
                                                    == 
                                                    (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                                     >> 0x1eU))
                                                    : 
                                                   ((0x3fffffffU 
                                                     != 
                                                     (0x7fffffffU 
                                                      & vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU])) 
                                                    | (0U 
                                                       == 
                                                       (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU] 
                                                        >> 0x1fU)))))))))))))
                : ((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                    << 0x1dU) | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                 >> 3U))) 
                   == vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]))
            : ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_cfg_regs[3U] 
                >> 0x1bU) & ((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU] 
                              < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU]) 
                             & (((0x3fffffffU & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                  << 0x1dU) 
                                                 | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                    >> 3U))) 
                                 >= vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xeU]) 
                                & ((0x3fffffffU & (
                                                   (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xbU] 
                                                    << 0x1dU) 
                                                   | (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      >> 3U))) 
                                   < vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__pmp__DOT__pmp_addr_regs[0xfU])))));
    vlSelf->__PVT__CORE__DOT__pipeline__DOT__hazard_unit_i__DOT__branch_jump 
        = (1U & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                  >> 0xfU) | ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                               >> 0x16U) & ((vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                                             >> 0x15U) 
                                            ^ (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xdU] 
                                               >> 0x14U)))));
    vlSelf->__PVT__CORE__DOT__pipeline__DOT__fetch_stage_i__DOT__pc 
        = vlSelf->__Vdly__CORE__DOT__pipeline__DOT__fetch_stage_i__DOT__pc;
    vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__mal_addr 
        = ((0xfU == (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))
            ? (0U != (3U & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                            >> 1U))) : (((3U == (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard)) 
                                         | (0xcU == (IData)(vlSelf->__PVT__CORE__DOT__pipeline__DOT__mem_stage_i__DOT__byte_en_standard))) 
                                        & ((1U == (3U 
                                                   & (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                      >> 1U))) 
                                           | (3U == 
                                              (3U & 
                                               (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xaU] 
                                                >> 1U))))));
    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val = 0U;
    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr = 0U;
    if ((0x1000U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
        if ((0x800U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
            if ((0x400U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if ((0x200U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if ((0x100U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                            }
                            vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                                = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                         & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                        }
                    } else if ((0x80U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                            }
                            vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                                = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                         & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                        }
                    } else if ((0x40U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                            }
                            vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                                = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                         & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                        }
                    } else if ((0x20U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                            if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                                if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                        = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                                } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                        = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                                }
                                vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                                    = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                             & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                            }
                        } else if ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                            if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                                if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                                    if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                                    } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                                    }
                                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                                        = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                                 & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                                }
                            } else {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])
                                        ? 0U : 0U);
                            }
                        } else {
                            if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])
                                        ? 0U : 0U);
                            } else if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val = 0U;
                            } else if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                                if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                        = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                                } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                        = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                                }
                            }
                            if ((1U & (~ (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                          >> 2U)))) {
                                if ((1U & (~ (vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU] 
                                              >> 1U)))) {
                                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                                            = (1U & 
                                               ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                                & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                                    }
                                }
                            }
                        }
                    } else if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                            = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                     & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                    }
                } else if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                    if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                    } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                    }
                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                        = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                 & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                }
            } else if ((0x200U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                    if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                    } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                    }
                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                        = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                 & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                }
            } else if ((0x100U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if ((0x80U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                            = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                     & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                    }
                } else if ((0x40U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                            = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                     & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                    }
                } else if ((0x20U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                            = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                     & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                    }
                } else if ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                            = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                     & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                    }
                } else if ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                            = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                     & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                    }
                } else if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                            }
                            vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                                = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                         & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                        }
                    } else {
                        if ((1U & (~ ((0U == (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__mode__DOT__curr_priv_level)) 
                                      & (~ (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounteren 
                                            >> 1U)))))) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = (IData)((vlSymsp->TOP.mtime 
                                           >> 0x20U));
                        }
                        if (((0U == (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__mode__DOT__curr_priv_level)) 
                             & (~ (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounteren 
                                   >> 1U)))) {
                            vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr = 1U;
                        }
                    }
                } else if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if ((1U & (~ ((0U == (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__mode__DOT__curr_priv_level)) 
                                  & (~ (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounteren 
                                        >> 2U)))))) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = (IData)((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__instret_full 
                                       >> 0x20U));
                    }
                    if (((0U == (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__mode__DOT__curr_priv_level)) 
                         & (~ (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounteren 
                               >> 2U)))) {
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr = 1U;
                    }
                } else {
                    if ((1U & (~ ((0U == (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__mode__DOT__curr_priv_level)) 
                                  & (~ vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounteren))))) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = (IData)((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__cycles_full 
                                       >> 0x20U));
                    }
                    if (((0U == (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__mode__DOT__curr_priv_level)) 
                         & (~ vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounteren))) {
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr = 1U;
                    }
                }
            } else if ((0x80U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                    if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                    } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                    }
                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                        = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                 & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                }
            } else if ((0x40U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                    if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                    } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                    }
                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                        = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                 & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                }
            } else if ((0x20U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                    if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                    } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                    }
                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                        = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                 & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                }
            } else if ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                    if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                    } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                    }
                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                        = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                 & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                }
            } else if ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                    if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                    } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                    }
                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                        = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                 & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                }
            } else if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                            = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                     & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                    }
                } else {
                    if ((1U & (~ ((0U == (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__mode__DOT__curr_priv_level)) 
                                  & (~ (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounteren 
                                        >> 2U)))))) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__instret_full);
                    }
                    if (((0U == (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__mode__DOT__curr_priv_level)) 
                         & (~ (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounteren 
                               >> 2U)))) {
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr = 1U;
                    }
                }
            } else if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if ((1U & (~ ((0U == (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__mode__DOT__curr_priv_level)) 
                              & (~ (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounteren 
                                    >> 1U)))))) {
                    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                        = (IData)(vlSymsp->TOP.mtime);
                }
                if (((0U == (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__mode__DOT__curr_priv_level)) 
                     & (~ (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounteren 
                           >> 1U)))) {
                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr = 1U;
                }
            } else {
                if ((1U & (~ ((0U == (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__mode__DOT__curr_priv_level)) 
                              & (~ vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounteren))))) {
                    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                        = (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__cycles_full);
                }
                if (((0U == (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__mode__DOT__curr_priv_level)) 
                     & (~ vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounteren))) {
                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr = 1U;
                }
            }
        } else if ((0x400U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
            if ((0x200U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if ((0x100U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if ((0x80U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                            }
                            vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                                = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                         & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                        }
                    } else if ((0x40U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                            }
                            vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                                = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                         & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                        }
                    } else if ((0x20U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                            }
                            vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                                = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                         & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                        }
                    } else if ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                            }
                            vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                                = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                         & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                        }
                    } else if ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                            }
                            vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                                = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                         & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                        }
                    } else if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                            if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                                if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                        = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                                } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                        = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                                }
                                vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                                    = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                             & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                            }
                        } else {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = (IData)((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__instret_full 
                                           >> 0x20U));
                        }
                    } else if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                            }
                            vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                                = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                         & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                        }
                    } else {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = (IData)((vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__cycles_full 
                                       >> 0x20U));
                    }
                } else if ((0x80U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                            = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                     & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                    }
                } else if ((0x40U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                            = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                     & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                    }
                } else if ((0x20U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                            = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                     & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                    }
                } else if ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                            = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                     & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                    }
                } else if ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                            = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                     & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                    }
                } else if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                            }
                            vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                                = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                         & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                        }
                    } else {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__instret_full);
                    }
                } else if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                            = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                     & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                    }
                } else {
                    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                        = (IData)(vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__cycles_full);
                }
            } else if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                        = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                        = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                }
                vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                    = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                             & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
            }
        } else if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
            }
            vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                         & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
        }
    } else if ((0x800U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
            }
            vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                         & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
        }
    } else if ((0x400U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
        if ((0x200U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
            if ((0x100U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                    if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                    } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                    }
                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                        = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                 & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                }
            } else if ((0x80U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if ((0x40U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                            = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                     & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                    }
                } else if ((0x20U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                            = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                     & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                    }
                } else if ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                            = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                     & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                    }
                } else if ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                            }
                            vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                                = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                         & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                        }
                    } else if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                            }
                            vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                                = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                         & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                        }
                    } else {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mip;
                    }
                } else {
                    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                        = ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])
                            ? ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])
                                ? vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mtval
                                : vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcause)
                            : ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])
                                ? vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mepc
                                : vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mscratch));
                }
            } else if ((0x40U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if ((0x20U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                            = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                     & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                    }
                } else if ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                            = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                     & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                    }
                } else if ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                            = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                     & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                    }
                } else if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                            = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                     & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                    }
                } else if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                            = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                     & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                    }
                } else {
                    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                        = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounterinhibit;
                }
            } else if ((0x20U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                            = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                     & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                    }
                } else if ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                            = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                     & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                    }
                } else if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                            = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                     & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                    }
                } else if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                        }
                        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                            = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                     & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                    }
                } else {
                    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val = 0U;
                }
            } else if ((0x10U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                    if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                    } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                    }
                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                        = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                 & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                }
            } else if ((8U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                    if ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                        if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                            }
                            vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                                = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                         & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                        }
                    } else {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mcounteren;
                    }
                } else {
                    vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                        = ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])
                            ? vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mtvec
                            : vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mie);
                }
            } else if ((4U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])) {
                if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
                    if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
                    } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                        vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                            = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
                    }
                    vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                        = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                                 & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
                }
            } else {
                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                    = ((2U & vlSymsp->TOP__top_core__CORE__DOT__pipeline__DOT__mem_pipe_if.__PVT__ex_mem_reg[0xcU])
                        ? 0x40100100U : vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__mstatus);
            }
        } else if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
            if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
            } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
                vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                    = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
            }
            vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
                = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                         & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
        }
    } else if (vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__csr_operation) {
        if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack) {
            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__value_out;
        } else if (vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack) {
            vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__prv_intern_if.__PVT__old_csr_val 
                = vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__value_out;
        }
        vlSelf->__PVT__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__csr__DOT__invalid_csr_addr 
            = (1U & ((~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pma_if.__PVT__ack)) 
                     & (~ (IData)(vlSymsp->TOP__top_core__CORE__DOT__priv_wrapper_i__DOT__priv_block_i__DOT__priv_ext_pmp_if.__PVT__ack))));
    }
}
