vendor_name = ModelSim
source_file = 1, /home/enratz/repos/CS-Program/474/Lab_ADC/ADC.sv
source_file = 1, /home/enratz/repos/CS-Program/474/Lab_ADC/ADC_PLL.qip
source_file = 1, /home/enratz/repos/CS-Program/474/Lab_ADC/ADC_PLL.v
source_file = 1, /home/enratz/repos/CS-Program/474/Lab_ADC/ADC_ROM.qip
source_file = 1, /home/enratz/repos/CS-Program/474/Lab_ADC/ADC_ROM.v
source_file = 1, /home/enratz/repos/CS-Program/474/Lab_ADC/output_files/Chain2.cdf
source_file = 1, /home/enratz/repos/CS-Program/474/Lab_ADC/Display_PLL.qip
source_file = 1, /home/enratz/repos/CS-Program/474/Lab_ADC/Display_PLL.v
source_file = 1, /home/enratz/repos/CS-Program/474/Lab_ADC/Conversion_ROM.qip
source_file = 1, /home/enratz/repos/CS-Program/474/Lab_ADC/Conversion_ROM.v
source_file = 1, /home/enratz/repos/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, /home/enratz/repos/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc
source_file = 1, /home/enratz/repos/altera_lite/15.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, /home/enratz/repos/altera_lite/15.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, /home/enratz/repos/altera_lite/15.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, /home/enratz/repos/altera_lite/15.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/enratz/repos/CS-Program/474/Lab_ADC/db/Display_PLL_altpll.v
source_file = 1, /home/enratz/repos/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/enratz/repos/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/enratz/repos/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/enratz/repos/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/enratz/repos/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/enratz/repos/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/enratz/repos/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/enratz/repos/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/enratz/repos/CS-Program/474/Lab_ADC/db/altsyncram_v591.tdf
source_file = 1, /home/enratz/repos/CS-Program/474/Lab_ADC/ADC.mif
source_file = 1, /home/enratz/repos/CS-Program/474/Lab_ADC/db/ADC_PLL_altpll.v
design_name = ADC
instance = comp, \d_in~output\, d_in~output, ADC, 1
instance = comp, \cs_n~output\, cs_n~output, ADC, 1
instance = comp, \sclk~output\, sclk~output, ADC, 1
instance = comp, \segments[0]~output\, segments[0]~output, ADC, 1
instance = comp, \segments[1]~output\, segments[1]~output, ADC, 1
instance = comp, \segments[2]~output\, segments[2]~output, ADC, 1
instance = comp, \segments[3]~output\, segments[3]~output, ADC, 1
instance = comp, \segments[4]~output\, segments[4]~output, ADC, 1
instance = comp, \segments[5]~output\, segments[5]~output, ADC, 1
instance = comp, \segments[6]~output\, segments[6]~output, ADC, 1
instance = comp, \dp~output\, dp~output, ADC, 1
instance = comp, \select[0]~output\, select[0]~output, ADC, 1
instance = comp, \select[1]~output\, select[1]~output, ADC, 1
instance = comp, \select[2]~output\, select[2]~output, ADC, 1
instance = comp, \display_clk~output\, display_clk~output, ADC, 1
instance = comp, \pwm~output\, pwm~output, ADC, 1
instance = comp, \clk~input\, clk~input, ADC, 1
instance = comp, \display0|altpll_component|auto_generated|pll1\, display0|altpll_component|auto_generated|pll1, ADC, 1
instance = comp, \display0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\, display0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, ADC, 1
instance = comp, \count_posedge[0]~3\, count_posedge[0]~3, ADC, 1
instance = comp, \count_posedge[0]\, count_posedge[0], ADC, 1
instance = comp, \count_posedge[1]~0\, count_posedge[1]~0, ADC, 1
instance = comp, \count_posedge[1]\, count_posedge[1], ADC, 1
instance = comp, \count_posedge[2]~1\, count_posedge[2]~1, ADC, 1
instance = comp, \count_posedge[2]\, count_posedge[2], ADC, 1
instance = comp, \count_posedge[3]~2\, count_posedge[3]~2, ADC, 1
instance = comp, \count_posedge[3]\, count_posedge[3], ADC, 1
instance = comp, \d_in~0\, d_in~0, ADC, 1
instance = comp, \d_in~1\, d_in~1, ADC, 1
instance = comp, \d_in~reg0\, d_in~reg0, ADC, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, ADC, 1
instance = comp, \display0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, display0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, ADC, 1
instance = comp, \d_out~input\, d_out~input, ADC, 1
instance = comp, \Decoder0~0\, Decoder0~0, ADC, 1
instance = comp, \d_out_buffer[0]~0\, d_out_buffer[0]~0, ADC, 1
instance = comp, \d_out_buffer[0]\, d_out_buffer[0], ADC, 1
instance = comp, \Add1~0\, Add1~0, ADC, 1
instance = comp, \update_counter~5\, update_counter~5, ADC, 1
instance = comp, \update_counter[0]\, update_counter[0], ADC, 1
instance = comp, \Add1~2\, Add1~2, ADC, 1
instance = comp, \update_counter[1]\, update_counter[1], ADC, 1
instance = comp, \Add1~4\, Add1~4, ADC, 1
instance = comp, \update_counter[2]\, update_counter[2], ADC, 1
instance = comp, \Add1~6\, Add1~6, ADC, 1
instance = comp, \update_counter~4\, update_counter~4, ADC, 1
instance = comp, \update_counter[3]\, update_counter[3], ADC, 1
instance = comp, \Add1~8\, Add1~8, ADC, 1
instance = comp, \update_counter[4]\, update_counter[4], ADC, 1
instance = comp, \Add1~10\, Add1~10, ADC, 1
instance = comp, \update_counter[5]\, update_counter[5], ADC, 1
instance = comp, \Add1~12\, Add1~12, ADC, 1
instance = comp, \update_counter[6]\, update_counter[6], ADC, 1
instance = comp, \Add1~14\, Add1~14, ADC, 1
instance = comp, \update_counter~3\, update_counter~3, ADC, 1
instance = comp, \update_counter[7]\, update_counter[7], ADC, 1
instance = comp, \Add1~16\, Add1~16, ADC, 1
instance = comp, \update_counter~2\, update_counter~2, ADC, 1
instance = comp, \update_counter[8]\, update_counter[8], ADC, 1
instance = comp, \Equal0~1\, Equal0~1, ADC, 1
instance = comp, \Equal0~2\, Equal0~2, ADC, 1
instance = comp, \Add1~18\, Add1~18, ADC, 1
instance = comp, \update_counter~1\, update_counter~1, ADC, 1
instance = comp, \update_counter[9]\, update_counter[9], ADC, 1
instance = comp, \Add1~20\, Add1~20, ADC, 1
instance = comp, \update_counter[10]\, update_counter[10], ADC, 1
instance = comp, \Add1~22\, Add1~22, ADC, 1
instance = comp, \update_counter[11]\, update_counter[11], ADC, 1
instance = comp, \Add1~24\, Add1~24, ADC, 1
instance = comp, \update_counter~0\, update_counter~0, ADC, 1
instance = comp, \update_counter[12]\, update_counter[12], ADC, 1
instance = comp, \Equal0~0\, Equal0~0, ADC, 1
instance = comp, \Equal0~3\, Equal0~3, ADC, 1
instance = comp, \adc_data[0]\, adc_data[0], ADC, 1
instance = comp, \adc_data[0]~_wirecell\, adc_data[0]~_wirecell, ADC, 1
instance = comp, \Decoder0~1\, Decoder0~1, ADC, 1
instance = comp, \d_out_buffer[1]~1\, d_out_buffer[1]~1, ADC, 1
instance = comp, \d_out_buffer[1]\, d_out_buffer[1], ADC, 1
instance = comp, \adc_data[1]~feeder\, adc_data[1]~feeder, ADC, 1
instance = comp, \adc_data[1]\, adc_data[1], ADC, 1
instance = comp, \Decoder0~2\, Decoder0~2, ADC, 1
instance = comp, \d_out_buffer[2]~2\, d_out_buffer[2]~2, ADC, 1
instance = comp, \d_out_buffer[2]\, d_out_buffer[2], ADC, 1
instance = comp, \adc_data[2]\, adc_data[2], ADC, 1
instance = comp, \Decoder0~3\, Decoder0~3, ADC, 1
instance = comp, \d_out_buffer[3]~3\, d_out_buffer[3]~3, ADC, 1
instance = comp, \d_out_buffer[3]\, d_out_buffer[3], ADC, 1
instance = comp, \adc_data[3]~feeder\, adc_data[3]~feeder, ADC, 1
instance = comp, \adc_data[3]\, adc_data[3], ADC, 1
instance = comp, \Decoder0~4\, Decoder0~4, ADC, 1
instance = comp, \d_out_buffer[4]~4\, d_out_buffer[4]~4, ADC, 1
instance = comp, \d_out_buffer[4]\, d_out_buffer[4], ADC, 1
instance = comp, \adc_data[4]\, adc_data[4], ADC, 1
instance = comp, \Decoder0~5\, Decoder0~5, ADC, 1
instance = comp, \d_out_buffer[5]~5\, d_out_buffer[5]~5, ADC, 1
instance = comp, \d_out_buffer[5]\, d_out_buffer[5], ADC, 1
instance = comp, \adc_data[5]~feeder\, adc_data[5]~feeder, ADC, 1
instance = comp, \adc_data[5]\, adc_data[5], ADC, 1
instance = comp, \Decoder0~6\, Decoder0~6, ADC, 1
instance = comp, \d_out_buffer[6]~6\, d_out_buffer[6]~6, ADC, 1
instance = comp, \d_out_buffer[6]\, d_out_buffer[6], ADC, 1
instance = comp, \adc_data[6]\, adc_data[6], ADC, 1
instance = comp, \Decoder0~7\, Decoder0~7, ADC, 1
instance = comp, \d_out_buffer[7]~7\, d_out_buffer[7]~7, ADC, 1
instance = comp, \d_out_buffer[7]\, d_out_buffer[7], ADC, 1
instance = comp, \adc_data[7]~feeder\, adc_data[7]~feeder, ADC, 1
instance = comp, \adc_data[7]\, adc_data[7], ADC, 1
instance = comp, \Decoder0~8\, Decoder0~8, ADC, 1
instance = comp, \d_out_buffer[8]~8\, d_out_buffer[8]~8, ADC, 1
instance = comp, \d_out_buffer[8]\, d_out_buffer[8], ADC, 1
instance = comp, \adc_data[8]~feeder\, adc_data[8]~feeder, ADC, 1
instance = comp, \adc_data[8]\, adc_data[8], ADC, 1
instance = comp, \Decoder0~9\, Decoder0~9, ADC, 1
instance = comp, \d_out_buffer[9]~9\, d_out_buffer[9]~9, ADC, 1
instance = comp, \d_out_buffer[9]\, d_out_buffer[9], ADC, 1
instance = comp, \adc_data[9]~feeder\, adc_data[9]~feeder, ADC, 1
instance = comp, \adc_data[9]\, adc_data[9], ADC, 1
instance = comp, \Decoder0~10\, Decoder0~10, ADC, 1
instance = comp, \d_out_buffer[10]~10\, d_out_buffer[10]~10, ADC, 1
instance = comp, \d_out_buffer[10]\, d_out_buffer[10], ADC, 1
instance = comp, \adc_data[10]\, adc_data[10], ADC, 1
instance = comp, \Decoder0~11\, Decoder0~11, ADC, 1
instance = comp, \d_out_buffer[11]~11\, d_out_buffer[11]~11, ADC, 1
instance = comp, \d_out_buffer[11]\, d_out_buffer[11], ADC, 1
instance = comp, \adc_data[11]\, adc_data[11], ADC, 1
instance = comp, \ADC0|altsyncram_component|auto_generated|ram_block1a6\, ADC0|altsyncram_component|auto_generated|ram_block1a6, ADC, 1
instance = comp, \ADC0|altsyncram_component|auto_generated|ram_block1a10\, ADC0|altsyncram_component|auto_generated|ram_block1a10, ADC, 1
instance = comp, \ADC0|altsyncram_component|auto_generated|ram_block1a8\, ADC0|altsyncram_component|auto_generated|ram_block1a8, ADC, 1
instance = comp, \ones~0\, ones~0, ADC, 1
instance = comp, \ones~2\, ones~2, ADC, 1
instance = comp, \ones~1\, ones~1, ADC, 1
instance = comp, \ones~3\, ones~3, ADC, 1
instance = comp, \ones~5\, ones~5, ADC, 1
instance = comp, \ones~4\, ones~4, ADC, 1
instance = comp, \ones~10\, ones~10, ADC, 1
instance = comp, \ones~9\, ones~9, ADC, 1
instance = comp, \ones~11\, ones~11, ADC, 1
instance = comp, \ADC0|altsyncram_component|auto_generated|ram_block1a4\, ADC0|altsyncram_component|auto_generated|ram_block1a4, ADC, 1
instance = comp, \ones~15\, ones~15, ADC, 1
instance = comp, \ones~13\, ones~13, ADC, 1
instance = comp, \ones~14\, ones~14, ADC, 1
instance = comp, \ones~16\, ones~16, ADC, 1
instance = comp, \tens~3\, tens~3, ADC, 1
instance = comp, \tens~24\, tens~24, ADC, 1
instance = comp, \LessThan3~0\, LessThan3~0, ADC, 1
instance = comp, \ones~7\, ones~7, ADC, 1
instance = comp, \ones~8\, ones~8, ADC, 1
instance = comp, \ones~6\, ones~6, ADC, 1
instance = comp, \LessThan5~0\, LessThan5~0, ADC, 1
instance = comp, \tens~7\, tens~7, ADC, 1
instance = comp, \tens~8\, tens~8, ADC, 1
instance = comp, \tens~9\, tens~9, ADC, 1
instance = comp, \tens~6\, tens~6, ADC, 1
instance = comp, \tens~10\, tens~10, ADC, 1
instance = comp, \ones~12\, ones~12, ADC, 1
instance = comp, \tens~11\, tens~11, ADC, 1
instance = comp, \LessThan7~0\, LessThan7~0, ADC, 1
instance = comp, \tens~12\, tens~12, ADC, 1
instance = comp, \tens~13\, tens~13, ADC, 1
instance = comp, \tens~17\, tens~17, ADC, 1
instance = comp, \ones~17\, ones~17, ADC, 1
instance = comp, \ones~18\, ones~18, ADC, 1
instance = comp, \ones~19\, ones~19, ADC, 1
instance = comp, \ADC0|altsyncram_component|auto_generated|ram_block1a2\, ADC0|altsyncram_component|auto_generated|ram_block1a2, ADC, 1
instance = comp, \ones~20\, ones~20, ADC, 1
instance = comp, \tens~18\, tens~18, ADC, 1
instance = comp, \tens~16\, tens~16, ADC, 1
instance = comp, \tens~22\, tens~22, ADC, 1
instance = comp, \tens~20\, tens~20, ADC, 1
instance = comp, \tens~21\, tens~21, ADC, 1
instance = comp, \Add13~0\, Add13~0, ADC, 1
instance = comp, \LessThan11~0\, LessThan11~0, ADC, 1
instance = comp, \Add16~0\, Add16~0, ADC, 1
instance = comp, \ones~21\, ones~21, ADC, 1
instance = comp, \hundreds[0]~8\, hundreds[0]~8, ADC, 1
instance = comp, \Add18~0\, Add18~0, ADC, 1
instance = comp, \select_state.111~feeder\, select_state.111~feeder, ADC, 1
instance = comp, \select_state.111\, select_state.111, ADC, 1
instance = comp, \select_state.001~0\, select_state.001~0, ADC, 1
instance = comp, \select_state.001\, select_state.001, ADC, 1
instance = comp, \select_state.010~0\, select_state.010~0, ADC, 1
instance = comp, \select_state.010\, select_state.010, ADC, 1
instance = comp, \select_state.100\, select_state.100, ADC, 1
instance = comp, \Mux3~5\, Mux3~5, ADC, 1
instance = comp, \Mux0~2\, Mux0~2, ADC, 1
instance = comp, \tens~19\, tens~19, ADC, 1
instance = comp, \tens~14\, tens~14, ADC, 1
instance = comp, \tens~15\, tens~15, ADC, 1
instance = comp, \LessThan9~0\, LessThan9~0, ADC, 1
instance = comp, \hundreds~0\, hundreds~0, ADC, 1
instance = comp, \hundreds~1\, hundreds~1, ADC, 1
instance = comp, \hundreds~2\, hundreds~2, ADC, 1
instance = comp, \hundreds~3\, hundreds~3, ADC, 1
instance = comp, \LessThan12~0\, LessThan12~0, ADC, 1
instance = comp, \Add17~0\, Add17~0, ADC, 1
instance = comp, \hundreds~5\, hundreds~5, ADC, 1
instance = comp, \hundreds~6\, hundreds~6, ADC, 1
instance = comp, \hundreds~4\, hundreds~4, ADC, 1
instance = comp, \Mux3~2\, Mux3~2, ADC, 1
instance = comp, \Mux0~0\, Mux0~0, ADC, 1
instance = comp, \ones~22\, ones~22, ADC, 1
instance = comp, \ones~24\, ones~24, ADC, 1
instance = comp, \ones~23\, ones~23, ADC, 1
instance = comp, \ones~25\, ones~25, ADC, 1
instance = comp, \ADC0|altsyncram_component|auto_generated|ram_block1a0\, ADC0|altsyncram_component|auto_generated|ram_block1a0, ADC, 1
instance = comp, \Add19~0\, Add19~0, ADC, 1
instance = comp, \ones~26\, ones~26, ADC, 1
instance = comp, \Mux0~1\, Mux0~1, ADC, 1
instance = comp, \Mux0~3\, Mux0~3, ADC, 1
instance = comp, \LessThan12~1\, LessThan12~1, ADC, 1
instance = comp, \Mux3~0\, Mux3~0, ADC, 1
instance = comp, \Mux2~3\, Mux2~3, ADC, 1
instance = comp, \Mux2~1\, Mux2~1, ADC, 1
instance = comp, \tens[0]~23\, tens[0]~23, ADC, 1
instance = comp, \Mux2~2\, Mux2~2, ADC, 1
instance = comp, \hundreds~7\, hundreds~7, ADC, 1
instance = comp, \thousands[0]~0\, thousands[0]~0, ADC, 1
instance = comp, \Mux2~0\, Mux2~0, ADC, 1
instance = comp, \Mux2~4\, Mux2~4, ADC, 1
instance = comp, \Mux3~3\, Mux3~3, ADC, 1
instance = comp, \Mux3~4\, Mux3~4, ADC, 1
instance = comp, \Mux3~6\, Mux3~6, ADC, 1
instance = comp, \Mux3~1\, Mux3~1, ADC, 1
instance = comp, \Mux3~7\, Mux3~7, ADC, 1
instance = comp, \Mux1~2\, Mux1~2, ADC, 1
instance = comp, \Mux1~0\, Mux1~0, ADC, 1
instance = comp, \Mux1~1\, Mux1~1, ADC, 1
instance = comp, \ones~27\, ones~27, ADC, 1
instance = comp, \Mux1~3\, Mux1~3, ADC, 1
instance = comp, \Mux1~4\, Mux1~4, ADC, 1
instance = comp, \WideOr12~0\, WideOr12~0, ADC, 1
instance = comp, \WideOr10~0\, WideOr10~0, ADC, 1
instance = comp, \Decoder2~0\, Decoder2~0, ADC, 1
instance = comp, \WideOr8~0\, WideOr8~0, ADC, 1
instance = comp, \WideOr6~0\, WideOr6~0, ADC, 1
instance = comp, \WideOr4~0\, WideOr4~0, ADC, 1
instance = comp, \WideOr2~0\, WideOr2~0, ADC, 1
instance = comp, \Mux3~8\, Mux3~8, ADC, 1
instance = comp, \reset~input\, reset~input, ADC, 1
